-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2.2 (lin64) Build 3118627 Tue Feb  9 05:13:49 MST 2021
-- Date        : Mon Feb 14 21:23:49 2022
-- Host        : ubuntu3 running 64-bit Ubuntu 20.04.3 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ colordetect_colordetect_accel_0_0_sim_netlist.vhdl
-- Design      : colordetect_colordetect_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    rgb2hsv_cols_c_full_n : in STD_LOGIC;
    imgInput_rows_c_full_n : in STD_LOGIC;
    rgb2hsv_rows_c_full_n : in STD_LOGIC;
    imgInput_cols_c_full_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc is
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_3\ : STD_LOGIC;
begin
  start_once_reg <= \^start_once_reg\;
\start_once_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8BBBBBBBBBBBBBBB"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_once_reg_reg_0,
      I2 => rgb2hsv_cols_c_full_n,
      I3 => imgInput_rows_c_full_n,
      I4 => rgb2hsv_rows_c_full_n,
      I5 => imgInput_cols_c_full_n,
      O => \start_once_reg_i_1__0_n_3\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_3\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_632_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln128_reg_673_pp0_iter5_reg : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    vr_reg_772 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln157_2_fu_553_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ret_14_fu_445_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1 is
  signal \^p\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal and_ln157_2_fu_559_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal and_ln157_2_reg_8040 : STD_LOGIC;
  signal p_reg_reg_i_16_n_3 : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_3\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_80 : STD_LOGIC;
  signal p_reg_reg_n_81 : STD_LOGIC;
  signal p_reg_reg_n_82 : STD_LOGIC;
  signal p_reg_reg_n_83 : STD_LOGIC;
  signal p_reg_reg_n_84 : STD_LOGIC;
  signal p_reg_reg_n_85 : STD_LOGIC;
  signal p_reg_reg_n_86 : STD_LOGIC;
  signal p_reg_reg_n_87 : STD_LOGIC;
  signal p_reg_reg_n_88 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal ret_8_fu_449_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln159_1_fu_600_p4 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 30 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  P(6 downto 0) <= \^p\(6 downto 0);
\SRL_SIG[0][4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(4),
      I1 => \^p\(6),
      O => p_reg_reg_0(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \^p\(6),
      I1 => trunc_ln159_1_fu_600_p4(6),
      I2 => trunc_ln159_1_fu_600_p4(7),
      O => S(2)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p\(5),
      I1 => trunc_ln159_1_fu_600_p4(6),
      I2 => \^p\(6),
      O => S(1)
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^p\(4),
      I1 => \^p\(5),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => true,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_i_16_n_3,
      A(28) => p_reg_reg_i_16_n_3,
      A(27) => p_reg_reg_i_16_n_3,
      A(26) => p_reg_reg_i_16_n_3,
      A(25) => p_reg_reg_i_16_n_3,
      A(24) => p_reg_reg_i_16_n_3,
      A(23) => p_reg_reg_i_16_n_3,
      A(22) => p_reg_reg_i_16_n_3,
      A(21) => p_reg_reg_i_16_n_3,
      A(20) => p_reg_reg_i_16_n_3,
      A(19) => p_reg_reg_i_16_n_3,
      A(18) => p_reg_reg_i_16_n_3,
      A(17) => p_reg_reg_i_16_n_3,
      A(16) => p_reg_reg_i_16_n_3,
      A(15) => p_reg_reg_i_16_n_3,
      A(14) => p_reg_reg_i_16_n_3,
      A(13) => p_reg_reg_i_16_n_3,
      A(12) => p_reg_reg_i_16_n_3,
      A(11) => p_reg_reg_i_16_n_3,
      A(10) => p_reg_reg_i_16_n_3,
      A(9) => p_reg_reg_i_16_n_3,
      A(8) => p_reg_reg_i_16_n_3,
      A(7 downto 0) => ret_8_fu_449_p2(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => and_ln157_2_reg_8040,
      CEAD => grp_fu_632_ce,
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_632_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => and_ln157_2_reg_8040,
      CEINMODE => '0',
      CEM => grp_fu_632_ce,
      CEP => grp_fu_632_ce,
      CLK => ap_clk,
      D(24) => \p_reg_reg_i_3__0_n_3\,
      D(23) => \p_reg_reg_i_3__0_n_3\,
      D(22) => \p_reg_reg_i_3__0_n_3\,
      D(21) => \p_reg_reg_i_3__0_n_3\,
      D(20) => \p_reg_reg_i_3__0_n_3\,
      D(19) => \p_reg_reg_i_3__0_n_3\,
      D(18) => \p_reg_reg_i_3__0_n_3\,
      D(17) => \p_reg_reg_i_3__0_n_3\,
      D(16) => \p_reg_reg_i_3__0_n_3\,
      D(15) => \p_reg_reg_i_3__0_n_3\,
      D(14) => \p_reg_reg_i_3__0_n_3\,
      D(13) => \p_reg_reg_i_3__0_n_3\,
      D(12) => \p_reg_reg_i_3__0_n_3\,
      D(11 downto 0) => and_ln157_2_fu_559_p2(11 downto 0),
      INMODE(4 downto 0) => B"00100",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 30) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 30),
      P(29) => \^p\(6),
      P(28) => p_reg_reg_n_80,
      P(27) => p_reg_reg_n_81,
      P(26) => p_reg_reg_n_82,
      P(25) => p_reg_reg_n_83,
      P(24) => p_reg_reg_n_84,
      P(23) => p_reg_reg_n_85,
      P(22) => p_reg_reg_n_86,
      P(21) => p_reg_reg_n_87,
      P(20) => p_reg_reg_n_88,
      P(19 downto 18) => trunc_ln159_1_fu_600_p4(7 downto 6),
      P(17 downto 12) => \^p\(5 downto 0),
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter5_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => and_ln157_2_reg_8040
    );
p_reg_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(5),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(5)
    );
p_reg_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(4),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(4)
    );
p_reg_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(3),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(3)
    );
p_reg_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(2),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(2)
    );
p_reg_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(1),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(1)
    );
p_reg_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(0),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(0)
    );
p_reg_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vr_reg_772,
      I1 => p_reg_reg_1(0),
      O => p_reg_reg_i_16_n_3
    );
p_reg_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(7),
      O => ret_8_fu_449_p2(7)
    );
p_reg_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(6),
      O => ret_8_fu_449_p2(6)
    );
p_reg_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(5),
      O => ret_8_fu_449_p2(5)
    );
p_reg_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(4),
      O => ret_8_fu_449_p2(4)
    );
p_reg_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(3),
      O => ret_8_fu_449_p2(3)
    );
p_reg_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(2),
      O => ret_8_fu_449_p2(2)
    );
p_reg_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(1),
      O => ret_8_fu_449_p2(1)
    );
p_reg_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => vr_reg_772,
      I1 => ret_14_fu_445_p20_out(0),
      O => ret_8_fu_449_p2(0)
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => vr_reg_772,
      I1 => CO(0),
      O => \p_reg_reg_i_3__0_n_3\
    );
p_reg_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(11),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(11)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(10),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(10)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(9),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(9)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(8),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(8)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(7),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(7)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_2_fu_553_p2(6),
      I1 => vr_reg_772,
      O => and_ln157_2_fu_559_p2(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom is
  port (
    A : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[3]\ : out STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[9]_0\ : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[18]_0\ : in STD_LOGIC;
    \q0_reg[17]_0\ : in STD_LOGIC;
    \q0_reg[16]_0\ : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[13]_1\ : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom is
  signal \^ap_enable_reg_pp0_iter5_reg\ : STD_LOGIC;
  signal \q0[15]_i_1_n_3\ : STD_LOGIC;
  signal \q0[15]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[19]_i_2_n_3\ : STD_LOGIC;
  signal \q0[19]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[11]_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q0[19]_i_4\ : label is "soft_lutpair21";
begin
  ap_enable_reg_pp0_iter5_reg <= \^ap_enable_reg_pp0_iter5_reg\;
\q0[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011155555"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      O => \zext_ln123_1_reg_730_reg[7]\
    );
\q0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5,
      I1 => ap_block_pp0_stage0_11001,
      O => \^ap_enable_reg_pp0_iter5_reg\
    );
\q0[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      O => \zext_ln123_1_reg_730_reg[3]\
    );
\q0[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000557F"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      O => \zext_ln123_1_reg_730_reg[7]_0\
    );
\q0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[15]_i_2__0_n_3\,
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      O => \q0[15]_i_1_n_3\
    );
\q0[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0376"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I2 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      O => \q0[15]_i_2__0_n_3\
    );
\q0[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I2 => \q0[19]_i_4_n_3\,
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      O => \q0[19]_i_2_n_3\
    );
\q0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      O => \q0[19]_i_4_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[0]_0\,
      Q => A(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[10]_0\,
      Q => A(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[11]_0\,
      Q => A(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \q0_reg[12]_0\,
      Q => A(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[13]_1\,
      Q => A(13),
      R => \q0_reg[13]_0\
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[14]_0\,
      Q => A(14),
      R => \q0_reg[13]_0\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0[15]_i_1_n_3\,
      Q => A(15),
      R => \q0_reg[13]_0\
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[16]_0\,
      Q => A(16),
      R => \q0_reg[13]_0\
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[17]_0\,
      Q => A(17),
      R => \q0_reg[13]_0\
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[18]_0\,
      Q => A(18),
      R => \q0_reg[13]_0\
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0[19]_i_2_n_3\,
      Q => A(19),
      R => \q0_reg[13]_0\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[1]_0\,
      Q => A(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[2]_0\,
      Q => A(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[3]_0\,
      Q => A(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[4]_0\,
      Q => A(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[5]_0\,
      Q => A(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[6]_0\,
      Q => A(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[7]_0\,
      Q => A(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[8]_0\,
      Q => A(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_enable_reg_pp0_iter5_reg\,
      D => \q0_reg[9]_0\,
      Q => A(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom is
  port (
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    q1_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]_0\ : in STD_LOGIC;
    \q0_reg[7]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC;
    \q0_reg[3]_0\ : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC;
    \q0_reg[1]_0\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    \q0_reg[15]_0\ : in STD_LOGIC;
    \q0_reg[14]_0\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[11]_0\ : in STD_LOGIC;
    \q0_reg[10]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \q0_reg[12]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom is
  signal \q0[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[16]_i_3_n_3\ : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[16]_i_3\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q0[9]_i_3\ : label is "soft_lutpair20";
begin
\p_reg_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg(0),
      O => DI(0)
    );
\q0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5557FFFFFFFFFFFF"
    )
        port map (
      I0 => \q0_reg[12]_0\(4),
      I1 => \q0_reg[12]_0\(2),
      I2 => \q0_reg[12]_0\(0),
      I3 => \q0_reg[12]_0\(1),
      I4 => \q0_reg[12]_0\(3),
      I5 => \q0_reg[12]_0\(5),
      O => q1_reg
    );
\q0[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[12]_i_2__0_n_3\,
      I1 => \q0_reg[12]_0\(6),
      O => \q0[12]_i_1__0_n_3\
    );
\q0[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF0754"
    )
        port map (
      I0 => \q0_reg[12]_0\(0),
      I1 => \q0_reg[12]_0\(1),
      I2 => \q0_reg[12]_0\(2),
      I3 => \q0_reg[12]_0\(3),
      I4 => \q0_reg[12]_0\(4),
      I5 => \q0_reg[12]_0\(5),
      O => \q0[12]_i_2__0_n_3\
    );
\q0[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \q0_reg[12]_0\(5),
      I1 => \q0_reg[12]_0\(3),
      I2 => \q0[16]_i_3_n_3\,
      I3 => \q0_reg[12]_0\(2),
      I4 => \q0_reg[12]_0\(4),
      I5 => \q0_reg[12]_0\(6),
      O => \q0[16]_i_2__0_n_3\
    );
\q0[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg[12]_0\(0),
      I1 => \q0_reg[12]_0\(1),
      O => \q0[16]_i_3_n_3\
    );
\q0[8]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => \q0_reg[12]_0\(4),
      I1 => \q0_reg[12]_0\(2),
      I2 => \q0_reg[12]_0\(0),
      I3 => \q0_reg[12]_0\(1),
      I4 => \q0_reg[12]_0\(3),
      I5 => \q0_reg[12]_0\(5),
      O => q1_reg_1
    );
\q0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_block_pp0_stage0_11001,
      O => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0
    );
\q0[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => \q0_reg[12]_0\(3),
      I1 => \q0_reg[12]_0\(1),
      I2 => \q0_reg[12]_0\(0),
      I3 => \q0_reg[12]_0\(2),
      I4 => \q0_reg[12]_0\(4),
      O => q1_reg_0
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[0]_0\,
      Q => B(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[10]_1\,
      Q => B(10),
      R => \q0_reg[10]_0\
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[11]_0\,
      Q => B(11),
      R => \q0_reg[10]_0\
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0[12]_i_1__0_n_3\,
      Q => B(12),
      R => \q0_reg[10]_0\
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[13]_0\,
      Q => B(13),
      R => \q0_reg[10]_0\
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[14]_0\,
      Q => B(14),
      R => \q0_reg[10]_0\
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[15]_0\,
      Q => B(15),
      R => \q0_reg[10]_0\
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0[16]_i_2__0_n_3\,
      Q => B(16),
      R => \q0_reg[10]_0\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[1]_0\,
      Q => B(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[2]_0\,
      Q => B(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[3]_0\,
      Q => B(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[4]_0\,
      Q => B(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[5]_0\,
      Q => B(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[6]_0\,
      Q => B(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[7]_0\,
      Q => B(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[8]_0\,
      Q => B(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_ce0,
      D => \q0_reg[9]_0\,
      Q => B(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom is
  port (
    I238 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln123_1_reg_730_reg[7]_1\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln123_1_reg_730_reg[7]_2\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_3\ : out STD_LOGIC;
    \p_reg_reg_i_1__0_0\ : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    q1_reg_2 : out STD_LOGIC;
    q1_reg_3 : out STD_LOGIC;
    O184 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \b_V_reg_677_pp0_iter4_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln123_1_reg_730_reg[8]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_4\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_5\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_6\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_7\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_8\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_9\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_10\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_11\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_12\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_13\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_14\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_15\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_16\ : out STD_LOGIC;
    \q0_reg[0]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[1]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[2]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[3]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[4]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[5]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[6]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[7]_i_3__0_0\ : out STD_LOGIC;
    \q0_reg[8]_i_3__0_0\ : out STD_LOGIC;
    \q0[9]_i_5__0_0\ : out STD_LOGIC;
    \q0[10]_i_3\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    q1_reg_4 : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    q1_reg_5 : in STD_LOGIC;
    rgb2hsv_data_full_n : in STD_LOGIC;
    q1_reg_6 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter9_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vmin_V_reg_745_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vg_reg_778_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln213_1_reg_766_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln213_1_reg_766_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^i238\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o184\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln213_1_reg_766[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln213_1_reg_766_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \p_reg_reg_i_10__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_11__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_13__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_14__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_15__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_16__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_1__0_n_6\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_4\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_5\ : STD_LOGIC;
  signal \p_reg_reg_i_2__0_n_6\ : STD_LOGIC;
  signal p_reg_reg_i_3_n_3 : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_4_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_5_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_6_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[0]_i_7_n_3\ : STD_LOGIC;
  signal \q0[10]_i_2_n_3\ : STD_LOGIC;
  signal \q0[10]_i_4_n_3\ : STD_LOGIC;
  signal \q0[10]_i_5_n_3\ : STD_LOGIC;
  signal \q0[10]_i_6_n_3\ : STD_LOGIC;
  signal \q0[11]_i_10_n_3\ : STD_LOGIC;
  signal \q0[11]_i_11_n_3\ : STD_LOGIC;
  signal \q0[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[11]_i_6_n_3\ : STD_LOGIC;
  signal \q0[11]_i_7_n_3\ : STD_LOGIC;
  signal \q0[11]_i_8_n_3\ : STD_LOGIC;
  signal \q0[11]_i_9_n_3\ : STD_LOGIC;
  signal \q0[12]_i_2_n_3\ : STD_LOGIC;
  signal \q0[13]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[13]_i_2_n_3\ : STD_LOGIC;
  signal \q0[14]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0[14]_i_2_n_3\ : STD_LOGIC;
  signal \q0[15]_i_2_n_3\ : STD_LOGIC;
  signal \q0[16]_i_2_n_3\ : STD_LOGIC;
  signal \q0[17]_i_2_n_3\ : STD_LOGIC;
  signal \q0[18]_i_2_n_3\ : STD_LOGIC;
  signal \q0[19]_i_5_n_3\ : STD_LOGIC;
  signal \q0[19]_i_6_n_3\ : STD_LOGIC;
  signal \q0[19]_i_7_n_3\ : STD_LOGIC;
  signal \q0[19]_i_8_n_3\ : STD_LOGIC;
  signal \q0[1]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_4_n_3\ : STD_LOGIC;
  signal \q0[1]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_5_n_3\ : STD_LOGIC;
  signal \q0[1]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_6_n_3\ : STD_LOGIC;
  signal \q0[1]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[1]_i_7_n_3\ : STD_LOGIC;
  signal \q0[2]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_4_n_3\ : STD_LOGIC;
  signal \q0[2]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_5_n_3\ : STD_LOGIC;
  signal \q0[2]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_6_n_3\ : STD_LOGIC;
  signal \q0[2]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[2]_i_7_n_3\ : STD_LOGIC;
  signal \q0[3]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_4_n_3\ : STD_LOGIC;
  signal \q0[3]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_5_n_3\ : STD_LOGIC;
  signal \q0[3]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_6_n_3\ : STD_LOGIC;
  signal \q0[3]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[3]_i_7_n_3\ : STD_LOGIC;
  signal \q0[4]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_4_n_3\ : STD_LOGIC;
  signal \q0[4]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_5_n_3\ : STD_LOGIC;
  signal \q0[4]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_6_n_3\ : STD_LOGIC;
  signal \q0[4]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[4]_i_7_n_3\ : STD_LOGIC;
  signal \q0[5]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_4_n_3\ : STD_LOGIC;
  signal \q0[5]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_5_n_3\ : STD_LOGIC;
  signal \q0[5]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_6_n_3\ : STD_LOGIC;
  signal \q0[5]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_7_n_3\ : STD_LOGIC;
  signal \q0[6]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_4_n_3\ : STD_LOGIC;
  signal \q0[6]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_5_n_3\ : STD_LOGIC;
  signal \q0[6]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_6_n_3\ : STD_LOGIC;
  signal \q0[6]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[6]_i_7_n_3\ : STD_LOGIC;
  signal \q0[7]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_4_n_3\ : STD_LOGIC;
  signal \q0[7]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_5_n_3\ : STD_LOGIC;
  signal \q0[7]_i_6__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_6_n_3\ : STD_LOGIC;
  signal \q0[7]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[7]_i_7_n_3\ : STD_LOGIC;
  signal \q0[8]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[8]_i_4_n_3\ : STD_LOGIC;
  signal \q0[8]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[8]_i_5_n_3\ : STD_LOGIC;
  signal \q0[8]_i_6_n_3\ : STD_LOGIC;
  signal \q0[8]_i_7__0_n_3\ : STD_LOGIC;
  signal \q0[8]_i_7_n_3\ : STD_LOGIC;
  signal \q0[9]_i_4__0_n_3\ : STD_LOGIC;
  signal \q0[9]_i_4_n_3\ : STD_LOGIC;
  signal \q0[9]_i_5__0_n_3\ : STD_LOGIC;
  signal \q0[9]_i_5_n_3\ : STD_LOGIC;
  signal \q0[9]_i_6_n_3\ : STD_LOGIC;
  signal \q0[9]_i_7_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \q0_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_4\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_5\ : STD_LOGIC;
  signal \q0_reg[19]_i_3_n_6\ : STD_LOGIC;
  signal \q0_reg[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[1]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[1]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_3__0_n_3\ : STD_LOGIC;
  signal \q0_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \q0_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \q0_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal \^q1_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1_reg_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal q1_reg_i_10_n_3 : STD_LOGIC;
  signal q1_reg_i_11_n_3 : STD_LOGIC;
  signal q1_reg_i_12_n_3 : STD_LOGIC;
  signal q1_reg_i_13_n_3 : STD_LOGIC;
  signal q1_reg_i_14_n_3 : STD_LOGIC;
  signal q1_reg_i_15_n_3 : STD_LOGIC;
  signal q1_reg_i_16_n_3 : STD_LOGIC;
  signal q1_reg_i_17_n_3 : STD_LOGIC;
  signal q1_reg_i_18_n_3 : STD_LOGIC;
  signal q1_reg_i_19_n_3 : STD_LOGIC;
  signal q1_reg_i_20_n_3 : STD_LOGIC;
  signal q1_reg_i_21_n_3 : STD_LOGIC;
  signal q1_reg_i_22_n_3 : STD_LOGIC;
  signal q1_reg_i_23_n_3 : STD_LOGIC;
  signal q1_reg_i_24_n_3 : STD_LOGIC;
  signal q1_reg_i_25_n_3 : STD_LOGIC;
  signal q1_reg_i_3_n_6 : STD_LOGIC;
  signal q1_reg_i_4_n_3 : STD_LOGIC;
  signal q1_reg_i_4_n_4 : STD_LOGIC;
  signal q1_reg_i_4_n_5 : STD_LOGIC;
  signal q1_reg_i_4_n_6 : STD_LOGIC;
  signal q1_reg_i_5_n_3 : STD_LOGIC;
  signal q1_reg_i_5_n_4 : STD_LOGIC;
  signal q1_reg_i_5_n_5 : STD_LOGIC;
  signal q1_reg_i_5_n_6 : STD_LOGIC;
  signal q1_reg_i_6_n_6 : STD_LOGIC;
  signal q1_reg_i_7_n_3 : STD_LOGIC;
  signal q1_reg_i_7_n_4 : STD_LOGIC;
  signal q1_reg_i_7_n_5 : STD_LOGIC;
  signal q1_reg_i_7_n_6 : STD_LOGIC;
  signal q1_reg_i_8_n_3 : STD_LOGIC;
  signal q1_reg_i_8_n_4 : STD_LOGIC;
  signal q1_reg_i_8_n_5 : STD_LOGIC;
  signal q1_reg_i_8_n_6 : STD_LOGIC;
  signal q1_reg_i_9_n_3 : STD_LOGIC;
  signal q2_reg_i_10_n_3 : STD_LOGIC;
  signal q2_reg_i_11_n_3 : STD_LOGIC;
  signal q2_reg_i_12_n_3 : STD_LOGIC;
  signal q2_reg_i_13_n_3 : STD_LOGIC;
  signal q2_reg_i_14_n_3 : STD_LOGIC;
  signal q2_reg_i_15_n_3 : STD_LOGIC;
  signal q2_reg_i_16_n_3 : STD_LOGIC;
  signal q2_reg_i_17_n_3 : STD_LOGIC;
  signal q2_reg_i_18_n_3 : STD_LOGIC;
  signal q2_reg_i_19_n_3 : STD_LOGIC;
  signal q2_reg_i_20_n_3 : STD_LOGIC;
  signal q2_reg_i_21_n_3 : STD_LOGIC;
  signal q2_reg_i_22_n_3 : STD_LOGIC;
  signal q2_reg_i_23_n_3 : STD_LOGIC;
  signal q2_reg_i_24_n_3 : STD_LOGIC;
  signal q2_reg_i_3_n_6 : STD_LOGIC;
  signal q2_reg_i_4_n_3 : STD_LOGIC;
  signal q2_reg_i_4_n_4 : STD_LOGIC;
  signal q2_reg_i_4_n_5 : STD_LOGIC;
  signal q2_reg_i_4_n_6 : STD_LOGIC;
  signal q2_reg_i_5_n_3 : STD_LOGIC;
  signal q2_reg_i_5_n_4 : STD_LOGIC;
  signal q2_reg_i_5_n_5 : STD_LOGIC;
  signal q2_reg_i_5_n_6 : STD_LOGIC;
  signal q2_reg_i_6_n_6 : STD_LOGIC;
  signal q2_reg_i_7_n_10 : STD_LOGIC;
  signal q2_reg_i_7_n_3 : STD_LOGIC;
  signal q2_reg_i_7_n_4 : STD_LOGIC;
  signal q2_reg_i_7_n_5 : STD_LOGIC;
  signal q2_reg_i_7_n_6 : STD_LOGIC;
  signal q2_reg_i_7_n_7 : STD_LOGIC;
  signal q2_reg_i_7_n_8 : STD_LOGIC;
  signal q2_reg_i_7_n_9 : STD_LOGIC;
  signal q2_reg_i_8_n_10 : STD_LOGIC;
  signal q2_reg_i_8_n_3 : STD_LOGIC;
  signal q2_reg_i_8_n_4 : STD_LOGIC;
  signal q2_reg_i_8_n_5 : STD_LOGIC;
  signal q2_reg_i_8_n_6 : STD_LOGIC;
  signal q2_reg_i_8_n_7 : STD_LOGIC;
  signal q2_reg_i_8_n_8 : STD_LOGIC;
  signal q2_reg_i_8_n_9 : STD_LOGIC;
  signal q2_reg_i_9_n_3 : STD_LOGIC;
  signal ret_12_fu_299_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_13_fu_359_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \vmin_V_reg_745[3]_i_2_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[3]_i_3_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[3]_i_4_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[3]_i_5_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_3_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_4_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_5_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745[7]_i_6_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \vmin_V_reg_745_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\ : STD_LOGIC_VECTOR ( 9 to 9 );
  signal xf_cv_icvSaturate8u_cv_ce0 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_ce2 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_load_2_reg_725 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xf_cv_icvSaturate8u_cv_load_2_reg_7250 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_load_3_reg_761 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xf_cv_icvSaturate8u_cv_load_3_reg_7610 : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_2_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_3_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_4_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[3]_i_5_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_2_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_3_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_4_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730[7]_i_5_n_3\ : STD_LOGIC;
  signal \^zext_ln123_1_reg_730_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \^zext_ln123_1_reg_730_reg[7]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln123_1_reg_730_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_q1_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q1_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q1_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_q1_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q1_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q2_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q2_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q2_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q2_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q2_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q2_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q2_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q2_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_2\ : label is "lutpair2";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_4\ : label is "lutpair0";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln213_1_reg_766[3]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \add_ln213_1_reg_766[7]_i_9\ : label is "lutpair4";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln213_1_reg_766_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln213_1_reg_766_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_reg_reg_i_2__0\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[13]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[13]_i_2__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \q0[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \q0[15]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \q0[16]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q0[16]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \q0[18]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \q0[19]_i_1\ : label is "soft_lutpair22";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q1_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q1_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q1_reg : label is 8192;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q1_reg : label is "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q1";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q1_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q1_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q1_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q1_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q1_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q1_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q2_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of q2_reg : label is "";
  attribute RTL_RAM_BITS of q2_reg : label is 8192;
  attribute RTL_RAM_NAME of q2_reg : label is "xf_cv_icvSaturate8u_cv_U/colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U/q2";
  attribute RTL_RAM_TYPE of q2_reg : label is "RAM_SP";
  attribute ram_addr_begin of q2_reg : label is 0;
  attribute ram_addr_end of q2_reg : label is 1023;
  attribute ram_offset of q2_reg : label is 0;
  attribute ram_slice_begin of q2_reg : label is 0;
  attribute ram_slice_end of q2_reg : label is 7;
  attribute ADDER_THRESHOLD of \vmin_V_reg_745_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \vmin_V_reg_745_reg[7]_i_2\ : label is 35;
begin
  D(7 downto 0) <= \^d\(7 downto 0);
  I238(7 downto 0) <= \^i238\(7 downto 0);
  O(3 downto 0) <= \^o\(3 downto 0);
  O184(8 downto 0) <= \^o184\(8 downto 0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  q1_reg_0(3 downto 0) <= \^q1_reg_0\(3 downto 0);
  \zext_ln123_1_reg_730_reg[3]\(3 downto 0) <= \^zext_ln123_1_reg_730_reg[3]\(3 downto 0);
  \zext_ln123_1_reg_730_reg[7]_0\(3 downto 0) <= \^zext_ln123_1_reg_730_reg[7]_0\(3 downto 0);
\add_ln213_1_reg_766[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(2),
      I1 => \add_ln213_1_reg_766_reg[7]\(2),
      I2 => \^q1_reg\(2),
      O => \add_ln213_1_reg_766[3]_i_2_n_3\
    );
\add_ln213_1_reg_766[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(1),
      I1 => \add_ln213_1_reg_766_reg[7]\(1),
      I2 => \^q1_reg\(1),
      O => \add_ln213_1_reg_766[3]_i_3_n_3\
    );
\add_ln213_1_reg_766[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(0),
      I1 => \add_ln213_1_reg_766_reg[7]\(0),
      I2 => \^q1_reg\(0),
      O => \add_ln213_1_reg_766[3]_i_4_n_3\
    );
\add_ln213_1_reg_766[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(3),
      I1 => \add_ln213_1_reg_766_reg[7]\(3),
      I2 => \^q1_reg\(3),
      I3 => \add_ln213_1_reg_766[3]_i_2_n_3\,
      O => \add_ln213_1_reg_766[3]_i_5_n_3\
    );
\add_ln213_1_reg_766[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(2),
      I1 => \add_ln213_1_reg_766_reg[7]\(2),
      I2 => \^q1_reg\(2),
      I3 => \add_ln213_1_reg_766[3]_i_3_n_3\,
      O => \add_ln213_1_reg_766[3]_i_6_n_3\
    );
\add_ln213_1_reg_766[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(1),
      I1 => \add_ln213_1_reg_766_reg[7]\(1),
      I2 => \^q1_reg\(1),
      I3 => \add_ln213_1_reg_766[3]_i_4_n_3\,
      O => \add_ln213_1_reg_766[3]_i_7_n_3\
    );
\add_ln213_1_reg_766[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(0),
      I1 => \add_ln213_1_reg_766_reg[7]\(0),
      I2 => \^q1_reg\(0),
      O => \add_ln213_1_reg_766[3]_i_8_n_3\
    );
\add_ln213_1_reg_766[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(5),
      I1 => \add_ln213_1_reg_766_reg[7]\(5),
      I2 => \^q1_reg\(5),
      O => \add_ln213_1_reg_766[7]_i_3_n_3\
    );
\add_ln213_1_reg_766[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(4),
      I1 => \add_ln213_1_reg_766_reg[7]\(4),
      I2 => \^q1_reg\(4),
      O => \add_ln213_1_reg_766[7]_i_4_n_3\
    );
\add_ln213_1_reg_766[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(3),
      I1 => \add_ln213_1_reg_766_reg[7]\(3),
      I2 => \^q1_reg\(3),
      O => \add_ln213_1_reg_766[7]_i_5_n_3\
    );
\add_ln213_1_reg_766[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \^q1_reg\(6),
      I1 => \add_ln213_1_reg_766_reg[7]\(6),
      I2 => \add_ln213_1_reg_766_reg[7]_0\(6),
      I3 => \add_ln213_1_reg_766_reg[7]\(7),
      I4 => \add_ln213_1_reg_766_reg[7]_0\(7),
      I5 => \^q1_reg\(7),
      O => \add_ln213_1_reg_766[7]_i_6_n_3\
    );
\add_ln213_1_reg_766[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766[7]_i_3_n_3\,
      I1 => \add_ln213_1_reg_766_reg[7]\(6),
      I2 => \add_ln213_1_reg_766_reg[7]_0\(6),
      I3 => \^q1_reg\(6),
      O => \add_ln213_1_reg_766[7]_i_7_n_3\
    );
\add_ln213_1_reg_766[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(5),
      I1 => \add_ln213_1_reg_766_reg[7]\(5),
      I2 => \^q1_reg\(5),
      I3 => \add_ln213_1_reg_766[7]_i_4_n_3\,
      O => \add_ln213_1_reg_766[7]_i_8_n_3\
    );
\add_ln213_1_reg_766[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln213_1_reg_766_reg[7]_0\(4),
      I1 => \add_ln213_1_reg_766_reg[7]\(4),
      I2 => \^q1_reg\(4),
      I3 => \add_ln213_1_reg_766[7]_i_5_n_3\,
      O => \add_ln213_1_reg_766[7]_i_9_n_3\
    );
\add_ln213_1_reg_766_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln213_1_reg_766_reg[3]_i_1_n_3\,
      CO(2) => \add_ln213_1_reg_766_reg[3]_i_1_n_4\,
      CO(1) => \add_ln213_1_reg_766_reg[3]_i_1_n_5\,
      CO(0) => \add_ln213_1_reg_766_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln213_1_reg_766[3]_i_2_n_3\,
      DI(2) => \add_ln213_1_reg_766[3]_i_3_n_3\,
      DI(1) => \add_ln213_1_reg_766[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => \b_V_reg_677_pp0_iter4_reg_reg[5]\(3 downto 0),
      S(3) => \add_ln213_1_reg_766[3]_i_5_n_3\,
      S(2) => \add_ln213_1_reg_766[3]_i_6_n_3\,
      S(1) => \add_ln213_1_reg_766[3]_i_7_n_3\,
      S(0) => \add_ln213_1_reg_766[3]_i_8_n_3\
    );
\add_ln213_1_reg_766_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln213_1_reg_766_reg[3]_i_1_n_3\,
      CO(3) => \NLW_add_ln213_1_reg_766_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \add_ln213_1_reg_766_reg[7]_i_2_n_4\,
      CO(1) => \add_ln213_1_reg_766_reg[7]_i_2_n_5\,
      CO(0) => \add_ln213_1_reg_766_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln213_1_reg_766[7]_i_3_n_3\,
      DI(1) => \add_ln213_1_reg_766[7]_i_4_n_3\,
      DI(0) => \add_ln213_1_reg_766[7]_i_5_n_3\,
      O(3 downto 0) => \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 4),
      S(3) => \add_ln213_1_reg_766[7]_i_6_n_3\,
      S(2) => \add_ln213_1_reg_766[7]_i_7_n_3\,
      S(1) => \add_ln213_1_reg_766[7]_i_8_n_3\,
      S(0) => \add_ln213_1_reg_766[7]_i_9_n_3\
    );
\p_reg_reg_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => Q(2),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(2),
      O => \p_reg_reg_i_10__0_n_3\
    );
\p_reg_reg_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => Q(1),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(1),
      O => \p_reg_reg_i_11__0_n_3\
    );
\p_reg_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => Q(3),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(3),
      I3 => \p_reg_reg_i_10__0_n_3\,
      O => \p_reg_reg_i_13__0_n_3\
    );
\p_reg_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(2),
      I1 => Q(2),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(2),
      I3 => \p_reg_reg_i_11__0_n_3\,
      O => \p_reg_reg_i_14__0_n_3\
    );
\p_reg_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(1),
      I1 => Q(1),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(1),
      I3 => DI(0),
      O => \p_reg_reg_i_15__0_n_3\
    );
\p_reg_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(0),
      I1 => p_reg_reg(0),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(0),
      O => \p_reg_reg_i_16__0_n_3\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_reg_reg_i_2__0_n_3\,
      CO(3) => \NLW_p_reg_reg_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \p_reg_reg_i_1__0_n_4\,
      CO(1) => \p_reg_reg_i_1__0_n_5\,
      CO(0) => \p_reg_reg_i_1__0_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => p_reg_reg_i_3_n_3,
      DI(1) => \p_reg_reg_i_4__0_n_3\,
      DI(0) => \p_reg_reg_i_5__0_n_3\,
      O(3 downto 0) => \^q1_reg_0\(3 downto 0),
      S(3) => \p_reg_reg_i_6__0_n_3\,
      S(2) => \p_reg_reg_i_7__0_n_3\,
      S(1) => \p_reg_reg_i_8__0_n_3\,
      S(0) => \p_reg_reg_i_9__0_n_3\
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_reg_reg_i_2__0_n_3\,
      CO(2) => \p_reg_reg_i_2__0_n_4\,
      CO(1) => \p_reg_reg_i_2__0_n_5\,
      CO(0) => \p_reg_reg_i_2__0_n_6\,
      CYINIT => '0',
      DI(3) => \p_reg_reg_i_10__0_n_3\,
      DI(2) => \p_reg_reg_i_11__0_n_3\,
      DI(1) => DI(0),
      DI(0) => xf_cv_icvSaturate8u_cv_load_3_reg_761(0),
      O(3 downto 0) => \^o\(3 downto 0),
      S(3) => \p_reg_reg_i_13__0_n_3\,
      S(2) => \p_reg_reg_i_14__0_n_3\,
      S(1) => \p_reg_reg_i_15__0_n_3\,
      S(0) => \p_reg_reg_i_16__0_n_3\
    );
p_reg_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => Q(5),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(5),
      O => p_reg_reg_i_3_n_3
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => Q(4),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(4),
      O => \p_reg_reg_i_4__0_n_3\
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => p_reg_reg(3),
      I1 => Q(3),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(3),
      O => \p_reg_reg_i_5__0_n_3\
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => xf_cv_icvSaturate8u_cv_load_3_reg_761(6),
      I1 => Q(6),
      I2 => p_reg_reg(6),
      I3 => Q(7),
      I4 => p_reg_reg(7),
      I5 => xf_cv_icvSaturate8u_cv_load_3_reg_761(7),
      O => \p_reg_reg_i_6__0_n_3\
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg_i_3_n_3,
      I1 => Q(6),
      I2 => p_reg_reg(6),
      I3 => xf_cv_icvSaturate8u_cv_load_3_reg_761(6),
      O => \p_reg_reg_i_7__0_n_3\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(5),
      I1 => Q(5),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(5),
      I3 => \p_reg_reg_i_4__0_n_3\,
      O => \p_reg_reg_i_8__0_n_3\
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => p_reg_reg(4),
      I1 => Q(4),
      I2 => xf_cv_icvSaturate8u_cv_load_3_reg_761(4),
      I3 => \p_reg_reg_i_5__0_n_3\,
      O => \p_reg_reg_i_9__0_n_3\
    );
\q0[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E994FE7200244280"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[0]_i_4_n_3\
    );
\q0[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0634DE84666A7000"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^o\(1),
      O => \q0[0]_i_4__0_n_3\
    );
\q0[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"52B152BD7D51F720"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[0]_i_5_n_3\
    );
\q0[0]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EF9B3FF85F1AE48"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(3),
      I5 => \^o\(2),
      O => \q0[0]_i_5__0_n_3\
    );
\q0[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4659C4DFF7DF9A2C"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[0]_i_6_n_3\
    );
\q0[0]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D8E05E779DA30B24"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[0]_i_6__0_n_3\
    );
\q0[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09F267503AE08F02"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[0]_i_7_n_3\
    );
\q0[0]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"497216B1112563C6"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[0]_i_7__0_n_3\
    );
\q0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C702961686020276"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[10]_i_2_n_3\
    );
\q0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"21E64A9000C0BD3E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[10]_i_4_n_3\
    );
\q0[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2630347171797169"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[10]_i_5_n_3\
    );
\q0[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCFF3B3F333"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      O => \q0[10]_i_6_n_3\
    );
\q0[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(5),
      I1 => \^q1_reg\(5),
      O => \q0[11]_i_10_n_3\
    );
\q0[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(4),
      I1 => \^q1_reg\(4),
      O => \q0[11]_i_11_n_3\
    );
\q0[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[11]_i_2__0_n_3\,
      I1 => \^q1_reg_0\(2),
      O => \p_reg_reg_i_1__0_0\
    );
\q0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00DFDF0F00D0D0"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \q0_reg[11]\,
      I2 => \^zext_ln123_1_reg_730_reg[7]_0\(3),
      I3 => \q0[11]_i_6_n_3\,
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      I5 => \q0[11]_i_7_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_15\
    );
\q0[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6ABE2AAE2AAEBFBE"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[11]_i_2__0_n_3\
    );
\q0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202FF0202"
    )
        port map (
      I0 => q1_reg_4,
      I1 => imgInput_data_empty_n,
      I2 => q1_reg_5,
      I3 => rgb2hsv_data_full_n,
      I4 => q1_reg_6,
      I5 => icmp_ln128_reg_673_pp0_iter9_reg,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\q0[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444553733333"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[11]_i_6_n_3\
    );
\q0[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A207A026F532DD6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[11]_i_7_n_3\
    );
\q0[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(7),
      I1 => \^q1_reg\(7),
      O => \q0[11]_i_8_n_3\
    );
\q0[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(6),
      I1 => \^q1_reg\(6),
      O => \q0[11]_i_9_n_3\
    );
\q0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAAFC0CAAAA"
    )
        port map (
      I0 => A(0),
      I1 => \q0[12]_i_2_n_3\,
      I2 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      I3 => \q0_reg[12]_0\,
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(3),
      O => \q0_reg[12]\
    );
\q0[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"347F310F245B731E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[12]_i_2_n_3\
    );
\q0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      I1 => \q0[13]_i_2_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_16\
    );
\q0[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \q0[13]_i_2__0_n_3\,
      I2 => \^o\(3),
      I3 => \^q1_reg_0\(0),
      I4 => \^q1_reg_0\(2),
      O => q1_reg_1
    );
\q0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0612136717270376"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[13]_i_2_n_3\
    );
\q0[13]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"76"
    )
        port map (
      I0 => \^o\(2),
      I1 => \^o\(1),
      I2 => \^o\(0),
      O => \q0[13]_i_2__0_n_3\
    );
\q0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0[14]_i_2_n_3\,
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]\
    );
\q0[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(2),
      I3 => \q0[14]_i_2__0_n_3\,
      I4 => \^q1_reg_0\(0),
      I5 => \^q1_reg_0\(2),
      O => q1_reg_3
    );
\q0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAFFFABEFEBFE"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      O => \q0[14]_i_2_n_3\
    );
\q0[14]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(0),
      O => \q0[14]_i_2__0_n_3\
    );
\q0[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \q0[15]_i_2_n_3\,
      I3 => \^o\(2),
      I4 => \^q1_reg_0\(0),
      I5 => \^q1_reg_0\(2),
      O => q1_reg_2
    );
\q0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^o\(1),
      I1 => \^o\(0),
      O => \q0[15]_i_2_n_3\
    );
\q0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^q1_reg_0\(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => ap_enable_reg_pp0_iter6,
      O => ap_enable_reg_pp0_iter6_reg
    );
\q0[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \q0[16]_i_2_n_3\,
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]_1\
    );
\q0[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"76"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[16]_i_2_n_3\
    );
\q0[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001110"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \q0[17]_i_2_n_3\,
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]_3\
    );
\q0[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[17]_i_2_n_3\
    );
\q0[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I2 => \q0[18]_i_2_n_3\,
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I5 => \^zext_ln123_1_reg_730_reg[7]_0\(2),
      O => \zext_ln123_1_reg_730_reg[7]_2\
    );
\q0[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I1 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[18]_i_2_n_3\
    );
\q0[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(3),
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => ap_enable_reg_pp0_iter5,
      O => ap_enable_reg_pp0_iter5_reg
    );
\q0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(3),
      I1 => \^q1_reg\(3),
      O => \q0[19]_i_5_n_3\
    );
\q0[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(2),
      I1 => \^q1_reg\(2),
      O => \q0[19]_i_6_n_3\
    );
\q0[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(1),
      I1 => \^q1_reg\(1),
      O => \q0[19]_i_7_n_3\
    );
\q0[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \vg_reg_778_reg[0]\(0),
      I1 => \^q1_reg\(0),
      O => \q0[19]_i_8_n_3\
    );
\q0[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA2A862BA0C6880"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[1]_i_4_n_3\
    );
\q0[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF6AC40A2EE0880"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[1]_i_4__0_n_3\
    );
\q0[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"655A682CF03EB438"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[1]_i_5_n_3\
    );
\q0[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"31D1AC3BD1AFAD30"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[1]_i_5__0_n_3\
    );
\q0[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05288CE67CD74088"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[1]_i_6_n_3\
    );
\q0[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BD2BEC7EF86EBD28"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[1]_i_6__0_n_3\
    );
\q0[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"360C19D679AE2436"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[1]_i_7_n_3\
    );
\q0[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AD4600B87A53B4"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[1]_i_7__0_n_3\
    );
\q0[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6E029E4AC4986000"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[2]_i_4_n_3\
    );
\q0[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D84AE7B2BA824008"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(2),
      I2 => \^q1_reg_0\(0),
      I3 => \^o\(3),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[2]_i_4__0_n_3\
    );
\q0[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FAD31578BA6048"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[2]_i_5_n_3\
    );
\q0[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F8B54CB6FB8760"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[2]_i_5__0_n_3\
    );
\q0[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E2102CAE1AAD08C"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[2]_i_6_n_3\
    );
\q0[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6D3C83C2792CD684"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[2]_i_6__0_n_3\
    );
\q0[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5879255D3A464EF6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[2]_i_7_n_3\
    );
\q0[2]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46F817EDBF44E896"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(2),
      I5 => \^o\(0),
      O => \q0[2]_i_7__0_n_3\
    );
\q0[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6B543C009ACC2080"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[3]_i_4_n_3\
    );
\q0[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CEFEB028288E2E00"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[3]_i_4__0_n_3\
    );
\q0[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A8C112878EC5A78"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[3]_i_5_n_3\
    );
\q0[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA2FE194588CC338"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[3]_i_5__0_n_3\
    );
\q0[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB3A4BD898CA29E8"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[3]_i_6_n_3\
    );
\q0[3]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C68D7974B5F0E48"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(1),
      I3 => \^o\(2),
      I4 => \^o\(3),
      I5 => \^o\(0),
      O => \q0[3]_i_6__0_n_3\
    );
\q0[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46133B0F046C5804"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[3]_i_7_n_3\
    );
\q0[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05BA42AD45ADFAC4"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[3]_i_7__0_n_3\
    );
\q0[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434658D026886A80"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[4]_i_4_n_3\
    );
\q0[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ED028674844A0A80"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[4]_i_4__0_n_3\
    );
\q0[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"434A58EE2CE14460"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[4]_i_5_n_3\
    );
\q0[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30226F5C99BAF460"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[4]_i_5__0_n_3\
    );
\q0[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF17FA24F5040424"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[4]_i_6_n_3\
    );
\q0[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D820A5B0F5B4A4C"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(2),
      I3 => \^o\(3),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[4]_i_6__0_n_3\
    );
\q0[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"34368FF863008DA6"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[4]_i_7_n_3\
    );
\q0[4]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1E5B1B491E491B60"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[4]_i_7__0_n_3\
    );
\q0[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE83468B4426400"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[5]_i_4_n_3\
    );
\q0[5]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6832AA68BAE46400"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[5]_i_4__0_n_3\
    );
\q0[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5BFC4B2B3909838"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[5]_i_5_n_3\
    );
\q0[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0275B9CF126C9A50"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(2),
      I5 => \^o\(0),
      O => \q0[5]_i_5__0_n_3\
    );
\q0[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45BF06C837DB15F9"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[5]_i_6_n_3\
    );
\q0[5]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"261B1E1B1E4B1F48"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[5]_i_6__0_n_3\
    );
\q0[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16FD438B628E74D2"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[5]_i_7_n_3\
    );
\q0[5]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC9CDDBC9DBC9D2"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(0),
      I5 => \^o\(1),
      O => \q0[5]_i_7__0_n_3\
    );
\q0[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5309E1896C00A80"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[6]_i_4_n_3\
    );
\q0[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"46963C224C98E000"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[6]_i_4__0_n_3\
    );
\q0[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6DD57EA25E9D7459"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[6]_i_5_n_3\
    );
\q0[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A1F6A3C7A1D7B248"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[6]_i_5__0_n_3\
    );
\q0[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A5F1A4C2E0C693D5"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[6]_i_6_n_3\
    );
\q0[6]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1232323236263625"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[6]_i_6__0_n_3\
    );
\q0[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44AF50AC52D823D1"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[6]_i_7_n_3\
    );
\q0[6]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"999D999D9D9D9D94"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[6]_i_7__0_n_3\
    );
\q0[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E336F8A2A84C6082"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[7]_i_4_n_3\
    );
\q0[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8D52F62A8E0C2080"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[7]_i_4__0_n_3\
    );
\q0[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70DB688640F11F13"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[7]_i_5_n_3\
    );
\q0[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"878687B687A68631"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^o\(0),
      O => \q0[7]_i_5__0_n_3\
    );
\q0[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A590C2CF5A4B1F3"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[7]_i_6_n_3\
    );
\q0[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCFCFCFFB"
    )
        port map (
      I0 => \^o\(0),
      I1 => \^q1_reg_0\(1),
      I2 => \^o\(3),
      I3 => \^o\(2),
      I4 => \^o\(1),
      I5 => \^q1_reg_0\(0),
      O => \q0[7]_i_6__0_n_3\
    );
\q0[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F4B1B6C1B484B64"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[7]_i_7_n_3\
    );
\q0[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000001"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^q1_reg_0\(0),
      O => \q0[7]_i_7__0_n_3\
    );
\q0[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44109E42C0FA280E"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[8]_i_4_n_3\
    );
\q0[8]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0205FE890620882"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(1),
      I2 => \^q1_reg_0\(0),
      I3 => \^o\(3),
      I4 => \^o\(2),
      I5 => \^o\(0),
      O => \q0[8]_i_4__0_n_3\
    );
\q0[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"16318DE06348D2F5"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[8]_i_5_n_3\
    );
\q0[8]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCC445454553"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(2),
      I3 => \^o\(0),
      I4 => \^o\(1),
      I5 => \^o\(3),
      O => \q0[8]_i_5__0_n_3\
    );
\q0[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEB4444B91077BB"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[8]_i_6_n_3\
    );
\q0[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"323636262625252D"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(2),
      O => \q0[8]_i_7_n_3\
    );
\q0[8]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^q1_reg_0\(0),
      O => \q0[8]_i_7__0_n_3\
    );
\q0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFD0FFFFDFD0F0F0"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \q0_reg[9]\,
      I2 => \^q1_reg_0\(3),
      I3 => \q0[9]_i_4__0_n_3\,
      I4 => \^q1_reg_0\(2),
      I5 => \q0[9]_i_5__0_n_3\,
      O => \q0[9]_i_5__0_0\
    );
\q0[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6974A6EA1A840876"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(0),
      O => \q0[9]_i_4_n_3\
    );
\q0[9]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888155555555"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^o\(3),
      I2 => \^o\(1),
      I3 => \^o\(0),
      I4 => \^o\(2),
      I5 => \^q1_reg_0\(0),
      O => \q0[9]_i_4__0_n_3\
    );
\q0[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5E4D3838490837E7"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(3),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(1),
      O => \q0[9]_i_5_n_3\
    );
\q0[9]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0A4B0203062660E"
    )
        port map (
      I0 => \^q1_reg_0\(1),
      I1 => \^q1_reg_0\(0),
      I2 => \^o\(3),
      I3 => \^o\(1),
      I4 => \^o\(0),
      I5 => \^o\(2),
      O => \q0[9]_i_5__0_n_3\
    );
\q0[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"26242C6DDDDDD9D9"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[9]_i_6_n_3\
    );
\q0[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454544444464646"
    )
        port map (
      I0 => \^zext_ln123_1_reg_730_reg[7]_0\(1),
      I1 => \^zext_ln123_1_reg_730_reg[7]_0\(0),
      I2 => \^zext_ln123_1_reg_730_reg[3]\(2),
      I3 => \^zext_ln123_1_reg_730_reg[3]\(0),
      I4 => \^zext_ln123_1_reg_730_reg[3]\(1),
      I5 => \^zext_ln123_1_reg_730_reg[3]\(3),
      O => \q0[9]_i_7_n_3\
    );
\q0_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2_n_3\,
      I1 => \q0_reg[0]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_4\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[0]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[0]_i_2__0_n_3\,
      I1 => \q0_reg[0]_i_3__0_n_3\,
      O => \q0_reg[0]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4_n_3\,
      I1 => \q0[0]_i_5_n_3\,
      O => \q0_reg[0]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[0]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_4__0_n_3\,
      I1 => \q0[0]_i_5__0_n_3\,
      O => \q0_reg[0]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6_n_3\,
      I1 => \q0[0]_i_7_n_3\,
      O => \q0_reg[0]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[0]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[0]_i_6__0_n_3\,
      I1 => \q0[0]_i_7__0_n_3\,
      O => \q0_reg[0]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[10]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[10]_i_2_n_3\,
      I1 => \q0_reg[10]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_14\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[10]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[10]_i_2_n_3\,
      I1 => \q0_reg[10]_0\,
      O => \q0[10]_i_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[10]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[10]_i_4_n_3\,
      I1 => \q0[10]_i_5_n_3\,
      O => \q0_reg[10]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[10]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[10]_i_6_n_3\,
      I1 => \q0_reg[10]\,
      O => \q0_reg[10]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg[19]_i_3_n_3\,
      CO(3) => \q0_reg[11]_i_4_n_3\,
      CO(2) => \q0_reg[11]_i_4_n_4\,
      CO(1) => \q0_reg[11]_i_4_n_5\,
      CO(0) => \q0_reg[11]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \vg_reg_778_reg[0]\(7 downto 4),
      O(3 downto 0) => \^zext_ln123_1_reg_730_reg[7]_0\(3 downto 0),
      S(3) => \q0[11]_i_8_n_3\,
      S(2) => \q0[11]_i_9_n_3\,
      S(1) => \q0[11]_i_10_n_3\,
      S(0) => \q0[11]_i_11_n_3\
    );
\q0_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg[19]_i_3_n_3\,
      CO(2) => \q0_reg[19]_i_3_n_4\,
      CO(1) => \q0_reg[19]_i_3_n_5\,
      CO(0) => \q0_reg[19]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \vg_reg_778_reg[0]\(3 downto 0),
      O(3 downto 0) => \^zext_ln123_1_reg_730_reg[3]\(3 downto 0),
      S(3) => \q0[19]_i_5_n_3\,
      S(2) => \q0[19]_i_6_n_3\,
      S(1) => \q0[19]_i_7_n_3\,
      S(0) => \q0[19]_i_8_n_3\
    );
\q0_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[1]_i_2_n_3\,
      I1 => \q0_reg[1]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_5\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[1]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[1]_i_2__0_n_3\,
      I1 => \q0_reg[1]_i_3__0_n_3\,
      O => \q0_reg[1]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_4_n_3\,
      I1 => \q0[1]_i_5_n_3\,
      O => \q0_reg[1]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[1]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_4__0_n_3\,
      I1 => \q0[1]_i_5__0_n_3\,
      O => \q0_reg[1]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_6_n_3\,
      I1 => \q0[1]_i_7_n_3\,
      O => \q0_reg[1]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[1]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[1]_i_6__0_n_3\,
      I1 => \q0[1]_i_7__0_n_3\,
      O => \q0_reg[1]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[2]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[2]_i_2_n_3\,
      I1 => \q0_reg[2]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_6\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[2]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[2]_i_2__0_n_3\,
      I1 => \q0_reg[2]_i_3__0_n_3\,
      O => \q0_reg[2]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[2]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_4_n_3\,
      I1 => \q0[2]_i_5_n_3\,
      O => \q0_reg[2]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[2]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_4__0_n_3\,
      I1 => \q0[2]_i_5__0_n_3\,
      O => \q0_reg[2]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_6_n_3\,
      I1 => \q0[2]_i_7_n_3\,
      O => \q0_reg[2]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[2]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[2]_i_6__0_n_3\,
      I1 => \q0[2]_i_7__0_n_3\,
      O => \q0_reg[2]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[3]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[3]_i_2_n_3\,
      I1 => \q0_reg[3]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_7\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[3]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[3]_i_2__0_n_3\,
      I1 => \q0_reg[3]_i_3__0_n_3\,
      O => \q0_reg[3]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_4_n_3\,
      I1 => \q0[3]_i_5_n_3\,
      O => \q0_reg[3]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[3]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_4__0_n_3\,
      I1 => \q0[3]_i_5__0_n_3\,
      O => \q0_reg[3]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_6_n_3\,
      I1 => \q0[3]_i_7_n_3\,
      O => \q0_reg[3]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[3]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[3]_i_6__0_n_3\,
      I1 => \q0[3]_i_7__0_n_3\,
      O => \q0_reg[3]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[4]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[4]_i_2_n_3\,
      I1 => \q0_reg[4]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_8\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[4]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[4]_i_2__0_n_3\,
      I1 => \q0_reg[4]_i_3__0_n_3\,
      O => \q0_reg[4]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_4_n_3\,
      I1 => \q0[4]_i_5_n_3\,
      O => \q0_reg[4]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[4]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_4__0_n_3\,
      I1 => \q0[4]_i_5__0_n_3\,
      O => \q0_reg[4]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_6_n_3\,
      I1 => \q0[4]_i_7_n_3\,
      O => \q0_reg[4]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[4]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[4]_i_6__0_n_3\,
      I1 => \q0[4]_i_7__0_n_3\,
      O => \q0_reg[4]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[5]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[5]_i_2_n_3\,
      I1 => \q0_reg[5]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_9\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[5]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[5]_i_2__0_n_3\,
      I1 => \q0_reg[5]_i_3__0_n_3\,
      O => \q0_reg[5]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_4_n_3\,
      I1 => \q0[5]_i_5_n_3\,
      O => \q0_reg[5]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[5]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_4__0_n_3\,
      I1 => \q0[5]_i_5__0_n_3\,
      O => \q0_reg[5]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_6_n_3\,
      I1 => \q0[5]_i_7_n_3\,
      O => \q0_reg[5]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[5]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[5]_i_6__0_n_3\,
      I1 => \q0[5]_i_7__0_n_3\,
      O => \q0_reg[5]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[6]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[6]_i_2_n_3\,
      I1 => \q0_reg[6]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_10\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[6]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[6]_i_2__0_n_3\,
      I1 => \q0_reg[6]_i_3__0_n_3\,
      O => \q0_reg[6]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[6]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_4_n_3\,
      I1 => \q0[6]_i_5_n_3\,
      O => \q0_reg[6]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[6]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_4__0_n_3\,
      I1 => \q0[6]_i_5__0_n_3\,
      O => \q0_reg[6]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_6_n_3\,
      I1 => \q0[6]_i_7_n_3\,
      O => \q0_reg[6]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[6]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[6]_i_6__0_n_3\,
      I1 => \q0[6]_i_7__0_n_3\,
      O => \q0_reg[6]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[7]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[7]_i_2_n_3\,
      I1 => \q0_reg[7]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_11\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[7]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[7]_i_2__0_n_3\,
      I1 => \q0_reg[7]_i_3__0_n_3\,
      O => \q0_reg[7]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_4_n_3\,
      I1 => \q0[7]_i_5_n_3\,
      O => \q0_reg[7]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[7]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_4__0_n_3\,
      I1 => \q0[7]_i_5__0_n_3\,
      O => \q0_reg[7]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_6_n_3\,
      I1 => \q0[7]_i_7_n_3\,
      O => \q0_reg[7]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[7]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_6__0_n_3\,
      I1 => \q0[7]_i_7__0_n_3\,
      O => \q0_reg[7]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[8]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[8]_i_2_n_3\,
      I1 => \q0_reg[8]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_12\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[8]_i_1__0\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[8]_i_2__0_n_3\,
      I1 => \q0_reg[8]_i_3__0_n_3\,
      O => \q0_reg[8]_i_3__0_0\,
      S => \^q1_reg_0\(3)
    );
\q0_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[8]_i_4_n_3\,
      I1 => \q0[8]_i_5_n_3\,
      O => \q0_reg[8]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[8]_i_2__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[8]_i_4__0_n_3\,
      I1 => \q0[8]_i_5__0_n_3\,
      O => \q0_reg[8]_i_2__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[8]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[8]_i_6_n_3\,
      I1 => \q0[8]_i_7_n_3\,
      O => \q0_reg[8]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[8]_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg[8]\,
      I1 => \q0[8]_i_7__0_n_3\,
      O => \q0_reg[8]_i_3__0_n_3\,
      S => \^q1_reg_0\(2)
    );
\q0_reg[9]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \q0_reg[9]_i_2_n_3\,
      I1 => \q0_reg[9]_i_3_n_3\,
      O => \zext_ln123_1_reg_730_reg[7]_13\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(3)
    );
\q0_reg[9]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[9]_i_4_n_3\,
      I1 => \q0[9]_i_5_n_3\,
      O => \q0_reg[9]_i_2_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
\q0_reg[9]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[9]_i_6_n_3\,
      I1 => \q0[9]_i_7_n_3\,
      O => \q0_reg[9]_i_3_n_3\,
      S => \^zext_ln123_1_reg_730_reg[7]_0\(2)
    );
q1_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"000F000E000D000C000B000A0009000800070006000500040003000200010000",
      INIT_11 => X"001F001E001D001C001B001A0019001800170016001500140013001200110010",
      INIT_12 => X"002F002E002D002C002B002A0029002800270026002500240023002200210020",
      INIT_13 => X"003F003E003D003C003B003A0039003800370036003500340033003200310030",
      INIT_14 => X"004F004E004D004C004B004A0049004800470046004500440043004200410040",
      INIT_15 => X"005F005E005D005C005B005A0059005800570056005500540053005200510050",
      INIT_16 => X"006F006E006D006C006B006A0069006800670066006500640063006200610060",
      INIT_17 => X"007F007E007D007C007B007A0079007800770076007500740073007200710070",
      INIT_18 => X"008F008E008D008C008B008A0089008800870086008500840083008200810080",
      INIT_19 => X"009F009E009D009C009B009A0099009800970096009500940093009200910090",
      INIT_1A => X"00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0",
      INIT_1B => X"00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0",
      INIT_1C => X"00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0",
      INIT_1D => X"00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0",
      INIT_1E => X"00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0",
      INIT_1F => X"00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0",
      INIT_20 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_21 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_22 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_23 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_24 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_25 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_26 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_27 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_28 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_29 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2A => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2B => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2C => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2D => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2E => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2F => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_30 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => sel(9 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => q1_reg_i_6_n_6,
      ADDRBWRADDR(11 downto 4) => ret_13_fu_359_p2(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q1_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^q1_reg\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q1_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => xf_cv_icvSaturate8u_cv_load_3_reg_761(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q1_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q1_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => xf_cv_icvSaturate8u_cv_ce0,
      ENBWREN => xf_cv_icvSaturate8u_cv_ce0,
      REGCEAREGCE => '0',
      REGCEB => xf_cv_icvSaturate8u_cv_load_3_reg_7610,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_ce0
    );
q1_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(7),
      I1 => \^o184\(7),
      O => q1_reg_i_10_n_3
    );
q1_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(6),
      I1 => \^o184\(6),
      O => q1_reg_i_11_n_3
    );
q1_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(5),
      I1 => \^o184\(5),
      O => q1_reg_i_12_n_3
    );
q1_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(4),
      I1 => \^o184\(4),
      O => q1_reg_i_13_n_3
    );
q1_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(3),
      I1 => \^o184\(3),
      O => q1_reg_i_14_n_3
    );
q1_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(2),
      I1 => \^o184\(2),
      O => q1_reg_i_15_n_3
    );
q1_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(1),
      I1 => \^o184\(1),
      O => q1_reg_i_16_n_3
    );
q1_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q1_reg_7(0),
      I1 => \^o184\(0),
      O => q1_reg_i_17_n_3
    );
q1_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(7),
      I1 => q1_reg_7(7),
      O => q1_reg_i_18_n_3
    );
q1_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(6),
      I1 => q1_reg_7(6),
      O => q1_reg_i_19_n_3
    );
q1_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter4_reg,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_load_3_reg_7610
    );
q1_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(5),
      I1 => q1_reg_7(5),
      O => q1_reg_i_20_n_3
    );
q1_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(4),
      I1 => q1_reg_7(4),
      O => q1_reg_i_21_n_3
    );
q1_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(3),
      I1 => q1_reg_7(3),
      O => q1_reg_i_22_n_3
    );
q1_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(2),
      I1 => q1_reg_7(2),
      O => q1_reg_i_23_n_3
    );
q1_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(1),
      I1 => q1_reg_7(1),
      O => q1_reg_i_24_n_3
    );
q1_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^d\(0),
      I1 => q1_reg_7(0),
      O => q1_reg_i_25_n_3
    );
q1_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_4_n_3,
      CO(3 downto 1) => NLW_q1_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => q1_reg_i_3_n_6,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => q1_reg_i_9_n_3,
      O(3 downto 2) => NLW_q1_reg_i_3_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => sel(9 downto 8),
      S(3 downto 1) => B"001",
      S(0) => \^o184\(8)
    );
q1_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_5_n_3,
      CO(3) => q1_reg_i_4_n_3,
      CO(2) => q1_reg_i_4_n_4,
      CO(1) => q1_reg_i_4_n_5,
      CO(0) => q1_reg_i_4_n_6,
      CYINIT => '0',
      DI(3 downto 0) => q1_reg_7(7 downto 4),
      O(3 downto 0) => sel(7 downto 4),
      S(3) => q1_reg_i_10_n_3,
      S(2) => q1_reg_i_11_n_3,
      S(1) => q1_reg_i_12_n_3,
      S(0) => q1_reg_i_13_n_3
    );
q1_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q1_reg_i_5_n_3,
      CO(2) => q1_reg_i_5_n_4,
      CO(1) => q1_reg_i_5_n_5,
      CO(0) => q1_reg_i_5_n_6,
      CYINIT => '1',
      DI(3 downto 0) => q1_reg_7(3 downto 0),
      O(3 downto 0) => sel(3 downto 0),
      S(3) => q1_reg_i_14_n_3,
      S(2) => q1_reg_i_15_n_3,
      S(1) => q1_reg_i_16_n_3,
      S(0) => q1_reg_i_17_n_3
    );
q1_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_7_n_3,
      CO(3 downto 1) => NLW_q1_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => q1_reg_i_6_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q1_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q1_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => q1_reg_i_8_n_3,
      CO(3) => q1_reg_i_7_n_3,
      CO(2) => q1_reg_i_7_n_4,
      CO(1) => q1_reg_i_7_n_5,
      CO(0) => q1_reg_i_7_n_6,
      CYINIT => '0',
      DI(3 downto 0) => \^d\(7 downto 4),
      O(3 downto 0) => ret_13_fu_359_p2(7 downto 4),
      S(3) => q1_reg_i_18_n_3,
      S(2) => q1_reg_i_19_n_3,
      S(1) => q1_reg_i_20_n_3,
      S(0) => q1_reg_i_21_n_3
    );
q1_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q1_reg_i_8_n_3,
      CO(2) => q1_reg_i_8_n_4,
      CO(1) => q1_reg_i_8_n_5,
      CO(0) => q1_reg_i_8_n_6,
      CYINIT => '1',
      DI(3 downto 0) => \^d\(3 downto 0),
      O(3 downto 0) => ret_13_fu_359_p2(3 downto 0),
      S(3) => q1_reg_i_22_n_3,
      S(2) => q1_reg_i_23_n_3,
      S(1) => q1_reg_i_24_n_3,
      S(0) => q1_reg_i_25_n_3
    );
q1_reg_i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o184\(8),
      O => q1_reg_i_9_n_3
    );
q2_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"000F000E000D000C000B000A0009000800070006000500040003000200010000",
      INIT_11 => X"001F001E001D001C001B001A0019001800170016001500140013001200110010",
      INIT_12 => X"002F002E002D002C002B002A0029002800270026002500240023002200210020",
      INIT_13 => X"003F003E003D003C003B003A0039003800370036003500340033003200310030",
      INIT_14 => X"004F004E004D004C004B004A0049004800470046004500440043004200410040",
      INIT_15 => X"005F005E005D005C005B005A0059005800570056005500540053005200510050",
      INIT_16 => X"006F006E006D006C006B006A0069006800670066006500640063006200610060",
      INIT_17 => X"007F007E007D007C007B007A0079007800770076007500740073007200710070",
      INIT_18 => X"008F008E008D008C008B008A0089008800870086008500840083008200810080",
      INIT_19 => X"009F009E009D009C009B009A0099009800970096009500940093009200910090",
      INIT_1A => X"00AF00AE00AD00AC00AB00AA00A900A800A700A600A500A400A300A200A100A0",
      INIT_1B => X"00BF00BE00BD00BC00BB00BA00B900B800B700B600B500B400B300B200B100B0",
      INIT_1C => X"00CF00CE00CD00CC00CB00CA00C900C800C700C600C500C400C300C200C100C0",
      INIT_1D => X"00DF00DE00DD00DC00DB00DA00D900D800D700D600D500D400D300D200D100D0",
      INIT_1E => X"00EF00EE00ED00EC00EB00EA00E900E800E700E600E500E400E300E200E100E0",
      INIT_1F => X"00FF00FE00FD00FC00FB00FA00F900F800F700F600F500F400F300F200F100F0",
      INIT_20 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_21 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_22 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_23 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_24 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_25 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_26 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_27 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_28 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_29 => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2A => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2B => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2C => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2D => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2E => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_2F => X"00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF00FF",
      INIT_30 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12) => q2_reg_i_3_n_6,
      ADDRARDADDR(11 downto 4) => ret_12_fu_299_p2(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12) => q2_reg_i_6_n_6,
      ADDRBWRADDR(11) => q2_reg_i_7_n_7,
      ADDRBWRADDR(10) => q2_reg_i_7_n_8,
      ADDRBWRADDR(9) => q2_reg_i_7_n_9,
      ADDRBWRADDR(8) => q2_reg_i_7_n_10,
      ADDRBWRADDR(7) => q2_reg_i_8_n_7,
      ADDRBWRADDR(6) => q2_reg_i_8_n_8,
      ADDRBWRADDR(5) => q2_reg_i_8_n_9,
      ADDRBWRADDR(4) => q2_reg_i_8_n_10,
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q2_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => xf_cv_icvSaturate8u_cv_load_2_reg_725(7 downto 0),
      DOBDO(15 downto 8) => NLW_q2_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^i238\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q2_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q2_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => xf_cv_icvSaturate8u_cv_ce2,
      ENBWREN => xf_cv_icvSaturate8u_cv_ce2,
      REGCEAREGCE => xf_cv_icvSaturate8u_cv_load_2_reg_7250,
      REGCEB => xf_cv_icvSaturate8u_cv_load_2_reg_7250,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_ce2
    );
q2_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(6),
      I1 => q2_reg_1(6),
      O => q2_reg_i_10_n_3
    );
q2_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(5),
      I1 => q2_reg_1(5),
      O => q2_reg_i_11_n_3
    );
q2_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(4),
      I1 => q2_reg_1(4),
      O => q2_reg_i_12_n_3
    );
q2_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(3),
      I1 => q2_reg_1(3),
      O => q2_reg_i_13_n_3
    );
q2_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(2),
      I1 => q2_reg_1(2),
      O => q2_reg_i_14_n_3
    );
q2_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(1),
      I1 => q2_reg_1(1),
      O => q2_reg_i_15_n_3
    );
q2_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(0),
      I1 => q2_reg_1(0),
      O => q2_reg_i_16_n_3
    );
q2_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(7),
      I1 => q2_reg_1(7),
      O => q2_reg_i_17_n_3
    );
q2_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(6),
      I1 => q2_reg_1(6),
      O => q2_reg_i_18_n_3
    );
q2_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(5),
      I1 => q2_reg_1(5),
      O => q2_reg_i_19_n_3
    );
q2_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter2_reg,
      I1 => ap_enable_reg_pp0_iter3,
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      O => xf_cv_icvSaturate8u_cv_load_2_reg_7250
    );
q2_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(4),
      I1 => q2_reg_1(4),
      O => q2_reg_i_20_n_3
    );
q2_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(3),
      I1 => q2_reg_1(3),
      O => q2_reg_i_21_n_3
    );
q2_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(2),
      I1 => q2_reg_1(2),
      O => q2_reg_i_22_n_3
    );
q2_reg_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(1),
      I1 => q2_reg_1(1),
      O => q2_reg_i_23_n_3
    );
q2_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(0),
      I1 => q2_reg_1(0),
      O => q2_reg_i_24_n_3
    );
q2_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_4_n_3,
      CO(3 downto 1) => NLW_q2_reg_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => q2_reg_i_3_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q2_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q2_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_5_n_3,
      CO(3) => q2_reg_i_4_n_3,
      CO(2) => q2_reg_i_4_n_4,
      CO(1) => q2_reg_i_4_n_5,
      CO(0) => q2_reg_i_4_n_6,
      CYINIT => '0',
      DI(3 downto 0) => q2_reg_0(7 downto 4),
      O(3 downto 0) => ret_12_fu_299_p2(7 downto 4),
      S(3) => q2_reg_i_9_n_3,
      S(2) => q2_reg_i_10_n_3,
      S(1) => q2_reg_i_11_n_3,
      S(0) => q2_reg_i_12_n_3
    );
q2_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q2_reg_i_5_n_3,
      CO(2) => q2_reg_i_5_n_4,
      CO(1) => q2_reg_i_5_n_5,
      CO(0) => q2_reg_i_5_n_6,
      CYINIT => '1',
      DI(3 downto 0) => q2_reg_0(3 downto 0),
      O(3 downto 0) => ret_12_fu_299_p2(3 downto 0),
      S(3) => q2_reg_i_13_n_3,
      S(2) => q2_reg_i_14_n_3,
      S(1) => q2_reg_i_15_n_3,
      S(0) => q2_reg_i_16_n_3
    );
q2_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_7_n_3,
      CO(3 downto 1) => NLW_q2_reg_i_6_CO_UNCONNECTED(3 downto 1),
      CO(0) => q2_reg_i_6_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_q2_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
q2_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => q2_reg_i_8_n_3,
      CO(3) => q2_reg_i_7_n_3,
      CO(2) => q2_reg_i_7_n_4,
      CO(1) => q2_reg_i_7_n_5,
      CO(0) => q2_reg_i_7_n_6,
      CYINIT => '0',
      DI(3 downto 0) => q2_reg_1(7 downto 4),
      O(3) => q2_reg_i_7_n_7,
      O(2) => q2_reg_i_7_n_8,
      O(1) => q2_reg_i_7_n_9,
      O(0) => q2_reg_i_7_n_10,
      S(3) => q2_reg_i_17_n_3,
      S(2) => q2_reg_i_18_n_3,
      S(1) => q2_reg_i_19_n_3,
      S(0) => q2_reg_i_20_n_3
    );
q2_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => q2_reg_i_8_n_3,
      CO(2) => q2_reg_i_8_n_4,
      CO(1) => q2_reg_i_8_n_5,
      CO(0) => q2_reg_i_8_n_6,
      CYINIT => '1',
      DI(3 downto 0) => q2_reg_1(3 downto 0),
      O(3) => q2_reg_i_8_n_7,
      O(2) => q2_reg_i_8_n_8,
      O(1) => q2_reg_i_8_n_9,
      O(0) => q2_reg_i_8_n_10,
      S(3) => q2_reg_i_21_n_3,
      S(2) => q2_reg_i_22_n_3,
      S(1) => q2_reg_i_23_n_3,
      S(0) => q2_reg_i_24_n_3
    );
q2_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => q2_reg_0(7),
      I1 => q2_reg_1(7),
      O => q2_reg_i_9_n_3
    );
\vmin_V_reg_745[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(3),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(3),
      O => \vmin_V_reg_745[3]_i_2_n_3\
    );
\vmin_V_reg_745[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(2),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(2),
      O => \vmin_V_reg_745[3]_i_3_n_3\
    );
\vmin_V_reg_745[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(1),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(1),
      O => \vmin_V_reg_745[3]_i_4_n_3\
    );
\vmin_V_reg_745[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(0),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(0),
      O => \vmin_V_reg_745[3]_i_5_n_3\
    );
\vmin_V_reg_745[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(7),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(7),
      O => \vmin_V_reg_745[7]_i_3_n_3\
    );
\vmin_V_reg_745[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(6),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(6),
      O => \vmin_V_reg_745[7]_i_4_n_3\
    );
\vmin_V_reg_745[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(5),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(5),
      O => \vmin_V_reg_745[7]_i_5_n_3\
    );
\vmin_V_reg_745[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \vmin_V_reg_745_reg[7]\(4),
      I1 => xf_cv_icvSaturate8u_cv_load_2_reg_725(4),
      O => \vmin_V_reg_745[7]_i_6_n_3\
    );
\vmin_V_reg_745_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \vmin_V_reg_745_reg[3]_i_1_n_3\,
      CO(2) => \vmin_V_reg_745_reg[3]_i_1_n_4\,
      CO(1) => \vmin_V_reg_745_reg[3]_i_1_n_5\,
      CO(0) => \vmin_V_reg_745_reg[3]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => \vmin_V_reg_745_reg[7]\(3 downto 0),
      O(3 downto 0) => \^d\(3 downto 0),
      S(3) => \vmin_V_reg_745[3]_i_2_n_3\,
      S(2) => \vmin_V_reg_745[3]_i_3_n_3\,
      S(1) => \vmin_V_reg_745[3]_i_4_n_3\,
      S(0) => \vmin_V_reg_745[3]_i_5_n_3\
    );
\vmin_V_reg_745_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \vmin_V_reg_745_reg[3]_i_1_n_3\,
      CO(3) => \NLW_vmin_V_reg_745_reg[7]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \vmin_V_reg_745_reg[7]_i_2_n_4\,
      CO(1) => \vmin_V_reg_745_reg[7]_i_2_n_5\,
      CO(0) => \vmin_V_reg_745_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \vmin_V_reg_745_reg[7]\(6 downto 4),
      O(3 downto 0) => \^d\(7 downto 4),
      S(3) => \vmin_V_reg_745[7]_i_3_n_3\,
      S(2) => \vmin_V_reg_745[7]_i_4_n_3\,
      S(1) => \vmin_V_reg_745[7]_i_5_n_3\,
      S(0) => \vmin_V_reg_745[7]_i_6_n_3\
    );
\vr_reg_772_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg[11]_i_4_n_3\,
      CO(3 downto 1) => \NLW_vr_reg_772_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(9),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_vr_reg_772_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \zext_ln123_1_reg_730_reg[8]\(1 downto 0),
      S(3 downto 1) => B"001",
      S(0) => \vg_reg_778_reg[0]\(8)
    );
\zext_ln123_1_reg_730[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(3),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(3),
      O => \zext_ln123_1_reg_730[3]_i_2_n_3\
    );
\zext_ln123_1_reg_730[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(2),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(2),
      O => \zext_ln123_1_reg_730[3]_i_3_n_3\
    );
\zext_ln123_1_reg_730[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(1),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(1),
      O => \zext_ln123_1_reg_730[3]_i_4_n_3\
    );
\zext_ln123_1_reg_730[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(0),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(0),
      O => \zext_ln123_1_reg_730[3]_i_5_n_3\
    );
\zext_ln123_1_reg_730[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(7),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(7),
      O => \zext_ln123_1_reg_730[7]_i_2_n_3\
    );
\zext_ln123_1_reg_730[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(6),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(6),
      O => \zext_ln123_1_reg_730[7]_i_3_n_3\
    );
\zext_ln123_1_reg_730[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(5),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(5),
      O => \zext_ln123_1_reg_730[7]_i_4_n_3\
    );
\zext_ln123_1_reg_730[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i238\(4),
      I1 => \zext_ln123_1_reg_730_reg[7]_17\(4),
      O => \zext_ln123_1_reg_730[7]_i_5_n_3\
    );
\zext_ln123_1_reg_730_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \zext_ln123_1_reg_730_reg[3]_i_1_n_3\,
      CO(2) => \zext_ln123_1_reg_730_reg[3]_i_1_n_4\,
      CO(1) => \zext_ln123_1_reg_730_reg[3]_i_1_n_5\,
      CO(0) => \zext_ln123_1_reg_730_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^i238\(3 downto 0),
      O(3 downto 0) => \^o184\(3 downto 0),
      S(3) => \zext_ln123_1_reg_730[3]_i_2_n_3\,
      S(2) => \zext_ln123_1_reg_730[3]_i_3_n_3\,
      S(1) => \zext_ln123_1_reg_730[3]_i_4_n_3\,
      S(0) => \zext_ln123_1_reg_730[3]_i_5_n_3\
    );
\zext_ln123_1_reg_730_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln123_1_reg_730_reg[3]_i_1_n_3\,
      CO(3) => \zext_ln123_1_reg_730_reg[7]_i_1_n_3\,
      CO(2) => \zext_ln123_1_reg_730_reg[7]_i_1_n_4\,
      CO(1) => \zext_ln123_1_reg_730_reg[7]_i_1_n_5\,
      CO(0) => \zext_ln123_1_reg_730_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \^i238\(7 downto 4),
      O(3 downto 0) => \^o184\(7 downto 4),
      S(3) => \zext_ln123_1_reg_730[7]_i_2_n_3\,
      S(2) => \zext_ln123_1_reg_730[7]_i_3_n_3\,
      S(1) => \zext_ln123_1_reg_730[7]_i_4_n_3\,
      S(0) => \zext_ln123_1_reg_730[7]_i_5_n_3\
    );
\zext_ln123_1_reg_730_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \zext_ln123_1_reg_730_reg[7]_i_1_n_3\,
      CO(3 downto 1) => \NLW_zext_ln123_1_reg_730_reg[8]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^o184\(8),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_zext_ln123_1_reg_730_reg[8]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_cols_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \int_isr_reg[0]_0\ : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi is
  signal \^block_zn2xf2cv3matili9eli2160eli3840eli1eli2eec2eii_exit1_proc_u0_ap_start\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_3\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_3\ : STD_LOGIC;
  signal \^int_cols_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_2_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair30";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_done_i_2 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of int_gie_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair29";
begin
  Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start <= \^block_zn2xf2cv3matili9eli2160eli3840eli1eli2eec2eii_exit1_proc_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(31 downto 0) <= \^q\(31 downto 0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \int_cols_reg[31]_0\(31 downto 0) <= \^int_cols_reg[31]_0\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_control_RREADY,
      I1 => \^s_axi_control_rvalid\,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => s_axi_control_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_3\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => s_axi_control_RREADY,
      I3 => \^s_axi_control_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_3\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_3\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_3\,
      Q => \^s_axi_control_rvalid\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_AWVALID,
      I3 => \^s_axi_control_bvalid\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[1]_i_2_n_3\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_3\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_control_WVALID,
      I2 => \^s_axi_control_bvalid\,
      I3 => s_axi_control_BREADY,
      O => \FSM_onehot_wstate[3]_i_1_n_3\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_3\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_3\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => \^ap_rst_n_inv\
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_3\,
      Q => \^s_axi_control_bvalid\,
      R => \^ap_rst_n_inv\
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F5555"
    )
        port map (
      I0 => \int_isr_reg[0]_0\,
      I1 => s_axi_control_ARVALID,
      I2 => \^fsm_onehot_rstate_reg[1]_0\,
      I3 => int_ap_done_i_2_n_3,
      I4 => data0(1),
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(2),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(4),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => data0(1),
      R => \^ap_rst_n_inv\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ap_rst_n_inv\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => shiftReg_ce,
      Q => data0(3),
      R => \^ap_rst_n_inv\
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => shiftReg_ce,
      I2 => int_ap_start3_out,
      I3 => \^block_zn2xf2cv3matili9eli2160eli3840eli1eli2eec2eii_exit1_proc_u0_ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_3_[3]\,
      I3 => \int_ier[1]_i_2_n_3\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^block_zn2xf2cv3matili9eli2160eli3840eli1eli2eec2eii_exit1_proc_u0_ap_start\,
      R => \^ap_rst_n_inv\
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => \^ap_rst_n_inv\
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_cols_reg[31]_0\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \int_rows[31]_i_3_n_3\,
      O => \int_cols[31]_i_1_n_3\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_cols_reg[31]_0\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_cols_reg[31]_0\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_cols_reg[31]_0\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(0),
      Q => \^int_cols_reg[31]_0\(0),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(10),
      Q => \^int_cols_reg[31]_0\(10),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(11),
      Q => \^int_cols_reg[31]_0\(11),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(12),
      Q => \^int_cols_reg[31]_0\(12),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(13),
      Q => \^int_cols_reg[31]_0\(13),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(14),
      Q => \^int_cols_reg[31]_0\(14),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(15),
      Q => \^int_cols_reg[31]_0\(15),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(16),
      Q => \^int_cols_reg[31]_0\(16),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(17),
      Q => \^int_cols_reg[31]_0\(17),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(18),
      Q => \^int_cols_reg[31]_0\(18),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(19),
      Q => \^int_cols_reg[31]_0\(19),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(1),
      Q => \^int_cols_reg[31]_0\(1),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(20),
      Q => \^int_cols_reg[31]_0\(20),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(21),
      Q => \^int_cols_reg[31]_0\(21),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(22),
      Q => \^int_cols_reg[31]_0\(22),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(23),
      Q => \^int_cols_reg[31]_0\(23),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(24),
      Q => \^int_cols_reg[31]_0\(24),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(25),
      Q => \^int_cols_reg[31]_0\(25),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(26),
      Q => \^int_cols_reg[31]_0\(26),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(27),
      Q => \^int_cols_reg[31]_0\(27),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(28),
      Q => \^int_cols_reg[31]_0\(28),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(29),
      Q => \^int_cols_reg[31]_0\(29),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(2),
      Q => \^int_cols_reg[31]_0\(2),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(30),
      Q => \^int_cols_reg[31]_0\(30),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(31),
      Q => \^int_cols_reg[31]_0\(31),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(3),
      Q => \^int_cols_reg[31]_0\(3),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(4),
      Q => \^int_cols_reg[31]_0\(4),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(5),
      Q => \^int_cols_reg[31]_0\(5),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(6),
      Q => \^int_cols_reg[31]_0\(6),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(7),
      Q => \^int_cols_reg[31]_0\(7),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(8),
      Q => \^int_cols_reg[31]_0\(8),
      R => \^ap_rst_n_inv\
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_3\,
      D => int_cols0(9),
      Q => \^int_cols_reg[31]_0\(9),
      R => \^ap_rst_n_inv\
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_control_WSTRB(0),
      I3 => int_gie_i_2_n_3,
      I4 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => int_gie_i_2_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => \^ap_rst_n_inv\
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => \int_ier_reg_n_3_[0]\,
      O => \int_ier[0]_i_1_n_3\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => \int_ier[1]_i_2_n_3\,
      I2 => \waddr_reg_n_3_[3]\,
      I3 => s_axi_control_WSTRB(0),
      I4 => p_0_in,
      O => \int_ier[1]_i_1_n_3\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_3_[1]\,
      I4 => \waddr_reg_n_3_[0]\,
      I5 => \waddr_reg_n_3_[4]\,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_3\,
      Q => \int_ier_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_3\,
      Q => p_0_in,
      R => \^ap_rst_n_inv\
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F778F88"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_isr_reg[0]_0\,
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => int_gie_i_2_n_3,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => s_axi_control_WSTRB(0),
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => shiftReg_ce,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => \^ap_rst_n_inv\
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => p_1_in,
      R => \^ap_rst_n_inv\
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^q\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \int_rows[31]_i_3_n_3\,
      O => \int_rows[31]_i_1_n_3\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^q\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_3_[0]\,
      I1 => \waddr_reg_n_3_[1]\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_3_[4]\,
      I5 => \waddr_reg_n_3_[2]\,
      O => \int_rows[31]_i_3_n_3\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^q\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^q\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(0),
      Q => \^q\(0),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(10),
      Q => \^q\(10),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(11),
      Q => \^q\(11),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(12),
      Q => \^q\(12),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(13),
      Q => \^q\(13),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(14),
      Q => \^q\(14),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(15),
      Q => \^q\(15),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(16),
      Q => \^q\(16),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(17),
      Q => \^q\(17),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(18),
      Q => \^q\(18),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(19),
      Q => \^q\(19),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(1),
      Q => \^q\(1),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(20),
      Q => \^q\(20),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(21),
      Q => \^q\(21),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(22),
      Q => \^q\(22),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(23),
      Q => \^q\(23),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(24),
      Q => \^q\(24),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(25),
      Q => \^q\(25),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(26),
      Q => \^q\(26),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(27),
      Q => \^q\(27),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(28),
      Q => \^q\(28),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(29),
      Q => \^q\(29),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(2),
      Q => \^q\(2),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(30),
      Q => \^q\(30),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(31),
      Q => \^q\(31),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(3),
      Q => \^q\(3),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(4),
      Q => \^q\(4),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(5),
      Q => \^q\(5),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(6),
      Q => \^q\(6),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(7),
      Q => \^q\(7),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(8),
      Q => \^q\(8),
      R => \^ap_rst_n_inv\
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_3\,
      D => int_rows0(9),
      Q => \^q\(9),
      R => \^ap_rst_n_inv\
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_3,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_3_[0]\,
      O => interrupt
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^block_zn2xf2cv3matili9eli2160eli3840eli1eli2eec2eii_exit1_proc_u0_ap_start\,
      I1 => start_once_reg,
      I2 => start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n,
      I3 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      O => int_ap_start_reg_0
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \rdata[0]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => \rdata[0]_i_3_n_3\,
      O => rdata(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C000808"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_cols_reg[31]_0\(0),
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[1]_i_4_n_3\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => int_gie_reg_n_3,
      I2 => s_axi_control_ARADDR(2),
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \^block_zn2xf2cv3matili9eli2160eli3840eli1eli2eec2eii_exit1_proc_u0_ap_start\,
      O => \rdata[0]_i_3_n_3\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(10),
      I1 => \^q\(10),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(11),
      I1 => \^q\(11),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(12),
      I1 => \^q\(12),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(13),
      I1 => \^q\(13),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(14),
      I1 => \^q\(14),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(15),
      I1 => \^q\(15),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(16),
      I1 => \^q\(16),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(17),
      I1 => \^q\(17),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(18),
      I1 => \^q\(18),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(19),
      I1 => \^q\(19),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \rdata[1]_i_2_n_3\,
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => \rdata[1]_i_3_n_3\,
      O => rdata(1)
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000C000808"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(2),
      I3 => \^int_cols_reg[31]_0\(1),
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[1]_i_4_n_3\,
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => p_1_in,
      I1 => s_axi_control_ARADDR(2),
      I2 => p_0_in,
      I3 => s_axi_control_ARADDR(3),
      I4 => data0(1),
      O => \rdata[1]_i_3_n_3\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(1),
      O => \rdata[1]_i_4_n_3\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(20),
      I1 => \^q\(20),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(21),
      I1 => \^q\(21),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(22),
      I1 => \^q\(22),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(23),
      I1 => \^q\(23),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(24),
      I1 => \^q\(24),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(25),
      I1 => \^q\(25),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(26),
      I1 => \^q\(26),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(27),
      I1 => \^q\(27),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(28),
      I1 => \^q\(28),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(29),
      I1 => \^q\(29),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBAAAA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_3\,
      I1 => \rdata[31]_i_3_n_3\,
      I2 => \^int_cols_reg[31]_0\(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(2),
      I5 => \rdata[7]_i_3_n_3\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => data0(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(30),
      I1 => \^q\(30),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(30)
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(31),
      I1 => \^q\(31),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(31)
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(2),
      O => \rdata[31]_i_3_n_3\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBAAAA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_3\,
      I1 => \rdata[31]_i_3_n_3\,
      I2 => \^int_cols_reg[31]_0\(3),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(3),
      I5 => \rdata[7]_i_3_n_3\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => data0(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(4),
      I1 => \^q\(4),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(5),
      I1 => \^q\(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(6),
      I1 => \^q\(6),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBAAAA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_3\,
      I1 => \rdata[31]_i_3_n_3\,
      I2 => \^int_cols_reg[31]_0\(7),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^q\(7),
      I5 => \rdata[7]_i_3_n_3\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => data0(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(3),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => s_axi_control_ARADDR(3),
      I2 => s_axi_control_ARADDR(4),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(8),
      I1 => \^q\(8),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CACAAACA"
    )
        port map (
      I0 => \^int_cols_reg[31]_0\(9),
      I1 => \^q\(9),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[31]_i_3_n_3\,
      O => rdata(9)
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_control_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \B_V_data_1_payload_B_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => D(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => D(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => D(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => D(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => D(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => D(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => D(22)
    );
\B_V_data_1_payload_A[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => D(23)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \B_V_data_1_payload_B_reg[0]\,
      I2 => \B_V_data_1_payload_B_reg[23]\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][23]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_7 is
  port (
    imgInput_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \b_V_reg_677_reg[0]\ : in STD_LOGIC;
    \r_V_reg_690_reg[7]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_7 : entity is "colordetect_accel_fifo_w24_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_7 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\b_V_reg_677[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => imgInput_data_dout(0)
    );
\b_V_reg_677[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => imgInput_data_dout(1)
    );
\b_V_reg_677[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => imgInput_data_dout(2)
    );
\b_V_reg_677[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => imgInput_data_dout(3)
    );
\b_V_reg_677[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => imgInput_data_dout(4)
    );
\b_V_reg_677[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => imgInput_data_dout(5)
    );
\b_V_reg_677[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => imgInput_data_dout(6)
    );
\b_V_reg_677[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => imgInput_data_dout(7)
    );
\g_V_reg_684[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => imgInput_data_dout(8)
    );
\g_V_reg_684[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => imgInput_data_dout(9)
    );
\g_V_reg_684[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => imgInput_data_dout(10)
    );
\g_V_reg_684[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => imgInput_data_dout(11)
    );
\g_V_reg_684[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => imgInput_data_dout(12)
    );
\g_V_reg_684[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => imgInput_data_dout(13)
    );
\g_V_reg_684[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => imgInput_data_dout(14)
    );
\g_V_reg_684[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => imgInput_data_dout(15)
    );
\r_V_reg_690[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => imgInput_data_dout(16)
    );
\r_V_reg_690[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => imgInput_data_dout(17)
    );
\r_V_reg_690[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => imgInput_data_dout(18)
    );
\r_V_reg_690[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => imgInput_data_dout(19)
    );
\r_V_reg_690[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => imgInput_data_dout(20)
    );
\r_V_reg_690[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => imgInput_data_dout(21)
    );
\r_V_reg_690[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => imgInput_data_dout(22)
    );
\r_V_reg_690[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \b_V_reg_677_reg[0]\,
      I2 => \r_V_reg_690_reg[7]\,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => imgInput_data_dout(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\rows_reg_185[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\rows_reg_185[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
\rows_reg_185[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
\rows_reg_185[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
\rows_reg_185[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
\rows_reg_185[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
\rows_reg_185[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
\rows_reg_185[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => D(16)
    );
\rows_reg_185[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => D(17)
    );
\rows_reg_185[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => D(18)
    );
\rows_reg_185[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => D(19)
    );
\rows_reg_185[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\rows_reg_185[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => D(20)
    );
\rows_reg_185[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => D(21)
    );
\rows_reg_185[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => D(22)
    );
\rows_reg_185[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => D(23)
    );
\rows_reg_185[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => D(24)
    );
\rows_reg_185[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => D(25)
    );
\rows_reg_185[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => D(26)
    );
\rows_reg_185[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => D(27)
    );
\rows_reg_185[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => D(28)
    );
\rows_reg_185[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => D(29)
    );
\rows_reg_185[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\rows_reg_185[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => D(30)
    );
\rows_reg_185[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => D(31)
    );
\rows_reg_185[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\rows_reg_185[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\rows_reg_185[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\rows_reg_185[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\rows_reg_185[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\rows_reg_185[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\rows_reg_185[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_6 is
  port (
    imgInput_rows_c9_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \p__0\ : in STD_LOGIC;
    \p__0_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_6 : entity is "colordetect_accel_fifo_w32_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_6 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => imgInput_rows_c9_dout(16)
    );
\p__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => imgInput_rows_c9_dout(7)
    );
\p__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => imgInput_rows_c9_dout(6)
    );
\p__0_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => imgInput_rows_c9_dout(5)
    );
\p__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => imgInput_rows_c9_dout(4)
    );
\p__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => imgInput_rows_c9_dout(3)
    );
\p__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => imgInput_rows_c9_dout(2)
    );
\p__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => imgInput_rows_c9_dout(1)
    );
\p__0_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => imgInput_rows_c9_dout(0)
    );
\p__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => imgInput_rows_c9_dout(15)
    );
\p__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => imgInput_rows_c9_dout(14)
    );
\p__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => imgInput_rows_c9_dout(13)
    );
\p__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => imgInput_rows_c9_dout(12)
    );
\p__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => imgInput_rows_c9_dout(11)
    );
\p__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => imgInput_rows_c9_dout(10)
    );
\p__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => imgInput_rows_c9_dout(9)
    );
\p__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => imgInput_rows_c9_dout(8)
    );
p_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => imgInput_rows_c9_dout(31)
    );
p_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => imgInput_rows_c9_dout(22)
    );
p_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => imgInput_rows_c9_dout(21)
    );
p_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => imgInput_rows_c9_dout(20)
    );
p_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => imgInput_rows_c9_dout(19)
    );
p_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => imgInput_rows_c9_dout(18)
    );
p_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => imgInput_rows_c9_dout(17)
    );
p_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => imgInput_rows_c9_dout(30)
    );
p_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => imgInput_rows_c9_dout(29)
    );
p_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => imgInput_rows_c9_dout(28)
    );
p_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => imgInput_rows_c9_dout(27)
    );
p_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => imgInput_rows_c9_dout(26)
    );
p_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => imgInput_rows_c9_dout(25)
    );
p_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => imgInput_rows_c9_dout(24)
    );
p_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => \p__0\,
      I2 => \p__0_0\,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => imgInput_rows_c9_dout(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 : entity is "colordetect_accel_fifo_w32_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\cols_reg_190[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => D(0)
    );
\cols_reg_190[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => D(10)
    );
\cols_reg_190[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => D(11)
    );
\cols_reg_190[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => D(12)
    );
\cols_reg_190[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => D(13)
    );
\cols_reg_190[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => D(14)
    );
\cols_reg_190[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => D(15)
    );
\cols_reg_190[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => D(16)
    );
\cols_reg_190[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => D(17)
    );
\cols_reg_190[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => D(18)
    );
\cols_reg_190[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => D(19)
    );
\cols_reg_190[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => D(1)
    );
\cols_reg_190[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => D(20)
    );
\cols_reg_190[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => D(21)
    );
\cols_reg_190[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => D(22)
    );
\cols_reg_190[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => D(23)
    );
\cols_reg_190[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => D(24)
    );
\cols_reg_190[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => D(25)
    );
\cols_reg_190[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => D(26)
    );
\cols_reg_190[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => D(27)
    );
\cols_reg_190[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => D(28)
    );
\cols_reg_190[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => D(29)
    );
\cols_reg_190[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => D(2)
    );
\cols_reg_190[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => D(30)
    );
\cols_reg_190[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => D(31)
    );
\cols_reg_190[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => D(3)
    );
\cols_reg_190[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => D(4)
    );
\cols_reg_190[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => D(5)
    );
\cols_reg_190[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => D(6)
    );
\cols_reg_190[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => D(7)
    );
\cols_reg_190[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => D(8)
    );
\cols_reg_190[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_9 is
  port (
    imgInput_cols_c10_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    p : in STD_LOGIC;
    p_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_9 : entity is "colordetect_accel_fifo_w32_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_9 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
mul_ln73_reg_663_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => imgInput_cols_c10_dout(31)
    );
mul_ln73_reg_663_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => imgInput_cols_c10_dout(22)
    );
mul_ln73_reg_663_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => imgInput_cols_c10_dout(21)
    );
mul_ln73_reg_663_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => imgInput_cols_c10_dout(20)
    );
mul_ln73_reg_663_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => imgInput_cols_c10_dout(19)
    );
mul_ln73_reg_663_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => imgInput_cols_c10_dout(18)
    );
mul_ln73_reg_663_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => imgInput_cols_c10_dout(17)
    );
mul_ln73_reg_663_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => imgInput_cols_c10_dout(30)
    );
mul_ln73_reg_663_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => imgInput_cols_c10_dout(29)
    );
mul_ln73_reg_663_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => imgInput_cols_c10_dout(28)
    );
mul_ln73_reg_663_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => imgInput_cols_c10_dout(27)
    );
mul_ln73_reg_663_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => imgInput_cols_c10_dout(26)
    );
mul_ln73_reg_663_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => imgInput_cols_c10_dout(25)
    );
mul_ln73_reg_663_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => imgInput_cols_c10_dout(24)
    );
mul_ln73_reg_663_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => imgInput_cols_c10_dout(23)
    );
p_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => imgInput_cols_c10_dout(16)
    );
p_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => imgInput_cols_c10_dout(15)
    );
p_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => imgInput_cols_c10_dout(14)
    );
p_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => imgInput_cols_c10_dout(13)
    );
p_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => imgInput_cols_c10_dout(12)
    );
p_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => imgInput_cols_c10_dout(11)
    );
p_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => imgInput_cols_c10_dout(10)
    );
p_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => imgInput_cols_c10_dout(9)
    );
p_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => imgInput_cols_c10_dout(8)
    );
p_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => imgInput_cols_c10_dout(7)
    );
p_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => imgInput_cols_c10_dout(6)
    );
p_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => imgInput_cols_c10_dout(5)
    );
p_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => imgInput_cols_c10_dout(4)
    );
p_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => imgInput_cols_c10_dout(3)
    );
p_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => imgInput_cols_c10_dout(2)
    );
p_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => imgInput_cols_c10_dout(1)
    );
p_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => p,
      I2 => p_0,
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => imgInput_cols_c10_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_rows_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_5 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_5 : entity is "colordetect_accel_fifo_w32_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_5 is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\rgb2hsv_cols_c_U/U_colordetect_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(19),
      A(28) => A(19),
      A(27) => A(19),
      A(26) => A(19),
      A(25) => A(19),
      A(24) => A(19),
      A(23) => A(19),
      A(22) => A(19),
      A(21) => A(19),
      A(20) => A(19),
      A(19 downto 0) => A(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => B(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^ap_cs_fsm_reg[2]\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^ap_cs_fsm_reg[2]\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^ap_cs_fsm_reg[2]\,
      CEP => \^ap_cs_fsm_reg[2]\,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 20),
      P(19 downto 12) => D(7 downto 0),
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_block_pp0_stage0_11001,
      O => \^ap_cs_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \p__0_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \p__0_1\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indvar_flatten_reg_2180 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    indvar_flatten_reg_218 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput_rows_c9_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    imgInput_cols_c10_dout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \indvar_flatten_reg_218[0]_i_27_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    \p_carry__10_0\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    indvar_flatten_reg_218_reg : in STD_LOGIC_VECTOR ( 48 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__3_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln128_reg_673_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0 is
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_10_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_11_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_12_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_13_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_15_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_16_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_17_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_18_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_20_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_21_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_22_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_23_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_25_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_26_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_27_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_7_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_8_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_14_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_19_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_6_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__1\ : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal \p__0_n_61\ : STD_LOGIC;
  signal \p__0_n_62\ : STD_LOGIC;
  signal \p__0_n_63\ : STD_LOGIC;
  signal \p__0_n_64\ : STD_LOGIC;
  signal \p__0_n_65\ : STD_LOGIC;
  signal \p__0_n_66\ : STD_LOGIC;
  signal \p__0_n_67\ : STD_LOGIC;
  signal \p__0_n_68\ : STD_LOGIC;
  signal \p__0_n_69\ : STD_LOGIC;
  signal \p__0_n_70\ : STD_LOGIC;
  signal \p__0_n_71\ : STD_LOGIC;
  signal \p__0_n_72\ : STD_LOGIC;
  signal \p__0_n_73\ : STD_LOGIC;
  signal \p__0_n_74\ : STD_LOGIC;
  signal \p__0_n_75\ : STD_LOGIC;
  signal \p__0_n_76\ : STD_LOGIC;
  signal \p__0_n_77\ : STD_LOGIC;
  signal \p__0_n_78\ : STD_LOGIC;
  signal \p__0_n_79\ : STD_LOGIC;
  signal \p__0_n_80\ : STD_LOGIC;
  signal \p__0_n_81\ : STD_LOGIC;
  signal \p__0_n_82\ : STD_LOGIC;
  signal \p__0_n_83\ : STD_LOGIC;
  signal \p__0_n_84\ : STD_LOGIC;
  signal \p__0_n_85\ : STD_LOGIC;
  signal \p__0_n_86\ : STD_LOGIC;
  signal \p__0_n_87\ : STD_LOGIC;
  signal \p__0_n_88\ : STD_LOGIC;
  signal \p__0_n_89\ : STD_LOGIC;
  signal \p__0_n_90\ : STD_LOGIC;
  signal \p__0_n_91\ : STD_LOGIC;
  signal \p_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_3\ : STD_LOGIC;
  signal \p_carry__0_n_4\ : STD_LOGIC;
  signal \p_carry__0_n_5\ : STD_LOGIC;
  signal \p_carry__0_n_6\ : STD_LOGIC;
  signal \p_carry__10_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__10_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__10_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__10_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__10_n_4\ : STD_LOGIC;
  signal \p_carry__10_n_5\ : STD_LOGIC;
  signal \p_carry__10_n_6\ : STD_LOGIC;
  signal \p_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_3\ : STD_LOGIC;
  signal \p_carry__1_n_4\ : STD_LOGIC;
  signal \p_carry__1_n_5\ : STD_LOGIC;
  signal \p_carry__1_n_6\ : STD_LOGIC;
  signal \p_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__2_n_3\ : STD_LOGIC;
  signal \p_carry__2_n_4\ : STD_LOGIC;
  signal \p_carry__2_n_5\ : STD_LOGIC;
  signal \p_carry__2_n_6\ : STD_LOGIC;
  signal \p_carry__3_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__3_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__3_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__3_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__3_n_3\ : STD_LOGIC;
  signal \p_carry__3_n_4\ : STD_LOGIC;
  signal \p_carry__3_n_5\ : STD_LOGIC;
  signal \p_carry__3_n_6\ : STD_LOGIC;
  signal \p_carry__4_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__4_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__4_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__4_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__4_n_3\ : STD_LOGIC;
  signal \p_carry__4_n_4\ : STD_LOGIC;
  signal \p_carry__4_n_5\ : STD_LOGIC;
  signal \p_carry__4_n_6\ : STD_LOGIC;
  signal \p_carry__5_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__5_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__5_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__5_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__5_n_3\ : STD_LOGIC;
  signal \p_carry__5_n_4\ : STD_LOGIC;
  signal \p_carry__5_n_5\ : STD_LOGIC;
  signal \p_carry__5_n_6\ : STD_LOGIC;
  signal \p_carry__6_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__6_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__6_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__6_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__6_n_3\ : STD_LOGIC;
  signal \p_carry__6_n_4\ : STD_LOGIC;
  signal \p_carry__6_n_5\ : STD_LOGIC;
  signal \p_carry__6_n_6\ : STD_LOGIC;
  signal \p_carry__7_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__7_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__7_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__7_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__7_n_3\ : STD_LOGIC;
  signal \p_carry__7_n_4\ : STD_LOGIC;
  signal \p_carry__7_n_5\ : STD_LOGIC;
  signal \p_carry__7_n_6\ : STD_LOGIC;
  signal \p_carry__8_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__8_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__8_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__8_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__8_n_3\ : STD_LOGIC;
  signal \p_carry__8_n_4\ : STD_LOGIC;
  signal \p_carry__8_n_5\ : STD_LOGIC;
  signal \p_carry__8_n_6\ : STD_LOGIC;
  signal \p_carry__9_i_1_n_3\ : STD_LOGIC;
  signal \p_carry__9_i_2_n_3\ : STD_LOGIC;
  signal \p_carry__9_i_3_n_3\ : STD_LOGIC;
  signal \p_carry__9_i_4_n_3\ : STD_LOGIC;
  signal \p_carry__9_n_3\ : STD_LOGIC;
  signal \p_carry__9_n_4\ : STD_LOGIC;
  signal \p_carry__9_n_5\ : STD_LOGIC;
  signal \p_carry__9_n_6\ : STD_LOGIC;
  signal p_carry_i_1_n_3 : STD_LOGIC;
  signal p_carry_i_2_n_3 : STD_LOGIC;
  signal p_carry_i_3_n_3 : STD_LOGIC;
  signal p_carry_n_3 : STD_LOGIC;
  signal p_carry_n_4 : STD_LOGIC;
  signal p_carry_n_5 : STD_LOGIC;
  signal p_carry_n_6 : STD_LOGIC;
  signal p_n_61 : STD_LOGIC;
  signal p_n_62 : STD_LOGIC;
  signal p_n_63 : STD_LOGIC;
  signal p_n_64 : STD_LOGIC;
  signal p_n_65 : STD_LOGIC;
  signal p_n_66 : STD_LOGIC;
  signal p_n_67 : STD_LOGIC;
  signal p_n_68 : STD_LOGIC;
  signal p_n_69 : STD_LOGIC;
  signal p_n_70 : STD_LOGIC;
  signal p_n_71 : STD_LOGIC;
  signal p_n_72 : STD_LOGIC;
  signal p_n_73 : STD_LOGIC;
  signal p_n_74 : STD_LOGIC;
  signal p_n_75 : STD_LOGIC;
  signal p_n_76 : STD_LOGIC;
  signal p_n_77 : STD_LOGIC;
  signal p_n_78 : STD_LOGIC;
  signal p_n_79 : STD_LOGIC;
  signal p_n_80 : STD_LOGIC;
  signal p_n_81 : STD_LOGIC;
  signal p_n_82 : STD_LOGIC;
  signal p_n_83 : STD_LOGIC;
  signal p_n_84 : STD_LOGIC;
  signal p_n_85 : STD_LOGIC;
  signal p_n_86 : STD_LOGIC;
  signal p_n_87 : STD_LOGIC;
  signal p_n_88 : STD_LOGIC;
  signal p_n_89 : STD_LOGIC;
  signal p_n_90 : STD_LOGIC;
  signal p_n_91 : STD_LOGIC;
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_RnM_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_RnM_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_RnM_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_RnM_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_p__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_p__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_carry__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \icmp_ln128_reg_673[0]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_218[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_218[0]_i_2\ : label is "soft_lutpair18";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of p_RnM : label is "{SYNTH-10 {cell *THIS*} {string 16x18 4}}";
  attribute METHODOLOGY_DRC_VIOS of \p__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x18 4}}";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of p_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__10\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__7\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__8\ : label is 35;
  attribute ADDER_THRESHOLD of \p_carry__9\ : label is 35;
begin
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => Q(2),
      I2 => Q(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(2),
      I1 => \ap_CS_fsm[3]_i_2_n_3\,
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000FF0040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \ap_CS_fsm_reg[3]\,
      I5 => ap_enable_reg_pp0_iter9,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(1),
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => Q(2),
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => ap_enable_reg_pp0_iter0_reg_0
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_block_pp0_stage0_11001,
      O => ap_enable_reg_pp0_iter0_reg
    );
\icmp_ln128_reg_673[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_11001,
      I3 => \icmp_ln128_reg_673_reg[0]\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\indvar_flatten_reg_218[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(2),
      I4 => Q(1),
      O => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(43),
      I1 => \mul_ln73_reg_663_reg__1\(58),
      I2 => indvar_flatten_reg_218_reg(42),
      I3 => \mul_ln73_reg_663_reg__1\(57),
      I4 => \mul_ln73_reg_663_reg__1\(59),
      I5 => indvar_flatten_reg_218_reg(44),
      O => \indvar_flatten_reg_218[0]_i_10_n_3\
    );
\indvar_flatten_reg_218[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(40),
      I1 => \mul_ln73_reg_663_reg__1\(55),
      I2 => indvar_flatten_reg_218_reg(39),
      I3 => \mul_ln73_reg_663_reg__1\(54),
      I4 => \mul_ln73_reg_663_reg__1\(56),
      I5 => indvar_flatten_reg_218_reg(41),
      O => \indvar_flatten_reg_218[0]_i_11_n_3\
    );
\indvar_flatten_reg_218[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(37),
      I1 => \mul_ln73_reg_663_reg__1\(52),
      I2 => indvar_flatten_reg_218_reg(36),
      I3 => \mul_ln73_reg_663_reg__1\(51),
      I4 => \mul_ln73_reg_663_reg__1\(53),
      I5 => indvar_flatten_reg_218_reg(38),
      O => \indvar_flatten_reg_218[0]_i_12_n_3\
    );
\indvar_flatten_reg_218[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(34),
      I1 => \mul_ln73_reg_663_reg__1\(49),
      I2 => indvar_flatten_reg_218_reg(33),
      I3 => \mul_ln73_reg_663_reg__1\(48),
      I4 => \mul_ln73_reg_663_reg__1\(50),
      I5 => indvar_flatten_reg_218_reg(35),
      O => \indvar_flatten_reg_218[0]_i_13_n_3\
    );
\indvar_flatten_reg_218[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(31),
      I1 => \mul_ln73_reg_663_reg__1\(46),
      I2 => indvar_flatten_reg_218_reg(30),
      I3 => \mul_ln73_reg_663_reg__1\(45),
      I4 => \mul_ln73_reg_663_reg__1\(47),
      I5 => indvar_flatten_reg_218_reg(32),
      O => \indvar_flatten_reg_218[0]_i_15_n_3\
    );
\indvar_flatten_reg_218[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(28),
      I1 => \mul_ln73_reg_663_reg__1\(43),
      I2 => indvar_flatten_reg_218_reg(27),
      I3 => \mul_ln73_reg_663_reg__1\(42),
      I4 => \mul_ln73_reg_663_reg__1\(44),
      I5 => indvar_flatten_reg_218_reg(29),
      O => \indvar_flatten_reg_218[0]_i_16_n_3\
    );
\indvar_flatten_reg_218[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(25),
      I1 => \mul_ln73_reg_663_reg__1\(40),
      I2 => indvar_flatten_reg_218_reg(24),
      I3 => \mul_ln73_reg_663_reg__1\(39),
      I4 => \mul_ln73_reg_663_reg__1\(41),
      I5 => indvar_flatten_reg_218_reg(26),
      O => \indvar_flatten_reg_218[0]_i_17_n_3\
    );
\indvar_flatten_reg_218[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(22),
      I1 => \mul_ln73_reg_663_reg__1\(37),
      I2 => indvar_flatten_reg_218_reg(21),
      I3 => \mul_ln73_reg_663_reg__1\(36),
      I4 => \mul_ln73_reg_663_reg__1\(38),
      I5 => indvar_flatten_reg_218_reg(23),
      O => \indvar_flatten_reg_218[0]_i_18_n_3\
    );
\indvar_flatten_reg_218[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => Q(2),
      O => indvar_flatten_reg_2180
    );
\indvar_flatten_reg_218[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(19),
      I1 => \mul_ln73_reg_663_reg__1\(34),
      I2 => indvar_flatten_reg_218_reg(18),
      I3 => \mul_ln73_reg_663_reg__1\(33),
      I4 => \mul_ln73_reg_663_reg__1\(35),
      I5 => indvar_flatten_reg_218_reg(20),
      O => \indvar_flatten_reg_218[0]_i_20_n_3\
    );
\indvar_flatten_reg_218[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(16),
      I1 => \mul_ln73_reg_663_reg__1\(31),
      I2 => indvar_flatten_reg_218_reg(15),
      I3 => \mul_ln73_reg_663_reg__1\(30),
      I4 => \mul_ln73_reg_663_reg__1\(32),
      I5 => indvar_flatten_reg_218_reg(17),
      O => \indvar_flatten_reg_218[0]_i_21_n_3\
    );
\indvar_flatten_reg_218[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(13),
      I1 => \mul_ln73_reg_663_reg__1\(28),
      I2 => indvar_flatten_reg_218_reg(12),
      I3 => \mul_ln73_reg_663_reg__1\(27),
      I4 => \mul_ln73_reg_663_reg__1\(29),
      I5 => indvar_flatten_reg_218_reg(14),
      O => \indvar_flatten_reg_218[0]_i_22_n_3\
    );
\indvar_flatten_reg_218[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(10),
      I1 => \mul_ln73_reg_663_reg__1\(25),
      I2 => indvar_flatten_reg_218_reg(9),
      I3 => \mul_ln73_reg_663_reg__1\(24),
      I4 => \mul_ln73_reg_663_reg__1\(26),
      I5 => indvar_flatten_reg_218_reg(11),
      O => \indvar_flatten_reg_218[0]_i_23_n_3\
    );
\indvar_flatten_reg_218[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(7),
      I1 => \mul_ln73_reg_663_reg__1\(22),
      I2 => indvar_flatten_reg_218_reg(6),
      I3 => \mul_ln73_reg_663_reg__1\(21),
      I4 => \mul_ln73_reg_663_reg__1\(23),
      I5 => indvar_flatten_reg_218_reg(8),
      O => \indvar_flatten_reg_218[0]_i_25_n_3\
    );
\indvar_flatten_reg_218[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(4),
      I1 => \mul_ln73_reg_663_reg__1\(19),
      I2 => indvar_flatten_reg_218_reg(3),
      I3 => \mul_ln73_reg_663_reg__1\(18),
      I4 => \mul_ln73_reg_663_reg__1\(20),
      I5 => indvar_flatten_reg_218_reg(5),
      O => \indvar_flatten_reg_218[0]_i_26_n_3\
    );
\indvar_flatten_reg_218[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(1),
      I1 => \mul_ln73_reg_663_reg__1\(16),
      I2 => indvar_flatten_reg_218_reg(0),
      I3 => \indvar_flatten_reg_218[0]_i_27_0\(0),
      I4 => \mul_ln73_reg_663_reg__1\(17),
      I5 => indvar_flatten_reg_218_reg(2),
      O => \indvar_flatten_reg_218[0]_i_27_n_3\
    );
\indvar_flatten_reg_218[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \mul_ln73_reg_663_reg__1\(63),
      I1 => indvar_flatten_reg_218_reg(48),
      O => \indvar_flatten_reg_218[0]_i_7_n_3\
    );
\indvar_flatten_reg_218[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(46),
      I1 => \mul_ln73_reg_663_reg__1\(61),
      I2 => indvar_flatten_reg_218_reg(45),
      I3 => \mul_ln73_reg_663_reg__1\(60),
      I4 => \mul_ln73_reg_663_reg__1\(62),
      I5 => indvar_flatten_reg_218_reg(47),
      O => \indvar_flatten_reg_218[0]_i_8_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_19_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_14_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_14_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_14_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_14_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_20_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_21_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_22_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_23_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => CO(0),
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_19_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_19_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_19_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_19_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_25_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_26_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_27_n_3\,
      S(0) => S(0)
    );
\indvar_flatten_reg_218_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_6_n_3\,
      CO(3 downto 2) => \NLW_indvar_flatten_reg_218_reg[0]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state3,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \indvar_flatten_reg_218[0]_i_7_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_8_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_9_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_6_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_6_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_6_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_10_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_11_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_12_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_13_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_14_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_9_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_9_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_9_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_15_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_16_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_17_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_18_n_3\
    );
p_RnM: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => imgInput_cols_c10_dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_RnM_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => imgInput_rows_c9_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_RnM_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_RnM_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_RnM_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_RnM_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_RnM_OVERFLOW_UNCONNECTED,
      P(47) => p_n_61,
      P(46) => p_n_62,
      P(45) => p_n_63,
      P(44) => p_n_64,
      P(43) => p_n_65,
      P(42) => p_n_66,
      P(41) => p_n_67,
      P(40) => p_n_68,
      P(39) => p_n_69,
      P(38) => p_n_70,
      P(37) => p_n_71,
      P(36) => p_n_72,
      P(35) => p_n_73,
      P(34) => p_n_74,
      P(33) => p_n_75,
      P(32) => p_n_76,
      P(31) => p_n_77,
      P(30) => p_n_78,
      P(29) => p_n_79,
      P(28) => p_n_80,
      P(27) => p_n_81,
      P(26) => p_n_82,
      P(25) => p_n_83,
      P(24) => p_n_84,
      P(23) => p_n_85,
      P(22) => p_n_86,
      P(21) => p_n_87,
      P(20) => p_n_88,
      P(19) => p_n_89,
      P(18) => p_n_90,
      P(17) => p_n_91,
      P(16 downto 0) => D(16 downto 0),
      PATTERNBDETECT => NLW_p_RnM_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_RnM_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_RnM_UNDERFLOW_UNCONNECTED
    );
\p__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => imgInput_rows_c9_dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => imgInput_cols_c10_dout(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_p__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_p__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_p__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => Q(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => Q(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_p__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_p__0_OVERFLOW_UNCONNECTED\,
      P(47) => \p__0_n_61\,
      P(46) => \p__0_n_62\,
      P(45) => \p__0_n_63\,
      P(44) => \p__0_n_64\,
      P(43) => \p__0_n_65\,
      P(42) => \p__0_n_66\,
      P(41) => \p__0_n_67\,
      P(40) => \p__0_n_68\,
      P(39) => \p__0_n_69\,
      P(38) => \p__0_n_70\,
      P(37) => \p__0_n_71\,
      P(36) => \p__0_n_72\,
      P(35) => \p__0_n_73\,
      P(34) => \p__0_n_74\,
      P(33) => \p__0_n_75\,
      P(32) => \p__0_n_76\,
      P(31) => \p__0_n_77\,
      P(30) => \p__0_n_78\,
      P(29) => \p__0_n_79\,
      P(28) => \p__0_n_80\,
      P(27) => \p__0_n_81\,
      P(26) => \p__0_n_82\,
      P(25) => \p__0_n_83\,
      P(24) => \p__0_n_84\,
      P(23) => \p__0_n_85\,
      P(22) => \p__0_n_86\,
      P(21) => \p__0_n_87\,
      P(20) => \p__0_n_88\,
      P(19) => \p__0_n_89\,
      P(18) => \p__0_n_90\,
      P(17) => \p__0_n_91\,
      P(16 downto 0) => \p__0_0\(16 downto 0),
      PATTERNBDETECT => \NLW_p__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_p__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => \p__0_1\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_p__0_UNDERFLOW_UNCONNECTED\
    );
p_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_carry_n_3,
      CO(2) => p_carry_n_4,
      CO(1) => p_carry_n_5,
      CO(0) => p_carry_n_6,
      CYINIT => '0',
      DI(3 downto 1) => P(2 downto 0),
      DI(0) => '0',
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(19 downto 16),
      S(3) => p_carry_i_1_n_3,
      S(2) => p_carry_i_2_n_3,
      S(1) => p_carry_i_3_n_3,
      S(0) => \indvar_flatten_reg_218[0]_i_27_0\(1)
    );
\p_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_carry_n_3,
      CO(3) => \p_carry__0_n_3\,
      CO(2) => \p_carry__0_n_4\,
      CO(1) => \p_carry__0_n_5\,
      CO(0) => \p_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(6 downto 3),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(23 downto 20),
      S(3) => \p_carry__0_i_1_n_3\,
      S(2) => \p_carry__0_i_2_n_3\,
      S(1) => \p_carry__0_i_3_n_3\,
      S(0) => \p_carry__0_i_4_n_3\
    );
\p_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(6),
      I1 => \p_carry__3_0\(6),
      O => \p_carry__0_i_1_n_3\
    );
\p_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(5),
      I1 => \p_carry__3_0\(5),
      O => \p_carry__0_i_2_n_3\
    );
\p_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(4),
      I1 => \p_carry__3_0\(4),
      O => \p_carry__0_i_3_n_3\
    );
\p_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(3),
      I1 => \p_carry__3_0\(3),
      O => \p_carry__0_i_4_n_3\
    );
\p_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__0_n_3\,
      CO(3) => \p_carry__1_n_3\,
      CO(2) => \p_carry__1_n_4\,
      CO(1) => \p_carry__1_n_5\,
      CO(0) => \p_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(10 downto 7),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(27 downto 24),
      S(3) => \p_carry__1_i_1_n_3\,
      S(2) => \p_carry__1_i_2_n_3\,
      S(1) => \p_carry__1_i_3_n_3\,
      S(0) => \p_carry__1_i_4_n_3\
    );
\p_carry__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__9_n_3\,
      CO(3) => \NLW_p_carry__10_CO_UNCONNECTED\(3),
      CO(2) => \p_carry__10_n_4\,
      CO(1) => \p_carry__10_n_5\,
      CO(0) => \p_carry__10_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => P(45 downto 43),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(63 downto 60),
      S(3) => \p_carry__10_i_1_n_3\,
      S(2) => \p_carry__10_i_2_n_3\,
      S(1) => \p_carry__10_i_3_n_3\,
      S(0) => \p_carry__10_i_4_n_3\
    );
\p_carry__10_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(46),
      I1 => \p_carry__10_0\(29),
      O => \p_carry__10_i_1_n_3\
    );
\p_carry__10_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(45),
      I1 => \p_carry__10_0\(28),
      O => \p_carry__10_i_2_n_3\
    );
\p_carry__10_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(44),
      I1 => \p_carry__10_0\(27),
      O => \p_carry__10_i_3_n_3\
    );
\p_carry__10_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(43),
      I1 => \p_carry__10_0\(26),
      O => \p_carry__10_i_4_n_3\
    );
\p_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(10),
      I1 => \p_carry__3_0\(10),
      O => \p_carry__1_i_1_n_3\
    );
\p_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(9),
      I1 => \p_carry__3_0\(9),
      O => \p_carry__1_i_2_n_3\
    );
\p_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(8),
      I1 => \p_carry__3_0\(8),
      O => \p_carry__1_i_3_n_3\
    );
\p_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(7),
      I1 => \p_carry__3_0\(7),
      O => \p_carry__1_i_4_n_3\
    );
\p_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__1_n_3\,
      CO(3) => \p_carry__2_n_3\,
      CO(2) => \p_carry__2_n_4\,
      CO(1) => \p_carry__2_n_5\,
      CO(0) => \p_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(14 downto 11),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(31 downto 28),
      S(3) => \p_carry__2_i_1_n_3\,
      S(2) => \p_carry__2_i_2_n_3\,
      S(1) => \p_carry__2_i_3_n_3\,
      S(0) => \p_carry__2_i_4_n_3\
    );
\p_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(14),
      I1 => \p_carry__3_0\(14),
      O => \p_carry__2_i_1_n_3\
    );
\p_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(13),
      I1 => \p_carry__3_0\(13),
      O => \p_carry__2_i_2_n_3\
    );
\p_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(12),
      I1 => \p_carry__3_0\(12),
      O => \p_carry__2_i_3_n_3\
    );
\p_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(11),
      I1 => \p_carry__3_0\(11),
      O => \p_carry__2_i_4_n_3\
    );
\p_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__2_n_3\,
      CO(3) => \p_carry__3_n_3\,
      CO(2) => \p_carry__3_n_4\,
      CO(1) => \p_carry__3_n_5\,
      CO(0) => \p_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(18 downto 15),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(35 downto 32),
      S(3) => \p_carry__3_i_1_n_3\,
      S(2) => \p_carry__3_i_2_n_3\,
      S(1) => \p_carry__3_i_3_n_3\,
      S(0) => \p_carry__3_i_4_n_3\
    );
\p_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(18),
      I1 => \p_carry__10_0\(1),
      O => \p_carry__3_i_1_n_3\
    );
\p_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(17),
      I1 => \p_carry__10_0\(0),
      O => \p_carry__3_i_2_n_3\
    );
\p_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(16),
      I1 => \p_carry__3_0\(16),
      O => \p_carry__3_i_3_n_3\
    );
\p_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(15),
      I1 => \p_carry__3_0\(15),
      O => \p_carry__3_i_4_n_3\
    );
\p_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__3_n_3\,
      CO(3) => \p_carry__4_n_3\,
      CO(2) => \p_carry__4_n_4\,
      CO(1) => \p_carry__4_n_5\,
      CO(0) => \p_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(22 downto 19),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(39 downto 36),
      S(3) => \p_carry__4_i_1_n_3\,
      S(2) => \p_carry__4_i_2_n_3\,
      S(1) => \p_carry__4_i_3_n_3\,
      S(0) => \p_carry__4_i_4_n_3\
    );
\p_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(22),
      I1 => \p_carry__10_0\(5),
      O => \p_carry__4_i_1_n_3\
    );
\p_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(21),
      I1 => \p_carry__10_0\(4),
      O => \p_carry__4_i_2_n_3\
    );
\p_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(20),
      I1 => \p_carry__10_0\(3),
      O => \p_carry__4_i_3_n_3\
    );
\p_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(19),
      I1 => \p_carry__10_0\(2),
      O => \p_carry__4_i_4_n_3\
    );
\p_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__4_n_3\,
      CO(3) => \p_carry__5_n_3\,
      CO(2) => \p_carry__5_n_4\,
      CO(1) => \p_carry__5_n_5\,
      CO(0) => \p_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(26 downto 23),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(43 downto 40),
      S(3) => \p_carry__5_i_1_n_3\,
      S(2) => \p_carry__5_i_2_n_3\,
      S(1) => \p_carry__5_i_3_n_3\,
      S(0) => \p_carry__5_i_4_n_3\
    );
\p_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(26),
      I1 => \p_carry__10_0\(9),
      O => \p_carry__5_i_1_n_3\
    );
\p_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(25),
      I1 => \p_carry__10_0\(8),
      O => \p_carry__5_i_2_n_3\
    );
\p_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(24),
      I1 => \p_carry__10_0\(7),
      O => \p_carry__5_i_3_n_3\
    );
\p_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(23),
      I1 => \p_carry__10_0\(6),
      O => \p_carry__5_i_4_n_3\
    );
\p_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__5_n_3\,
      CO(3) => \p_carry__6_n_3\,
      CO(2) => \p_carry__6_n_4\,
      CO(1) => \p_carry__6_n_5\,
      CO(0) => \p_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(30 downto 27),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(47 downto 44),
      S(3) => \p_carry__6_i_1_n_3\,
      S(2) => \p_carry__6_i_2_n_3\,
      S(1) => \p_carry__6_i_3_n_3\,
      S(0) => \p_carry__6_i_4_n_3\
    );
\p_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(30),
      I1 => \p_carry__10_0\(13),
      O => \p_carry__6_i_1_n_3\
    );
\p_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(29),
      I1 => \p_carry__10_0\(12),
      O => \p_carry__6_i_2_n_3\
    );
\p_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(28),
      I1 => \p_carry__10_0\(11),
      O => \p_carry__6_i_3_n_3\
    );
\p_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(27),
      I1 => \p_carry__10_0\(10),
      O => \p_carry__6_i_4_n_3\
    );
\p_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__6_n_3\,
      CO(3) => \p_carry__7_n_3\,
      CO(2) => \p_carry__7_n_4\,
      CO(1) => \p_carry__7_n_5\,
      CO(0) => \p_carry__7_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(34 downto 31),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(51 downto 48),
      S(3) => \p_carry__7_i_1_n_3\,
      S(2) => \p_carry__7_i_2_n_3\,
      S(1) => \p_carry__7_i_3_n_3\,
      S(0) => \p_carry__7_i_4_n_3\
    );
\p_carry__7_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(34),
      I1 => \p_carry__10_0\(17),
      O => \p_carry__7_i_1_n_3\
    );
\p_carry__7_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(33),
      I1 => \p_carry__10_0\(16),
      O => \p_carry__7_i_2_n_3\
    );
\p_carry__7_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(32),
      I1 => \p_carry__10_0\(15),
      O => \p_carry__7_i_3_n_3\
    );
\p_carry__7_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(31),
      I1 => \p_carry__10_0\(14),
      O => \p_carry__7_i_4_n_3\
    );
\p_carry__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__7_n_3\,
      CO(3) => \p_carry__8_n_3\,
      CO(2) => \p_carry__8_n_4\,
      CO(1) => \p_carry__8_n_5\,
      CO(0) => \p_carry__8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(38 downto 35),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(55 downto 52),
      S(3) => \p_carry__8_i_1_n_3\,
      S(2) => \p_carry__8_i_2_n_3\,
      S(1) => \p_carry__8_i_3_n_3\,
      S(0) => \p_carry__8_i_4_n_3\
    );
\p_carry__8_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(38),
      I1 => \p_carry__10_0\(21),
      O => \p_carry__8_i_1_n_3\
    );
\p_carry__8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(37),
      I1 => \p_carry__10_0\(20),
      O => \p_carry__8_i_2_n_3\
    );
\p_carry__8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(36),
      I1 => \p_carry__10_0\(19),
      O => \p_carry__8_i_3_n_3\
    );
\p_carry__8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(35),
      I1 => \p_carry__10_0\(18),
      O => \p_carry__8_i_4_n_3\
    );
\p_carry__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_carry__8_n_3\,
      CO(3) => \p_carry__9_n_3\,
      CO(2) => \p_carry__9_n_4\,
      CO(1) => \p_carry__9_n_5\,
      CO(0) => \p_carry__9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => P(42 downto 39),
      O(3 downto 0) => \mul_ln73_reg_663_reg__1\(59 downto 56),
      S(3) => \p_carry__9_i_1_n_3\,
      S(2) => \p_carry__9_i_2_n_3\,
      S(1) => \p_carry__9_i_3_n_3\,
      S(0) => \p_carry__9_i_4_n_3\
    );
\p_carry__9_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(42),
      I1 => \p_carry__10_0\(25),
      O => \p_carry__9_i_1_n_3\
    );
\p_carry__9_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(41),
      I1 => \p_carry__10_0\(24),
      O => \p_carry__9_i_2_n_3\
    );
\p_carry__9_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(40),
      I1 => \p_carry__10_0\(23),
      O => \p_carry__9_i_3_n_3\
    );
\p_carry__9_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(39),
      I1 => \p_carry__10_0\(22),
      O => \p_carry__9_i_4_n_3\
    );
p_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(2),
      I1 => \p_carry__3_0\(2),
      O => p_carry_i_1_n_3
    );
p_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(1),
      I1 => \p_carry__3_0\(1),
      O => p_carry_i_2_n_3
    );
p_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => P(0),
      I1 => \p_carry__3_0\(0),
      O => p_carry_i_3_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln108_reg_245_reg[0]\ : out STD_LOGIC;
    j_reg_138 : out STD_LOGIC;
    j_reg_1380 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \icmp_ln113_reg_235_reg[0]\ : out STD_LOGIC;
    \icmp_ln108_reg_245_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rgb2hsv_cols_c_empty_n : in STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    rgb2hsv_rows_c_empty_n : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    \j_reg_138_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC;
    icmp_ln108_reg_245 : in STD_LOGIC;
    rgb2hsv_data_empty_n : in STD_LOGIC;
    icmp_ln108_reg_245_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln113_reg_235 : in STD_LOGIC;
    \axi_last_V_reg_249_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_reg_249 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal \^icmp_ln108_reg_245_reg[0]\ : STD_LOGIC;
  signal \^j_reg_1380\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \dst_TDATA[0]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dst_TDATA[10]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dst_TDATA[11]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dst_TDATA[12]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dst_TDATA[13]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dst_TDATA[14]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dst_TDATA[15]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dst_TDATA[16]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dst_TDATA[17]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dst_TDATA[18]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dst_TDATA[19]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dst_TDATA[1]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dst_TDATA[20]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dst_TDATA[21]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dst_TDATA[22]_INST_0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dst_TDATA[2]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \dst_TDATA[3]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dst_TDATA[4]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \dst_TDATA[5]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dst_TDATA[6]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dst_TDATA[7]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dst_TDATA[8]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dst_TDATA[9]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \i_1_reg_226[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \icmp_ln108_reg_245[0]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \icmp_ln108_reg_245_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \j_reg_138[0]_i_2\ : label is "soft_lutpair72";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \icmp_ln108_reg_245_reg[0]\ <= \^icmp_ln108_reg_245_reg[0]\;
  j_reg_1380 <= \^j_reg_1380\;
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_B_reg[23]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^icmp_ln108_reg_245_reg[0]\,
      I1 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00AAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => dst_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \^icmp_ln108_reg_245_reg[0]\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => icmp_ln108_reg_245,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => Q(2),
      O => \^icmp_ln108_reg_245_reg[0]\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^icmp_ln108_reg_245_reg[0]\,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DDDDDDD"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[1]\,
      I1 => Q(0),
      I2 => rgb2hsv_cols_c_empty_n,
      I3 => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      I4 => rgb2hsv_rows_c_empty_n,
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF2A00"
    )
        port map (
      I0 => Q(1),
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => dst_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => SR(0),
      I5 => Q(3),
      O => D(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_CS_fsm_reg[2]_1\,
      I3 => Q(2),
      O => D(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88080808"
    )
        port map (
      I0 => Q(1),
      I1 => \j_reg_138_reg[0]\(0),
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => dst_TREADY,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      O => ap_NS_fsm1
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000088880080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => CO(0),
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => D(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF00BF3FBF3FBF3F"
    )
        port map (
      I0 => rgb2hsv_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => icmp_ln108_reg_245,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => icmp_ln108_reg_245_pp0_iter1_reg,
      O => ap_block_pp0_stage0_subdone
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F700F7000000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => CO(0),
      I3 => ap_rst_n,
      I4 => ap_NS_fsm1,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[2]\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80CC8000"
    )
        port map (
      I0 => CO(0),
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter1_reg,
      O => ap_rst_n_0
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C044C000"
    )
        port map (
      I0 => ap_NS_fsm1,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter2_reg,
      O => ap_rst_n_1
    );
\axi_last_V_reg_249[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80000000"
    )
        port map (
      I0 => icmp_ln113_reg_235,
      I1 => \axi_last_V_reg_249_reg[0]\(0),
      I2 => CO(0),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(2),
      I5 => axi_last_V_reg_249,
      O => \icmp_ln113_reg_235_reg[0]\
    );
\dst_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(0)
    );
\dst_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(10)
    );
\dst_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(11)
    );
\dst_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(12)
    );
\dst_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(13)
    );
\dst_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(14)
    );
\dst_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(15)
    );
\dst_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(16)
    );
\dst_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(17)
    );
\dst_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(18)
    );
\dst_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(19)
    );
\dst_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(1)
    );
\dst_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(20)
    );
\dst_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(21)
    );
\dst_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(22)
    );
\dst_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(23)
    );
\dst_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(2)
    );
\dst_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(3)
    );
\dst_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(4)
    );
\dst_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(5)
    );
\dst_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(6)
    );
\dst_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(7)
    );
\dst_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(8)
    );
\dst_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel,
      O => dst_TDATA(9)
    );
\i_1_reg_226[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(1),
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => dst_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => E(0)
    );
\icmp_ln108_reg_245[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => CO(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => Q(2),
      I3 => icmp_ln108_reg_245,
      O => \ap_CS_fsm_reg[2]_0\
    );
\icmp_ln108_reg_245_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => icmp_ln108_reg_245,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => Q(2),
      I3 => icmp_ln108_reg_245_pp0_iter1_reg,
      O => \icmp_ln108_reg_245_reg[0]_0\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFBBBB"
    )
        port map (
      I0 => \j_reg_138_reg[0]\(0),
      I1 => Q(1),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => dst_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \^ap_cs_fsm_reg[1]\
    );
\j_reg_138[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008F000000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => dst_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => \j_reg_138_reg[0]\(0),
      I4 => Q(1),
      I5 => \^j_reg_1380\,
      O => j_reg_138
    );
\j_reg_138[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => Q(2),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => CO(0),
      O => \^j_reg_1380\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => dst_TREADY,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => Q(1),
      I5 => \j_reg_138_reg[0]\(0),
      O => internal_empty_n_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_10 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel0 : out STD_LOGIC;
    j_reg_140 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln83_reg_209_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter00 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \j_reg_140_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_data_full_n : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    icmp_ln83_reg_209 : in STD_LOGIC;
    \icmp_ln83_fu_176_p2_carry__2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_10 : entity is "colordetect_accel_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_10 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_3 : STD_LOGIC;
  signal src_TVALID_int_regslice : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[11]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[14]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[15]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[16]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[17]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[18]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[19]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[20]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[21]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[22]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[23]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[23]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \axi_data_V_reg_213[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \icmp_ln83_reg_209[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \j_reg_140[0]_i_1\ : label is "soft_lutpair3";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
\B_V_data_1_payload_A[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => src_TVALID_int_regslice,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => src_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => src_TVALID_int_regslice,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => src_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => src_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => src_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => src_TVALID_int_regslice,
      I4 => \^b_v_data_1_sel0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => src_TVALID_int_regslice,
      I1 => \^b_v_data_1_sel0\,
      I2 => src_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => src_TVALID_int_regslice,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000202020"
    )
        port map (
      I0 => Q(1),
      I1 => \SRL_SIG[0][23]_i_2_n_3\,
      I2 => imgInput_data_full_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => CO(0),
      I5 => src_TVALID_int_regslice,
      O => shiftReg_ce
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => icmp_ln83_reg_209,
      O => \SRL_SIG[0][23]_i_2_n_3\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => \j_reg_140_reg[0]\(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I4 => CO(0),
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I2 => Q(1),
      I3 => CO(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FF080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => icmp_ln83_reg_209,
      I2 => imgInput_data_full_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => CO(0),
      I5 => src_TVALID_int_regslice,
      O => \ap_CS_fsm[3]_i_2__0_n_3\
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_i_2_n_3,
      I1 => CO(0),
      I2 => ap_rst_n,
      I3 => Q(0),
      I4 => \j_reg_140_reg[0]\(0),
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_rst_n_1
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"404040FFFFFFFFFF"
    )
        port map (
      I0 => src_TVALID_int_regslice,
      I1 => CO(0),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => imgInput_data_full_n,
      I4 => \SRL_SIG[0][23]_i_2_n_3\,
      I5 => Q(1),
      O => ap_enable_reg_pp0_iter0_i_2_n_3
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40CC400040004000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter00,
      I1 => ap_rst_n,
      I2 => ap_enable_reg_pp0_iter1_reg,
      I3 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => CO(0),
      O => ap_rst_n_0
    );
\axi_data_V_reg_213[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\axi_data_V_reg_213[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(10)
    );
\axi_data_V_reg_213[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(11)
    );
\axi_data_V_reg_213[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(12)
    );
\axi_data_V_reg_213[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(13)
    );
\axi_data_V_reg_213[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(14)
    );
\axi_data_V_reg_213[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(15)
    );
\axi_data_V_reg_213[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(16)
    );
\axi_data_V_reg_213[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(17)
    );
\axi_data_V_reg_213[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(18)
    );
\axi_data_V_reg_213[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(19)
    );
\axi_data_V_reg_213[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\axi_data_V_reg_213[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(20)
    );
\axi_data_V_reg_213[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(21)
    );
\axi_data_V_reg_213[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(22)
    );
\axi_data_V_reg_213[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => E(0)
    );
\axi_data_V_reg_213[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(23)
    );
\axi_data_V_reg_213[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(2)
    );
\axi_data_V_reg_213[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(3)
    );
\axi_data_V_reg_213[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(4)
    );
\axi_data_V_reg_213[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(5)
    );
\axi_data_V_reg_213[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(6)
    );
\axi_data_V_reg_213[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(7)
    );
\axi_data_V_reg_213[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(8)
    );
\axi_data_V_reg_213[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[23]_0\(9)
    );
\icmp_ln83_fu_176_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(6),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(7),
      O => DI(3)
    );
\icmp_ln83_fu_176_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(5),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(4),
      O => DI(2)
    );
\icmp_ln83_fu_176_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(3),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(2),
      O => DI(1)
    );
\icmp_ln83_fu_176_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(1),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(0),
      O => DI(0)
    );
\icmp_ln83_fu_176_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(6),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(7),
      O => S(3)
    );
\icmp_ln83_fu_176_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(4),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(5),
      O => S(2)
    );
\icmp_ln83_fu_176_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(2),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(3),
      O => S(1)
    );
\icmp_ln83_fu_176_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln83_fu_176_p2_carry__2\(0),
      I1 => \icmp_ln83_fu_176_p2_carry__2\(1),
      O => S(0)
    );
\icmp_ln83_reg_209[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => icmp_ln83_reg_209,
      I1 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I2 => Q(1),
      I3 => CO(0),
      O => \icmp_ln83_reg_209_reg[0]\
    );
\j_reg_140[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(0),
      I1 => \j_reg_140_reg[0]\(0),
      I2 => \^b_v_data_1_sel0\,
      O => j_reg_140
    );
\j_reg_140[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A800000000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \SRL_SIG[0][23]_i_2_n_3\,
      I2 => imgInput_data_full_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => CO(0),
      I5 => src_TVALID_int_regslice,
      O => \^b_v_data_1_sel0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\ is
  port (
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axi_last_V_reg_249 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\ : entity is "colordetect_accel_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dst_TLAST[0]_INST_0\ : label is "soft_lutpair88";
begin
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => axi_last_V_reg_249,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => axi_last_V_reg_249,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => dst_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => B_V_data_1_sel_wr_reg_0,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0888A8A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => dst_TREADY,
      I4 => B_V_data_1_sel_wr_reg_0,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => dst_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr_reg_0,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\dst_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => dst_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 is
  port (
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : out STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC;
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    shiftReg_ce_1 : in STD_LOGIC;
    rgb2hsv_rows_c_empty_n : in STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    rgb2hsv_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgb2hsv_cols_c_full_n : in STD_LOGIC;
    imgInput_rows_c_full_n : in STD_LOGIC;
    rgb2hsv_rows_c_full_n : in STD_LOGIC;
    imgInput_cols_c_full_n : in STD_LOGIC;
    internal_empty_n_reg_2 : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0 is
  signal \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \^internal_full_n_reg_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_reg_129[11]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair69";
begin
  axis2xfMat_24_9_2160_3840_1_U0_ap_start <= \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\;
  internal_full_n_reg_0 <= \^internal_full_n_reg_0\;
  shiftReg_ce <= \^shiftreg_ce\;
  start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n <= \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\;
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => rgb2hsv_cols_c_full_n,
      I2 => imgInput_rows_c_full_n,
      I3 => rgb2hsv_rows_c_full_n,
      I4 => imgInput_cols_c_full_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07FF"
    )
        port map (
      I0 => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      I1 => start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n,
      I2 => start_once_reg,
      I3 => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
      O => \^internal_full_n_reg_0\
    );
\i_reg_129[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I1 => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      I2 => start_once_reg_0,
      O => internal_empty_n_reg_1
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020222"
    )
        port map (
      I0 => \^internal_full_n_reg_0\,
      I1 => int_ap_idle_reg,
      I2 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I3 => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      I4 => start_once_reg_0,
      O => ap_idle
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => internal_empty_n_reg_2,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_3\,
      Q => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD5DDDDDDDDFFFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => internal_full_n_reg_1,
      O => \internal_full_n_i_1__8_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_3\,
      Q => \^start_for_axis2xfmat_24_9_2160_3840_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\(0),
      I1 => CO(0),
      I2 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^axis2xfmat_24_9_2160_3840_1_u0_ap_start\,
      I3 => CO(0),
      I4 => \mOutPtr_reg[1]_1\(0),
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => shiftReg_ce_1,
      O => E(0)
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => rgb2hsv_rows_c_empty_n,
      I2 => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      I3 => rgb2hsv_cols_c_empty_n,
      I4 => Q(0),
      O => internal_empty_n_reg_0(0)
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 is
  port (
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n : out STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    imgInput_rows_c9_empty_n : in STD_LOGIC;
    imgInput_cols_c10_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0 is
  signal \^bgr2hsv_9_2160_3840_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_3\ : STD_LOGIC;
  signal internal_full_n_i_3_n_3 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of internal_full_n_i_3 : label is "soft_lutpair70";
begin
  bgr2hsv_9_2160_3840_1_U0_ap_start <= \^bgr2hsv_9_2160_3840_1_u0_ap_start\;
  start_for_bgr2hsv_9_2160_3840_1_U0_full_n <= \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\;
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => Q(1),
      I3 => \internal_full_n_i_2__1_n_3\,
      I4 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_3\,
      Q => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I2 => \mOutPtr_reg_n_3_[1]\,
      I3 => \mOutPtr_reg_n_3_[0]\,
      I4 => \internal_full_n_i_2__1_n_3\,
      I5 => internal_full_n_i_3_n_3,
      O => \internal_full_n_i_1__9_n_3\
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I1 => Q(0),
      I2 => imgInput_rows_c9_empty_n,
      I3 => imgInput_cols_c10_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I1 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I2 => start_once_reg,
      O => \internal_full_n_i_2__1_n_3\
    );
internal_full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I1 => Q(1),
      O => internal_full_n_i_3_n_3
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_3\,
      Q => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I1 => Q(1),
      I2 => \^start_for_bgr2hsv_9_2160_3840_1_u0_full_n\,
      I3 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I4 => start_once_reg,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => start_once_reg,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => Q(1),
      I4 => \^bgr2hsv_9_2160_3840_1_u0_ap_start\,
      I5 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0 is
  port (
    start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n : out STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0 is
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \^start_for_xfmat2axis_24_9_2160_3840_1_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axis_24_9_2160_3840_1_u0_ap_start\ : STD_LOGIC;
begin
  start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n <= \^start_for_xfmat2axis_24_9_2160_3840_1_u0_full_n\;
  xfMat2axis_24_9_2160_3840_1_U0_ap_start <= \^xfmat2axis_24_9_2160_3840_1_u0_ap_start\;
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0000000000"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => \internal_full_n_i_2__2_n_3\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \mOutPtr_reg[2]_1\,
      I4 => \^xfmat2axis_24_9_2160_3840_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^xfmat2axis_24_9_2160_3840_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfmat2axis_24_9_2160_3840_1_u0_full_n\,
      I2 => \internal_full_n_i_2__2_n_3\,
      I3 => mOutPtr(1),
      I4 => \mOutPtr_reg[2]_1\,
      I5 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_1__3_n_3\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(0),
      O => \internal_full_n_i_2__2_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^start_for_xfmat2axis_24_9_2160_3840_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59555555A6AAAAAA"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\,
      I1 => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
      I2 => start_once_reg,
      I3 => \^start_for_xfmat2axis_24_9_2160_3840_1_u0_full_n\,
      I4 => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7E778188"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_1\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \^xfmat2axis_24_9_2160_3840_1_u0_ap_start\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFE7F7F80018080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_1\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => \^xfmat2axis_24_9_2160_3840_1_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 6 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_fu_632_ce : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln128_reg_673_pp0_iter5_reg : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    vr_reg_772 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln157_2_fu_553_p2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ret_14_fu_445_p20_out : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1 is
begin
colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1_DSP48_1
     port map (
      B(16 downto 0) => B(16 downto 0),
      CO(0) => CO(0),
      P(6 downto 0) => P(6 downto 0),
      S(2 downto 0) => S(2 downto 0),
      add_ln157_2_fu_553_p2(11 downto 0) => add_ln157_2_fu_553_p2(11 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      grp_fu_632_ce => grp_fu_632_ce,
      icmp_ln128_reg_673_pp0_iter5_reg => icmp_ln128_reg_673_pp0_iter5_reg,
      p_reg_reg_0(0) => p_reg_reg(0),
      p_reg_reg_1(0) => p_reg_reg_0(0),
      ret_14_fu_445_p20_out(7 downto 0) => ret_14_fu_445_p20_out(7 downto 0),
      vr_reg_772 => vr_reg_772
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    \axi_data_V_reg_213_reg[23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgInput_data_full_n : in STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    axis2xfMat_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    \i_reg_129_reg[0]_0\ : in STD_LOGIC;
    imgInput_rows_c_empty_n : in STD_LOGIC;
    imgInput_rows_c9_full_n : in STD_LOGIC;
    imgInput_cols_c10_full_n : in STD_LOGIC;
    imgInput_cols_c_empty_n : in STD_LOGIC;
    start_for_bgr2hsv_9_2160_3840_1_U0_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_185_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s is
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal axi_data_V_reg_2130 : STD_LOGIC;
  signal cols_reg_190 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_2_fu_151_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_2_reg_195 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_2_reg_195_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_195_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_195_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_195_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal i_reg_129 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln81_fu_161_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_n_4\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_n_5\ : STD_LOGIC;
  signal \icmp_ln81_fu_161_p2_carry__2_n_6\ : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2 : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__2_n_4\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__2_n_5\ : STD_LOGIC;
  signal \icmp_ln83_fu_176_p2_carry__2_n_6\ : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln83_fu_176_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln83_reg_209 : STD_LOGIC;
  signal j_reg_140 : STD_LOGIC;
  signal \j_reg_140[0]_i_4_n_3\ : STD_LOGIC;
  signal j_reg_140_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_reg_140_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_140_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_140_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_140_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_13 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_14 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_8 : STD_LOGIC;
  signal rows_reg_185 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^shiftreg_ce_0\ : STD_LOGIC;
  signal src_TDATA_int_regslice : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_3 : STD_LOGIC;
  signal \NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln81_fu_161_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_161_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_161_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln81_fu_161_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln83_fu_176_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln83_fu_176_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln83_fu_176_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln83_fu_176_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair17";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_2_reg_195_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_reg_195_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_reg_195_reg[8]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln81_fu_161_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_161_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_161_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln81_fu_161_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln83_fu_176_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln83_fu_176_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln83_fu_176_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln83_fu_176_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD of \j_reg_140_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_140_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_140_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair16";
begin
  CO(0) <= \^co\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  shiftReg_ce_0 <= \^shiftreg_ce_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^co\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \^shiftreg_ce_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_reg_213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(0),
      Q => \axi_data_V_reg_213_reg[23]_0\(0),
      R => '0'
    );
\axi_data_V_reg_213_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(10),
      Q => \axi_data_V_reg_213_reg[23]_0\(10),
      R => '0'
    );
\axi_data_V_reg_213_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(11),
      Q => \axi_data_V_reg_213_reg[23]_0\(11),
      R => '0'
    );
\axi_data_V_reg_213_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(12),
      Q => \axi_data_V_reg_213_reg[23]_0\(12),
      R => '0'
    );
\axi_data_V_reg_213_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(13),
      Q => \axi_data_V_reg_213_reg[23]_0\(13),
      R => '0'
    );
\axi_data_V_reg_213_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(14),
      Q => \axi_data_V_reg_213_reg[23]_0\(14),
      R => '0'
    );
\axi_data_V_reg_213_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(15),
      Q => \axi_data_V_reg_213_reg[23]_0\(15),
      R => '0'
    );
\axi_data_V_reg_213_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(16),
      Q => \axi_data_V_reg_213_reg[23]_0\(16),
      R => '0'
    );
\axi_data_V_reg_213_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(17),
      Q => \axi_data_V_reg_213_reg[23]_0\(17),
      R => '0'
    );
\axi_data_V_reg_213_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(18),
      Q => \axi_data_V_reg_213_reg[23]_0\(18),
      R => '0'
    );
\axi_data_V_reg_213_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(19),
      Q => \axi_data_V_reg_213_reg[23]_0\(19),
      R => '0'
    );
\axi_data_V_reg_213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(1),
      Q => \axi_data_V_reg_213_reg[23]_0\(1),
      R => '0'
    );
\axi_data_V_reg_213_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(20),
      Q => \axi_data_V_reg_213_reg[23]_0\(20),
      R => '0'
    );
\axi_data_V_reg_213_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(21),
      Q => \axi_data_V_reg_213_reg[23]_0\(21),
      R => '0'
    );
\axi_data_V_reg_213_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(22),
      Q => \axi_data_V_reg_213_reg[23]_0\(22),
      R => '0'
    );
\axi_data_V_reg_213_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(23),
      Q => \axi_data_V_reg_213_reg[23]_0\(23),
      R => '0'
    );
\axi_data_V_reg_213_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(2),
      Q => \axi_data_V_reg_213_reg[23]_0\(2),
      R => '0'
    );
\axi_data_V_reg_213_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(3),
      Q => \axi_data_V_reg_213_reg[23]_0\(3),
      R => '0'
    );
\axi_data_V_reg_213_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(4),
      Q => \axi_data_V_reg_213_reg[23]_0\(4),
      R => '0'
    );
\axi_data_V_reg_213_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(5),
      Q => \axi_data_V_reg_213_reg[23]_0\(5),
      R => '0'
    );
\axi_data_V_reg_213_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(6),
      Q => \axi_data_V_reg_213_reg[23]_0\(6),
      R => '0'
    );
\axi_data_V_reg_213_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(7),
      Q => \axi_data_V_reg_213_reg[23]_0\(7),
      R => '0'
    );
\axi_data_V_reg_213_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(8),
      Q => \axi_data_V_reg_213_reg[23]_0\(8),
      R => '0'
    );
\axi_data_V_reg_213_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => axi_data_V_reg_2130,
      D => src_TDATA_int_regslice(9),
      Q => \axi_data_V_reg_213_reg[23]_0\(9),
      R => '0'
    );
\cols_reg_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_reg_190(0),
      R => '0'
    );
\cols_reg_190_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_reg_190(10),
      R => '0'
    );
\cols_reg_190_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_reg_190(11),
      R => '0'
    );
\cols_reg_190_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_reg_190(12),
      R => '0'
    );
\cols_reg_190_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_reg_190(13),
      R => '0'
    );
\cols_reg_190_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_reg_190(14),
      R => '0'
    );
\cols_reg_190_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_reg_190(15),
      R => '0'
    );
\cols_reg_190_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_reg_190(16),
      R => '0'
    );
\cols_reg_190_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_reg_190(17),
      R => '0'
    );
\cols_reg_190_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_reg_190(18),
      R => '0'
    );
\cols_reg_190_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_reg_190(19),
      R => '0'
    );
\cols_reg_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_reg_190(1),
      R => '0'
    );
\cols_reg_190_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_reg_190(20),
      R => '0'
    );
\cols_reg_190_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_reg_190(21),
      R => '0'
    );
\cols_reg_190_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_reg_190(22),
      R => '0'
    );
\cols_reg_190_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_reg_190(23),
      R => '0'
    );
\cols_reg_190_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_reg_190(24),
      R => '0'
    );
\cols_reg_190_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_reg_190(25),
      R => '0'
    );
\cols_reg_190_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_reg_190(26),
      R => '0'
    );
\cols_reg_190_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_reg_190(27),
      R => '0'
    );
\cols_reg_190_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_reg_190(28),
      R => '0'
    );
\cols_reg_190_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(29),
      Q => cols_reg_190(29),
      R => '0'
    );
\cols_reg_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_reg_190(2),
      R => '0'
    );
\cols_reg_190_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(30),
      Q => cols_reg_190(30),
      R => '0'
    );
\cols_reg_190_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(31),
      Q => cols_reg_190(31),
      R => '0'
    );
\cols_reg_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_reg_190(3),
      R => '0'
    );
\cols_reg_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_reg_190(4),
      R => '0'
    );
\cols_reg_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_reg_190(5),
      R => '0'
    );
\cols_reg_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_reg_190(6),
      R => '0'
    );
\cols_reg_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_reg_190(7),
      R => '0'
    );
\cols_reg_190_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_reg_190(8),
      R => '0'
    );
\cols_reg_190_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_reg_190(9),
      R => '0'
    );
\i_2_reg_195[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_129(0),
      O => i_2_fu_151_p2(0)
    );
\i_2_reg_195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(0),
      Q => i_2_reg_195(0),
      R => '0'
    );
\i_2_reg_195_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(10),
      Q => i_2_reg_195(10),
      R => '0'
    );
\i_2_reg_195_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(11),
      Q => i_2_reg_195(11),
      R => '0'
    );
\i_2_reg_195_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_reg_195_reg[8]_i_1_n_3\,
      CO(3 downto 2) => \NLW_i_2_reg_195_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_2_reg_195_reg[11]_i_1_n_5\,
      CO(0) => \i_2_reg_195_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_2_reg_195_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_2_fu_151_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => i_reg_129(11 downto 9)
    );
\i_2_reg_195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(1),
      Q => i_2_reg_195(1),
      R => '0'
    );
\i_2_reg_195_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(2),
      Q => i_2_reg_195(2),
      R => '0'
    );
\i_2_reg_195_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(3),
      Q => i_2_reg_195(3),
      R => '0'
    );
\i_2_reg_195_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(4),
      Q => i_2_reg_195(4),
      R => '0'
    );
\i_2_reg_195_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_2_reg_195_reg[4]_i_1_n_3\,
      CO(2) => \i_2_reg_195_reg[4]_i_1_n_4\,
      CO(1) => \i_2_reg_195_reg[4]_i_1_n_5\,
      CO(0) => \i_2_reg_195_reg[4]_i_1_n_6\,
      CYINIT => i_reg_129(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_151_p2(4 downto 1),
      S(3 downto 0) => i_reg_129(4 downto 1)
    );
\i_2_reg_195_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(5),
      Q => i_2_reg_195(5),
      R => '0'
    );
\i_2_reg_195_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(6),
      Q => i_2_reg_195(6),
      R => '0'
    );
\i_2_reg_195_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(7),
      Q => i_2_reg_195(7),
      R => '0'
    );
\i_2_reg_195_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(8),
      Q => i_2_reg_195(8),
      R => '0'
    );
\i_2_reg_195_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_2_reg_195_reg[4]_i_1_n_3\,
      CO(3) => \i_2_reg_195_reg[8]_i_1_n_3\,
      CO(2) => \i_2_reg_195_reg[8]_i_1_n_4\,
      CO(1) => \i_2_reg_195_reg[8]_i_1_n_5\,
      CO(0) => \i_2_reg_195_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_2_fu_151_p2(8 downto 5),
      S(3 downto 0) => i_reg_129(8 downto 5)
    );
\i_2_reg_195_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_2_fu_151_p2(9),
      Q => i_2_reg_195(9),
      R => '0'
    );
\i_reg_129[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \i_reg_129_reg[0]_0\,
      I2 => imgInput_rows_c_empty_n,
      I3 => imgInput_rows_c9_full_n,
      I4 => imgInput_cols_c10_full_n,
      I5 => imgInput_cols_c_empty_n,
      O => \^shiftreg_ce_0\
    );
\i_reg_129_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(0),
      Q => i_reg_129(0),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(10),
      Q => i_reg_129(10),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(11),
      Q => i_reg_129(11),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(1),
      Q => i_reg_129(1),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(2),
      Q => i_reg_129(2),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(3),
      Q => i_reg_129(3),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(4),
      Q => i_reg_129(4),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(5),
      Q => i_reg_129(5),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(6),
      Q => i_reg_129(6),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(7),
      Q => i_reg_129(7),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(8),
      Q => i_reg_129(8),
      R => \^shiftreg_ce_0\
    );
\i_reg_129_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_2_reg_195(9),
      Q => i_reg_129(9),
      R => \^shiftreg_ce_0\
    );
icmp_ln81_fu_161_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln81_fu_161_p2_carry_n_3,
      CO(2) => icmp_ln81_fu_161_p2_carry_n_4,
      CO(1) => icmp_ln81_fu_161_p2_carry_n_5,
      CO(0) => icmp_ln81_fu_161_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln81_fu_161_p2_carry_i_1_n_3,
      DI(2) => icmp_ln81_fu_161_p2_carry_i_2_n_3,
      DI(1) => icmp_ln81_fu_161_p2_carry_i_3_n_3,
      DI(0) => icmp_ln81_fu_161_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln81_fu_161_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln81_fu_161_p2_carry_i_5_n_3,
      S(2) => icmp_ln81_fu_161_p2_carry_i_6_n_3,
      S(1) => icmp_ln81_fu_161_p2_carry_i_7_n_3,
      S(0) => icmp_ln81_fu_161_p2_carry_i_8_n_3
    );
\icmp_ln81_fu_161_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln81_fu_161_p2_carry_n_3,
      CO(3) => \icmp_ln81_fu_161_p2_carry__0_n_3\,
      CO(2) => \icmp_ln81_fu_161_p2_carry__0_n_4\,
      CO(1) => \icmp_ln81_fu_161_p2_carry__0_n_5\,
      CO(0) => \icmp_ln81_fu_161_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln81_fu_161_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln81_fu_161_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln81_fu_161_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln81_fu_161_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln81_fu_161_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln81_fu_161_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln81_fu_161_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln81_fu_161_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln81_fu_161_p2_carry__0_i_8_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(15),
      I1 => rows_reg_185(14),
      O => \icmp_ln81_fu_161_p2_carry__0_i_1_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(13),
      I1 => rows_reg_185(12),
      O => \icmp_ln81_fu_161_p2_carry__0_i_2_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(11),
      I1 => i_reg_129(11),
      I2 => rows_reg_185(10),
      I3 => i_reg_129(10),
      O => \icmp_ln81_fu_161_p2_carry__0_i_3_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(9),
      I1 => i_reg_129(9),
      I2 => rows_reg_185(8),
      I3 => i_reg_129(8),
      O => \icmp_ln81_fu_161_p2_carry__0_i_4_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(14),
      I1 => rows_reg_185(15),
      O => \icmp_ln81_fu_161_p2_carry__0_i_5_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(12),
      I1 => rows_reg_185(13),
      O => \icmp_ln81_fu_161_p2_carry__0_i_6_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(11),
      I1 => rows_reg_185(11),
      I2 => i_reg_129(10),
      I3 => rows_reg_185(10),
      O => \icmp_ln81_fu_161_p2_carry__0_i_7_n_3\
    );
\icmp_ln81_fu_161_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(9),
      I1 => rows_reg_185(9),
      I2 => i_reg_129(8),
      I3 => rows_reg_185(8),
      O => \icmp_ln81_fu_161_p2_carry__0_i_8_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln81_fu_161_p2_carry__0_n_3\,
      CO(3) => \icmp_ln81_fu_161_p2_carry__1_n_3\,
      CO(2) => \icmp_ln81_fu_161_p2_carry__1_n_4\,
      CO(1) => \icmp_ln81_fu_161_p2_carry__1_n_5\,
      CO(0) => \icmp_ln81_fu_161_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln81_fu_161_p2_carry__1_i_1_n_3\,
      DI(2) => \icmp_ln81_fu_161_p2_carry__1_i_2_n_3\,
      DI(1) => \icmp_ln81_fu_161_p2_carry__1_i_3_n_3\,
      DI(0) => \icmp_ln81_fu_161_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln81_fu_161_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln81_fu_161_p2_carry__1_i_5_n_3\,
      S(2) => \icmp_ln81_fu_161_p2_carry__1_i_6_n_3\,
      S(1) => \icmp_ln81_fu_161_p2_carry__1_i_7_n_3\,
      S(0) => \icmp_ln81_fu_161_p2_carry__1_i_8_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(23),
      I1 => rows_reg_185(22),
      O => \icmp_ln81_fu_161_p2_carry__1_i_1_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(21),
      I1 => rows_reg_185(20),
      O => \icmp_ln81_fu_161_p2_carry__1_i_2_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(19),
      I1 => rows_reg_185(18),
      O => \icmp_ln81_fu_161_p2_carry__1_i_3_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(17),
      I1 => rows_reg_185(16),
      O => \icmp_ln81_fu_161_p2_carry__1_i_4_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(22),
      I1 => rows_reg_185(23),
      O => \icmp_ln81_fu_161_p2_carry__1_i_5_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(20),
      I1 => rows_reg_185(21),
      O => \icmp_ln81_fu_161_p2_carry__1_i_6_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(18),
      I1 => rows_reg_185(19),
      O => \icmp_ln81_fu_161_p2_carry__1_i_7_n_3\
    );
\icmp_ln81_fu_161_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(16),
      I1 => rows_reg_185(17),
      O => \icmp_ln81_fu_161_p2_carry__1_i_8_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln81_fu_161_p2_carry__1_n_3\,
      CO(3) => \^co\(0),
      CO(2) => \icmp_ln81_fu_161_p2_carry__2_n_4\,
      CO(1) => \icmp_ln81_fu_161_p2_carry__2_n_5\,
      CO(0) => \icmp_ln81_fu_161_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln81_fu_161_p2_carry__2_i_1_n_3\,
      DI(2) => \icmp_ln81_fu_161_p2_carry__2_i_2_n_3\,
      DI(1) => \icmp_ln81_fu_161_p2_carry__2_i_3_n_3\,
      DI(0) => \icmp_ln81_fu_161_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln81_fu_161_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln81_fu_161_p2_carry__2_i_5_n_3\,
      S(2) => \icmp_ln81_fu_161_p2_carry__2_i_6_n_3\,
      S(1) => \icmp_ln81_fu_161_p2_carry__2_i_7_n_3\,
      S(0) => \icmp_ln81_fu_161_p2_carry__2_i_8_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_185(30),
      I1 => rows_reg_185(31),
      O => \icmp_ln81_fu_161_p2_carry__2_i_1_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(29),
      I1 => rows_reg_185(28),
      O => \icmp_ln81_fu_161_p2_carry__2_i_2_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(27),
      I1 => rows_reg_185(26),
      O => \icmp_ln81_fu_161_p2_carry__2_i_3_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_185(25),
      I1 => rows_reg_185(24),
      O => \icmp_ln81_fu_161_p2_carry__2_i_4_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(30),
      I1 => rows_reg_185(31),
      O => \icmp_ln81_fu_161_p2_carry__2_i_5_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(28),
      I1 => rows_reg_185(29),
      O => \icmp_ln81_fu_161_p2_carry__2_i_6_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(26),
      I1 => rows_reg_185(27),
      O => \icmp_ln81_fu_161_p2_carry__2_i_7_n_3\
    );
\icmp_ln81_fu_161_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_185(24),
      I1 => rows_reg_185(25),
      O => \icmp_ln81_fu_161_p2_carry__2_i_8_n_3\
    );
icmp_ln81_fu_161_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(7),
      I1 => i_reg_129(7),
      I2 => rows_reg_185(6),
      I3 => i_reg_129(6),
      O => icmp_ln81_fu_161_p2_carry_i_1_n_3
    );
icmp_ln81_fu_161_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(5),
      I1 => i_reg_129(5),
      I2 => rows_reg_185(4),
      I3 => i_reg_129(4),
      O => icmp_ln81_fu_161_p2_carry_i_2_n_3
    );
icmp_ln81_fu_161_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(3),
      I1 => i_reg_129(3),
      I2 => rows_reg_185(2),
      I3 => i_reg_129(2),
      O => icmp_ln81_fu_161_p2_carry_i_3_n_3
    );
icmp_ln81_fu_161_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_185(1),
      I1 => i_reg_129(1),
      I2 => rows_reg_185(0),
      I3 => i_reg_129(0),
      O => icmp_ln81_fu_161_p2_carry_i_4_n_3
    );
icmp_ln81_fu_161_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(7),
      I1 => rows_reg_185(7),
      I2 => i_reg_129(6),
      I3 => rows_reg_185(6),
      O => icmp_ln81_fu_161_p2_carry_i_5_n_3
    );
icmp_ln81_fu_161_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(5),
      I1 => rows_reg_185(5),
      I2 => i_reg_129(4),
      I3 => rows_reg_185(4),
      O => icmp_ln81_fu_161_p2_carry_i_6_n_3
    );
icmp_ln81_fu_161_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(3),
      I1 => rows_reg_185(3),
      I2 => i_reg_129(2),
      I3 => rows_reg_185(2),
      O => icmp_ln81_fu_161_p2_carry_i_7_n_3
    );
icmp_ln81_fu_161_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_129(1),
      I1 => rows_reg_185(1),
      I2 => i_reg_129(0),
      I3 => rows_reg_185(0),
      O => icmp_ln81_fu_161_p2_carry_i_8_n_3
    );
icmp_ln83_fu_176_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln83_fu_176_p2_carry_n_3,
      CO(2) => icmp_ln83_fu_176_p2_carry_n_4,
      CO(1) => icmp_ln83_fu_176_p2_carry_n_5,
      CO(0) => icmp_ln83_fu_176_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln83_fu_176_p2_carry_i_1_n_3,
      DI(2) => icmp_ln83_fu_176_p2_carry_i_2_n_3,
      DI(1) => icmp_ln83_fu_176_p2_carry_i_3_n_3,
      DI(0) => icmp_ln83_fu_176_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln83_fu_176_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln83_fu_176_p2_carry_i_5_n_3,
      S(2) => icmp_ln83_fu_176_p2_carry_i_6_n_3,
      S(1) => icmp_ln83_fu_176_p2_carry_i_7_n_3,
      S(0) => icmp_ln83_fu_176_p2_carry_i_8_n_3
    );
\icmp_ln83_fu_176_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln83_fu_176_p2_carry_n_3,
      CO(3) => \icmp_ln83_fu_176_p2_carry__0_n_3\,
      CO(2) => \icmp_ln83_fu_176_p2_carry__0_n_4\,
      CO(1) => \icmp_ln83_fu_176_p2_carry__0_n_5\,
      CO(0) => \icmp_ln83_fu_176_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln83_fu_176_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln83_fu_176_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln83_fu_176_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln83_fu_176_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln83_fu_176_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln83_fu_176_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln83_fu_176_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln83_fu_176_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln83_fu_176_p2_carry__0_i_8_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_190(15),
      I1 => cols_reg_190(14),
      O => \icmp_ln83_fu_176_p2_carry__0_i_1_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_190(13),
      I1 => cols_reg_190(12),
      O => \icmp_ln83_fu_176_p2_carry__0_i_2_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_190(11),
      I1 => j_reg_140_reg(11),
      I2 => cols_reg_190(10),
      I3 => j_reg_140_reg(10),
      O => \icmp_ln83_fu_176_p2_carry__0_i_3_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_190(9),
      I1 => j_reg_140_reg(9),
      I2 => cols_reg_190(8),
      I3 => j_reg_140_reg(8),
      O => \icmp_ln83_fu_176_p2_carry__0_i_4_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_190(14),
      I1 => cols_reg_190(15),
      O => \icmp_ln83_fu_176_p2_carry__0_i_5_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_190(12),
      I1 => cols_reg_190(13),
      O => \icmp_ln83_fu_176_p2_carry__0_i_6_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_140_reg(11),
      I1 => cols_reg_190(11),
      I2 => j_reg_140_reg(10),
      I3 => cols_reg_190(10),
      O => \icmp_ln83_fu_176_p2_carry__0_i_7_n_3\
    );
\icmp_ln83_fu_176_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_140_reg(9),
      I1 => cols_reg_190(9),
      I2 => j_reg_140_reg(8),
      I3 => cols_reg_190(8),
      O => \icmp_ln83_fu_176_p2_carry__0_i_8_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln83_fu_176_p2_carry__0_n_3\,
      CO(3) => \icmp_ln83_fu_176_p2_carry__1_n_3\,
      CO(2) => \icmp_ln83_fu_176_p2_carry__1_n_4\,
      CO(1) => \icmp_ln83_fu_176_p2_carry__1_n_5\,
      CO(0) => \icmp_ln83_fu_176_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln83_fu_176_p2_carry__1_i_1_n_3\,
      DI(2) => \icmp_ln83_fu_176_p2_carry__1_i_2_n_3\,
      DI(1) => \icmp_ln83_fu_176_p2_carry__1_i_3_n_3\,
      DI(0) => \icmp_ln83_fu_176_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln83_fu_176_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln83_fu_176_p2_carry__1_i_5_n_3\,
      S(2) => \icmp_ln83_fu_176_p2_carry__1_i_6_n_3\,
      S(1) => \icmp_ln83_fu_176_p2_carry__1_i_7_n_3\,
      S(0) => \icmp_ln83_fu_176_p2_carry__1_i_8_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_190(23),
      I1 => cols_reg_190(22),
      O => \icmp_ln83_fu_176_p2_carry__1_i_1_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_190(21),
      I1 => cols_reg_190(20),
      O => \icmp_ln83_fu_176_p2_carry__1_i_2_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_190(19),
      I1 => cols_reg_190(18),
      O => \icmp_ln83_fu_176_p2_carry__1_i_3_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_190(17),
      I1 => cols_reg_190(16),
      O => \icmp_ln83_fu_176_p2_carry__1_i_4_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_190(22),
      I1 => cols_reg_190(23),
      O => \icmp_ln83_fu_176_p2_carry__1_i_5_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_190(20),
      I1 => cols_reg_190(21),
      O => \icmp_ln83_fu_176_p2_carry__1_i_6_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_190(18),
      I1 => cols_reg_190(19),
      O => \icmp_ln83_fu_176_p2_carry__1_i_7_n_3\
    );
\icmp_ln83_fu_176_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_190(16),
      I1 => cols_reg_190(17),
      O => \icmp_ln83_fu_176_p2_carry__1_i_8_n_3\
    );
\icmp_ln83_fu_176_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln83_fu_176_p2_carry__1_n_3\,
      CO(3) => icmp_ln83_fu_176_p2,
      CO(2) => \icmp_ln83_fu_176_p2_carry__2_n_4\,
      CO(1) => \icmp_ln83_fu_176_p2_carry__2_n_5\,
      CO(0) => \icmp_ln83_fu_176_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      DI(2) => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      DI(1) => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      DI(0) => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      O(3 downto 0) => \NLW_icmp_ln83_fu_176_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      S(2) => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      S(1) => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      S(0) => regslice_both_AXI_video_strm_V_data_V_U_n_19
    );
icmp_ln83_fu_176_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_190(7),
      I1 => j_reg_140_reg(7),
      I2 => cols_reg_190(6),
      I3 => j_reg_140_reg(6),
      O => icmp_ln83_fu_176_p2_carry_i_1_n_3
    );
icmp_ln83_fu_176_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_190(5),
      I1 => j_reg_140_reg(5),
      I2 => cols_reg_190(4),
      I3 => j_reg_140_reg(4),
      O => icmp_ln83_fu_176_p2_carry_i_2_n_3
    );
icmp_ln83_fu_176_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_190(3),
      I1 => j_reg_140_reg(3),
      I2 => cols_reg_190(2),
      I3 => j_reg_140_reg(2),
      O => icmp_ln83_fu_176_p2_carry_i_3_n_3
    );
icmp_ln83_fu_176_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_190(1),
      I1 => j_reg_140_reg(1),
      I2 => cols_reg_190(0),
      I3 => j_reg_140_reg(0),
      O => icmp_ln83_fu_176_p2_carry_i_4_n_3
    );
icmp_ln83_fu_176_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_140_reg(7),
      I1 => cols_reg_190(7),
      I2 => j_reg_140_reg(6),
      I3 => cols_reg_190(6),
      O => icmp_ln83_fu_176_p2_carry_i_5_n_3
    );
icmp_ln83_fu_176_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_140_reg(5),
      I1 => cols_reg_190(5),
      I2 => j_reg_140_reg(4),
      I3 => cols_reg_190(4),
      O => icmp_ln83_fu_176_p2_carry_i_6_n_3
    );
icmp_ln83_fu_176_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_140_reg(3),
      I1 => cols_reg_190(3),
      I2 => j_reg_140_reg(2),
      I3 => cols_reg_190(2),
      O => icmp_ln83_fu_176_p2_carry_i_7_n_3
    );
icmp_ln83_fu_176_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_140_reg(1),
      I1 => cols_reg_190(1),
      I2 => j_reg_140_reg(0),
      I3 => cols_reg_190(0),
      O => icmp_ln83_fu_176_p2_carry_i_8_n_3
    );
\icmp_ln83_reg_209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      Q => icmp_ln83_reg_209,
      R => '0'
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => \ap_CS_fsm_reg[1]_1\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\j_reg_140[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_140_reg(0),
      O => \j_reg_140[0]_i_4_n_3\
    );
\j_reg_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_10\,
      Q => j_reg_140_reg(0),
      R => j_reg_140
    );
\j_reg_140_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_140_reg[0]_i_3_n_3\,
      CO(2) => \j_reg_140_reg[0]_i_3_n_4\,
      CO(1) => \j_reg_140_reg[0]_i_3_n_5\,
      CO(0) => \j_reg_140_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_140_reg[0]_i_3_n_7\,
      O(2) => \j_reg_140_reg[0]_i_3_n_8\,
      O(1) => \j_reg_140_reg[0]_i_3_n_9\,
      O(0) => \j_reg_140_reg[0]_i_3_n_10\,
      S(3 downto 1) => j_reg_140_reg(3 downto 1),
      S(0) => \j_reg_140[0]_i_4_n_3\
    );
\j_reg_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_8\,
      Q => j_reg_140_reg(10),
      R => j_reg_140
    );
\j_reg_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_7\,
      Q => j_reg_140_reg(11),
      R => j_reg_140
    );
\j_reg_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_9\,
      Q => j_reg_140_reg(1),
      R => j_reg_140
    );
\j_reg_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_8\,
      Q => j_reg_140_reg(2),
      R => j_reg_140
    );
\j_reg_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[0]_i_3_n_7\,
      Q => j_reg_140_reg(3),
      R => j_reg_140
    );
\j_reg_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_10\,
      Q => j_reg_140_reg(4),
      R => j_reg_140
    );
\j_reg_140_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_140_reg[0]_i_3_n_3\,
      CO(3) => \j_reg_140_reg[4]_i_1_n_3\,
      CO(2) => \j_reg_140_reg[4]_i_1_n_4\,
      CO(1) => \j_reg_140_reg[4]_i_1_n_5\,
      CO(0) => \j_reg_140_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_140_reg[4]_i_1_n_7\,
      O(2) => \j_reg_140_reg[4]_i_1_n_8\,
      O(1) => \j_reg_140_reg[4]_i_1_n_9\,
      O(0) => \j_reg_140_reg[4]_i_1_n_10\,
      S(3 downto 0) => j_reg_140_reg(7 downto 4)
    );
\j_reg_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_9\,
      Q => j_reg_140_reg(5),
      R => j_reg_140
    );
\j_reg_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_8\,
      Q => j_reg_140_reg(6),
      R => j_reg_140
    );
\j_reg_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[4]_i_1_n_7\,
      Q => j_reg_140_reg(7),
      R => j_reg_140
    );
\j_reg_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_10\,
      Q => j_reg_140_reg(8),
      R => j_reg_140
    );
\j_reg_140_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_140_reg[4]_i_1_n_3\,
      CO(3) => \NLW_j_reg_140_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_reg_140_reg[8]_i_1_n_4\,
      CO(1) => \j_reg_140_reg[8]_i_1_n_5\,
      CO(0) => \j_reg_140_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_140_reg[8]_i_1_n_7\,
      O(2) => \j_reg_140_reg[8]_i_1_n_8\,
      O(1) => \j_reg_140_reg[8]_i_1_n_9\,
      O(0) => \j_reg_140_reg[8]_i_1_n_10\,
      S(3 downto 0) => j_reg_140_reg(11 downto 8)
    );
\j_reg_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_sel0,
      D => \j_reg_140_reg[8]_i_1_n_9\,
      Q => j_reg_140_reg(9),
      R => j_reg_140
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both_10
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => src_TDATA_int_regslice(23 downto 0),
      B_V_data_1_sel0 => B_V_data_1_sel0,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      CO(0) => icmp_ln83_fu_176_p2,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      DI(3) => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      DI(2) => regslice_both_AXI_video_strm_V_data_V_U_n_13,
      DI(1) => regslice_both_AXI_video_strm_V_data_V_U_n_14,
      DI(0) => regslice_both_AXI_video_strm_V_data_V_U_n_15,
      E(0) => axi_data_V_reg_2130,
      Q(1) => ap_CS_fsm_pp0_stage0,
      Q(0) => \^q\(1),
      S(3) => regslice_both_AXI_video_strm_V_data_V_U_n_16,
      S(2) => regslice_both_AXI_video_strm_V_data_V_U_n_17,
      S(1) => regslice_both_AXI_video_strm_V_data_V_U_n_18,
      S(0) => regslice_both_AXI_video_strm_V_data_V_U_n_19,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter00 => ap_enable_reg_pp0_iter00,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_rst_n_1 => regslice_both_AXI_video_strm_V_data_V_U_n_8,
      ap_rst_n_inv => ap_rst_n_inv,
      \icmp_ln83_fu_176_p2_carry__2\(7 downto 0) => cols_reg_190(31 downto 24),
      icmp_ln83_reg_209 => icmp_ln83_reg_209,
      \icmp_ln83_reg_209_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      imgInput_data_full_n => imgInput_data_full_n,
      j_reg_140 => j_reg_140,
      \j_reg_140_reg[0]\(0) => \^co\(0),
      shiftReg_ce => shiftReg_ce,
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TVALID => src_TVALID
    );
\rows_reg_185_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(0),
      Q => rows_reg_185(0),
      R => '0'
    );
\rows_reg_185_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(10),
      Q => rows_reg_185(10),
      R => '0'
    );
\rows_reg_185_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(11),
      Q => rows_reg_185(11),
      R => '0'
    );
\rows_reg_185_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(12),
      Q => rows_reg_185(12),
      R => '0'
    );
\rows_reg_185_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(13),
      Q => rows_reg_185(13),
      R => '0'
    );
\rows_reg_185_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(14),
      Q => rows_reg_185(14),
      R => '0'
    );
\rows_reg_185_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(15),
      Q => rows_reg_185(15),
      R => '0'
    );
\rows_reg_185_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(16),
      Q => rows_reg_185(16),
      R => '0'
    );
\rows_reg_185_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(17),
      Q => rows_reg_185(17),
      R => '0'
    );
\rows_reg_185_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(18),
      Q => rows_reg_185(18),
      R => '0'
    );
\rows_reg_185_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(19),
      Q => rows_reg_185(19),
      R => '0'
    );
\rows_reg_185_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(1),
      Q => rows_reg_185(1),
      R => '0'
    );
\rows_reg_185_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(20),
      Q => rows_reg_185(20),
      R => '0'
    );
\rows_reg_185_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(21),
      Q => rows_reg_185(21),
      R => '0'
    );
\rows_reg_185_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(22),
      Q => rows_reg_185(22),
      R => '0'
    );
\rows_reg_185_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(23),
      Q => rows_reg_185(23),
      R => '0'
    );
\rows_reg_185_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(24),
      Q => rows_reg_185(24),
      R => '0'
    );
\rows_reg_185_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(25),
      Q => rows_reg_185(25),
      R => '0'
    );
\rows_reg_185_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(26),
      Q => rows_reg_185(26),
      R => '0'
    );
\rows_reg_185_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(27),
      Q => rows_reg_185(27),
      R => '0'
    );
\rows_reg_185_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(28),
      Q => rows_reg_185(28),
      R => '0'
    );
\rows_reg_185_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(29),
      Q => rows_reg_185(29),
      R => '0'
    );
\rows_reg_185_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(2),
      Q => rows_reg_185(2),
      R => '0'
    );
\rows_reg_185_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(30),
      Q => rows_reg_185(30),
      R => '0'
    );
\rows_reg_185_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(31),
      Q => rows_reg_185(31),
      R => '0'
    );
\rows_reg_185_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(3),
      Q => rows_reg_185(3),
      R => '0'
    );
\rows_reg_185_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(4),
      Q => rows_reg_185(4),
      R => '0'
    );
\rows_reg_185_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(5),
      Q => rows_reg_185(5),
      R => '0'
    );
\rows_reg_185_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(6),
      Q => rows_reg_185(6),
      R => '0'
    );
\rows_reg_185_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(7),
      Q => rows_reg_185(7),
      R => '0'
    );
\rows_reg_185_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(8),
      Q => rows_reg_185(8),
      R => '0'
    );
\rows_reg_185_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_185_reg[31]_0\(9),
      Q => rows_reg_185(9),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEA00EA"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      I2 => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      I3 => \^q\(1),
      I4 => \^co\(0),
      O => start_once_reg_i_1_n_3
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_3,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb is
  port (
    A : out STD_LOGIC_VECTOR ( 19 downto 0 );
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[3]\ : out STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[18]\ : in STD_LOGIC;
    \q0_reg[17]\ : in STD_LOGIC;
    \q0_reg[16]\ : in STD_LOGIC;
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[13]_0\ : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb is
begin
colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb_rom
     port map (
      A(19 downto 0) => A(19 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[12]_0\ => \q0_reg[12]\,
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[13]_1\ => \q0_reg[13]_0\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[16]_0\ => \q0_reg[16]\,
      \q0_reg[17]_0\ => \q0_reg[17]\,
      \q0_reg[18]_0\ => \q0_reg[18]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0),
      \zext_ln123_1_reg_730_reg[3]\ => \zext_ln123_1_reg_730_reg[3]\,
      \zext_ln123_1_reg_730_reg[7]\ => \zext_ln123_1_reg_730_reg[7]\,
      \zext_ln123_1_reg_730_reg[7]_0\ => \zext_ln123_1_reg_730_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud is
  port (
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    q1_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[9]\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC;
    \q0_reg[3]\ : in STD_LOGIC;
    \q0_reg[2]\ : in STD_LOGIC;
    \q0_reg[1]\ : in STD_LOGIC;
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[15]\ : in STD_LOGIC;
    \q0_reg[14]\ : in STD_LOGIC;
    \q0_reg[13]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \q0_reg[12]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud is
begin
colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud_rom
     port map (
      B(16 downto 0) => B(16 downto 0),
      DI(0) => DI(0),
      Q(0) => Q(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      p_reg_reg(0) => p_reg_reg(0),
      \q0_reg[0]_0\ => \q0_reg[0]\,
      \q0_reg[10]_0\ => \q0_reg[10]\,
      \q0_reg[10]_1\ => \q0_reg[10]_0\,
      \q0_reg[11]_0\ => \q0_reg[11]\,
      \q0_reg[12]_0\(6 downto 0) => \q0_reg[12]\(6 downto 0),
      \q0_reg[13]_0\ => \q0_reg[13]\,
      \q0_reg[14]_0\ => \q0_reg[14]\,
      \q0_reg[15]_0\ => \q0_reg[15]\,
      \q0_reg[1]_0\ => \q0_reg[1]\,
      \q0_reg[2]_0\ => \q0_reg[2]\,
      \q0_reg[3]_0\ => \q0_reg[3]\,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      \q0_reg[8]_0\ => \q0_reg[8]\,
      \q0_reg[9]_0\ => \q0_reg[9]\,
      q1_reg => q1_reg,
      q1_reg_0 => q1_reg_0,
      q1_reg_1 => q1_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv is
  port (
    I238 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_block_pp0_stage0_11001 : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln123_1_reg_730_reg[7]\ : out STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \zext_ln123_1_reg_730_reg[7]_0\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_1\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_2\ : out STD_LOGIC;
    \p_reg_reg_i_1__0\ : out STD_LOGIC;
    q1_reg : out STD_LOGIC;
    q1_reg_0 : out STD_LOGIC;
    q1_reg_1 : out STD_LOGIC;
    O184 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \b_V_reg_677_pp0_iter4_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[12]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter5_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter6_reg : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_3\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_4\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_5\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_6\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_7\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_8\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_9\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_10\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_11\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_12\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_13\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_14\ : out STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_15\ : out STD_LOGIC;
    \q0_reg[0]_i_3__0\ : out STD_LOGIC;
    \q0_reg[1]_i_3__0\ : out STD_LOGIC;
    \q0_reg[2]_i_3__0\ : out STD_LOGIC;
    \q0_reg[3]_i_3__0\ : out STD_LOGIC;
    \q0_reg[4]_i_3__0\ : out STD_LOGIC;
    \q0_reg[5]_i_3__0\ : out STD_LOGIC;
    \q0_reg[6]_i_3__0\ : out STD_LOGIC;
    \q0_reg[7]_i_3__0\ : out STD_LOGIC;
    \q0_reg[8]_i_3__0\ : out STD_LOGIC;
    \q0[9]_i_5__0\ : out STD_LOGIC;
    \q0[10]_i_3\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter2_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    q1_reg_2 : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    q1_reg_3 : in STD_LOGIC;
    rgb2hsv_data_full_n : in STD_LOGIC;
    q1_reg_4 : in STD_LOGIC;
    icmp_ln128_reg_673_pp0_iter9_reg : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q2_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vmin_V_reg_745_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1_reg_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \vg_reg_778_reg[0]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \add_ln213_1_reg_766_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln213_1_reg_766_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[12]_0\ : in STD_LOGIC;
    void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter6 : in STD_LOGIC;
    \zext_ln123_1_reg_730_reg[7]_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[10]\ : in STD_LOGIC;
    \q0_reg[11]\ : in STD_LOGIC;
    \q0_reg[8]\ : in STD_LOGIC;
    \q0_reg[9]\ : in STD_LOGIC;
    \q0_reg[10]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv is
begin
colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv_rom
     port map (
      A(0) => A(0),
      D(7 downto 0) => D(7 downto 0),
      DI(0) => DI(0),
      I238(7 downto 0) => I238(7 downto 0),
      O(3 downto 0) => B(3 downto 0),
      O184(8 downto 0) => O184(8 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      \add_ln213_1_reg_766_reg[7]\(7 downto 0) => \add_ln213_1_reg_766_reg[7]\(7 downto 0),
      \add_ln213_1_reg_766_reg[7]_0\(7 downto 0) => \add_ln213_1_reg_766_reg[7]_0\(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => ap_block_pp0_stage0_11001,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => ap_enable_reg_pp0_iter5_reg,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter6_reg => ap_enable_reg_pp0_iter6_reg,
      \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 0) => \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 0),
      icmp_ln128_reg_673_pp0_iter2_reg => icmp_ln128_reg_673_pp0_iter2_reg,
      icmp_ln128_reg_673_pp0_iter4_reg => icmp_ln128_reg_673_pp0_iter4_reg,
      icmp_ln128_reg_673_pp0_iter9_reg => icmp_ln128_reg_673_pp0_iter9_reg,
      imgInput_data_empty_n => imgInput_data_empty_n,
      p_reg_reg(7 downto 0) => p_reg_reg(7 downto 0),
      \p_reg_reg_i_1__0_0\ => \p_reg_reg_i_1__0\,
      \q0[10]_i_3\ => \q0[10]_i_3\,
      \q0[9]_i_5__0_0\ => \q0[9]_i_5__0\,
      \q0_reg[0]_i_3__0_0\ => \q0_reg[0]_i_3__0\,
      \q0_reg[10]\ => \q0_reg[10]\,
      \q0_reg[10]_0\ => \q0_reg[10]_0\,
      \q0_reg[11]\ => \q0_reg[11]\,
      \q0_reg[12]\ => \q0_reg[12]\,
      \q0_reg[12]_0\ => \q0_reg[12]_0\,
      \q0_reg[1]_i_3__0_0\ => \q0_reg[1]_i_3__0\,
      \q0_reg[2]_i_3__0_0\ => \q0_reg[2]_i_3__0\,
      \q0_reg[3]_i_3__0_0\ => \q0_reg[3]_i_3__0\,
      \q0_reg[4]_i_3__0_0\ => \q0_reg[4]_i_3__0\,
      \q0_reg[5]_i_3__0_0\ => \q0_reg[5]_i_3__0\,
      \q0_reg[6]_i_3__0_0\ => \q0_reg[6]_i_3__0\,
      \q0_reg[7]_i_3__0_0\ => \q0_reg[7]_i_3__0\,
      \q0_reg[8]\ => \q0_reg[8]\,
      \q0_reg[8]_i_3__0_0\ => \q0_reg[8]_i_3__0\,
      \q0_reg[9]\ => \q0_reg[9]\,
      q1_reg_0(3 downto 0) => B(7 downto 4),
      q1_reg_1 => q1_reg,
      q1_reg_2 => q1_reg_0,
      q1_reg_3 => q1_reg_1,
      q1_reg_4 => q1_reg_2,
      q1_reg_5 => q1_reg_3,
      q1_reg_6 => q1_reg_4,
      q1_reg_7(7 downto 0) => q1_reg_5(7 downto 0),
      q2_reg_0(7 downto 0) => q2_reg(7 downto 0),
      q2_reg_1(7 downto 0) => q2_reg_0(7 downto 0),
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      \vg_reg_778_reg[0]\(8 downto 0) => \vg_reg_778_reg[0]\(8 downto 0),
      \vmin_V_reg_745_reg[7]\(7 downto 0) => \vmin_V_reg_745_reg[7]\(7 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \zext_ln123_1_reg_730_reg[3]\(3 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3 downto 0),
      \zext_ln123_1_reg_730_reg[7]\ => \zext_ln123_1_reg_730_reg[7]\,
      \zext_ln123_1_reg_730_reg[7]_0\(3 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7 downto 4),
      \zext_ln123_1_reg_730_reg[7]_1\ => \zext_ln123_1_reg_730_reg[7]_0\,
      \zext_ln123_1_reg_730_reg[7]_10\ => \zext_ln123_1_reg_730_reg[7]_9\,
      \zext_ln123_1_reg_730_reg[7]_11\ => \zext_ln123_1_reg_730_reg[7]_10\,
      \zext_ln123_1_reg_730_reg[7]_12\ => \zext_ln123_1_reg_730_reg[7]_11\,
      \zext_ln123_1_reg_730_reg[7]_13\ => \zext_ln123_1_reg_730_reg[7]_12\,
      \zext_ln123_1_reg_730_reg[7]_14\ => \zext_ln123_1_reg_730_reg[7]_13\,
      \zext_ln123_1_reg_730_reg[7]_15\ => \zext_ln123_1_reg_730_reg[7]_14\,
      \zext_ln123_1_reg_730_reg[7]_16\ => \zext_ln123_1_reg_730_reg[7]_15\,
      \zext_ln123_1_reg_730_reg[7]_17\(7 downto 0) => \zext_ln123_1_reg_730_reg[7]_16\(7 downto 0),
      \zext_ln123_1_reg_730_reg[7]_2\ => \zext_ln123_1_reg_730_reg[7]_1\,
      \zext_ln123_1_reg_730_reg[7]_3\ => \zext_ln123_1_reg_730_reg[7]_2\,
      \zext_ln123_1_reg_730_reg[7]_4\ => \zext_ln123_1_reg_730_reg[7]_3\,
      \zext_ln123_1_reg_730_reg[7]_5\ => \zext_ln123_1_reg_730_reg[7]_4\,
      \zext_ln123_1_reg_730_reg[7]_6\ => \zext_ln123_1_reg_730_reg[7]_5\,
      \zext_ln123_1_reg_730_reg[7]_7\ => \zext_ln123_1_reg_730_reg[7]_6\,
      \zext_ln123_1_reg_730_reg[7]_8\ => \zext_ln123_1_reg_730_reg[7]_7\,
      \zext_ln123_1_reg_730_reg[7]_9\ => \zext_ln123_1_reg_730_reg[7]_8\,
      \zext_ln123_1_reg_730_reg[8]\(1 downto 0) => O(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    imgInput_data_full_n : out STD_LOGIC;
    imgInput_data_empty_n : out STD_LOGIC;
    imgInput_data_dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S is
  signal \^imginput_data_empty_n\ : STD_LOGIC;
  signal \^imginput_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
begin
  imgInput_data_empty_n <= \^imginput_data_empty_n\;
  imgInput_data_full_n <= \^imginput_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_colordetect_accel_fifo_w24_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg_7
     port map (
      D(23 downto 0) => D(23 downto 0),
      ap_clk => ap_clk,
      \b_V_reg_677_reg[0]\ => \mOutPtr_reg_n_3_[1]\,
      imgInput_data_dout(23 downto 0) => imgInput_data_dout(23 downto 0),
      \r_V_reg_690_reg[7]\ => \^moutptr_reg[0]_0\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => \^imginput_data_empty_n\,
      O => \internal_empty_n_i_1__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^imginput_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^imginput_data_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__0_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^imginput_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E718"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_3 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    rgb2hsv_data_full_n : out STD_LOGIC;
    rgb2hsv_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_3 : entity is "colordetect_accel_fifo_w24_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_3 is
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^rgb2hsv_data_empty_n\ : STD_LOGIC;
  signal \^rgb2hsv_data_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  rgb2hsv_data_empty_n <= \^rgb2hsv_data_empty_n\;
  rgb2hsv_data_full_n <= \^rgb2hsv_data_full_n\;
U_colordetect_accel_fifo_w24_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_shiftReg
     port map (
      \B_V_data_1_payload_B_reg[0]\ => \mOutPtr_reg_n_3_[1]\,
      \B_V_data_1_payload_B_reg[23]\ => \^moutptr_reg[0]_0\,
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0E0F0000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \^moutptr_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \^rgb2hsv_data_empty_n\,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^rgb2hsv_data_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAAAFFFFFFFFFF"
    )
        port map (
      I0 => \^rgb2hsv_data_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => shiftReg_ce,
      I5 => ap_rst_n,
      O => internal_full_n_i_1_n_3
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => \^rgb2hsv_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S is
  port (
    imgInput_cols_c10_full_n : out STD_LOGIC;
    imgInput_cols_c10_empty_n : out STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : out STD_LOGIC;
    imgInput_cols_c10_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput_rows_c9_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgr2hsv_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S is
  signal \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\ : STD_LOGIC;
  signal \^imginput_cols_c10_empty_n\ : STD_LOGIC;
  signal \^imginput_cols_c10_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
begin
  bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read <= \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\;
  imgInput_cols_c10_empty_n <= \^imginput_cols_c10_empty_n\;
  imgInput_cols_c10_full_n <= \^imginput_cols_c10_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_9
     port map (
      D(31 downto 0) => D(31 downto 0),
      ap_clk => ap_clk,
      imgInput_cols_c10_dout(31 downto 0) => imgInput_cols_c10_dout(31 downto 0),
      p => \mOutPtr_reg_n_3_[1]\,
      p_0 => \mOutPtr_reg_n_3_[0]\,
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^imginput_cols_c10_empty_n\,
      I1 => imgInput_rows_c9_empty_n,
      I2 => Q(0),
      I3 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      O => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F0F0F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\,
      I4 => shiftReg_ce,
      I5 => \^imginput_cols_c10_empty_n\,
      O => \internal_empty_n_i_1__2_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^imginput_cols_c10_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^imginput_cols_c10_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__2_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => \^imginput_cols_c10_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I1 => Q(0),
      I2 => imgInput_rows_c9_empty_n,
      I3 => \^imginput_cols_c10_empty_n\,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => \^imginput_cols_c10_empty_n\,
      I3 => \^bgr2hsv_9_2160_3840_1_u0_p_src_mat_rows_read\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_0 is
  port (
    imgInput_cols_c_full_n : out STD_LOGIC;
    imgInput_cols_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    imgInput_cols_c10_full_n : in STD_LOGIC;
    imgInput_rows_c9_full_n : in STD_LOGIC;
    imgInput_rows_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_0 : entity is "colordetect_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_0 is
  signal \^imginput_cols_c_empty_n\ : STD_LOGIC;
  signal \^imginput_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair63";
begin
  imgInput_cols_c_empty_n <= \^imginput_cols_c_empty_n\;
  imgInput_cols_c_full_n <= \^imginput_cols_c_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_8
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^imginput_cols_c_empty_n\,
      I1 => imgInput_cols_c10_full_n,
      I2 => imgInput_rows_c9_full_n,
      I3 => imgInput_rows_c_empty_n,
      I4 => \ap_CS_fsm_reg[0]\,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce_0,
      I4 => shiftReg_ce,
      I5 => \^imginput_cols_c_empty_n\,
      O => \internal_empty_n_i_1__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_3\,
      Q => \^imginput_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^imginput_cols_c_full_n\,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__5_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_3\,
      Q => \^imginput_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__6_n_3\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => shiftReg_ce_0,
      I1 => shiftReg_ce,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__4_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 is
  port (
    imgInput_rows_c9_full_n : out STD_LOGIC;
    imgInput_rows_c9_empty_n : out STD_LOGIC;
    imgInput_rows_c9_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_cols_c10_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 : entity is "colordetect_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1 is
  signal \^imginput_rows_c9_empty_n\ : STD_LOGIC;
  signal \^imginput_rows_c9_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
begin
  imgInput_rows_c9_empty_n <= \^imginput_rows_c9_empty_n\;
  imgInput_rows_c9_full_n <= \^imginput_rows_c9_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg_6
     port map (
      D(31 downto 0) => D(31 downto 0),
      ap_clk => ap_clk,
      imgInput_rows_c9_dout(31 downto 0) => imgInput_rows_c9_dout(31 downto 0),
      \p__0\ => \mOutPtr_reg_n_3_[1]\,
      \p__0_0\ => \mOutPtr_reg_n_3_[0]\,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F0F0F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      I4 => shiftReg_ce,
      I5 => \^imginput_rows_c9_empty_n\,
      O => \internal_empty_n_i_1__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^imginput_rows_c9_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^imginput_rows_c9_full_n\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__1_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => \^imginput_rows_c9_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I1 => Q(0),
      I2 => \^imginput_rows_c9_empty_n\,
      I3 => imgInput_cols_c10_empty_n,
      I4 => shiftReg_ce,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => shiftReg_ce,
      I2 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      I3 => \^imginput_rows_c9_empty_n\,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 is
  port (
    imgInput_rows_c_full_n : out STD_LOGIC;
    imgInput_rows_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    shiftReg_ce_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 : entity is "colordetect_accel_fifo_w32_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2 is
  signal \^imginput_rows_c_empty_n\ : STD_LOGIC;
  signal \^imginput_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair64";
begin
  imgInput_rows_c_empty_n <= \^imginput_rows_c_empty_n\;
  imgInput_rows_c_full_n <= \^imginput_rows_c_full_n\;
U_colordetect_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce_0 => shiftReg_ce_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0E0F000F00000"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[1]\,
      I1 => \mOutPtr_reg_n_3_[0]\,
      I2 => ap_rst_n,
      I3 => shiftReg_ce,
      I4 => shiftReg_ce_0,
      I5 => \^imginput_rows_c_empty_n\,
      O => \internal_empty_n_i_1__4_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_3\,
      Q => \^imginput_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \^imginput_rows_c_full_n\,
      I3 => shiftReg_ce_0,
      I4 => shiftReg_ce,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__4_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_3\,
      Q => \^imginput_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__5_n_3\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => shiftReg_ce_0,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S is
  port (
    rgb2hsv_cols_c_full_n : out STD_LOGIC;
    rgb2hsv_cols_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S is
  signal \internal_empty_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \^rgb2hsv_cols_c_empty_n\ : STD_LOGIC;
  signal \^rgb2hsv_cols_c_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair65";
begin
  rgb2hsv_cols_c_empty_n <= \^rgb2hsv_cols_c_empty_n\;
  rgb2hsv_cols_c_full_n <= \^rgb2hsv_cols_c_full_n\;
U_colordetect_accel_fifo_w32_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg_5
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__0_n_3\,
      I1 => mOutPtr(2),
      I2 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I3 => shiftReg_ce,
      I4 => \^rgb2hsv_cols_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_3\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      O => \internal_empty_n_i_2__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_3\,
      Q => \^rgb2hsv_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^rgb2hsv_cols_c_full_n\,
      I3 => ap_rst_n,
      I4 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__7_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_3\,
      Q => \^rgb2hsv_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__5_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce,
      I2 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__5_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_4 is
  port (
    rgb2hsv_rows_c_full_n : out STD_LOGIC;
    rgb2hsv_rows_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_img_cols_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_4 : entity is "colordetect_accel_fifo_w32_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_4 is
  signal \internal_empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_3\ : STD_LOGIC;
  signal \^rgb2hsv_rows_c_empty_n\ : STD_LOGIC;
  signal \^rgb2hsv_rows_c_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair67";
begin
  rgb2hsv_rows_c_empty_n <= \^rgb2hsv_rows_c_empty_n\;
  rgb2hsv_rows_c_full_n <= \^rgb2hsv_rows_c_full_n\;
U_colordetect_accel_fifo_w32_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__1_n_3\,
      I1 => mOutPtr(2),
      I2 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I3 => shiftReg_ce,
      I4 => \^rgb2hsv_rows_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_3\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      O => \internal_empty_n_i_2__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_3\,
      Q => \^rgb2hsv_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(1),
      I1 => mOutPtr(0),
      I2 => \^rgb2hsv_rows_c_full_n\,
      I3 => ap_rst_n,
      I4 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__6_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_3\,
      Q => \^rgb2hsv_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I2 => mOutPtr(1),
      I3 => mOutPtr(0),
      O => \mOutPtr[1]_i_1__6_n_3\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65AAAA9A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => shiftReg_ce,
      I2 => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read,
      I3 => mOutPtr(1),
      I4 => mOutPtr(0),
      O => \mOutPtr[2]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_3\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_3\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_632_ce : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 7 downto 0 );
    A : in STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_11001 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1 is
begin
colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1_DSP48_0
     port map (
      A(19 downto 0) => A(19 downto 0),
      B(7 downto 0) => B(7 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[2]\ => grp_fu_632_ce,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ACOUT : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \p__0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \p__0_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    indvar_flatten_reg_2180 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    indvar_flatten_reg_218 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    imgInput_rows_c9_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    imgInput_cols_c10_dout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    P : in STD_LOGIC_VECTOR ( 46 downto 0 );
    \indvar_flatten_reg_218[0]_i_27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_block_pp0_stage0_11001 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    \p_carry__10\ : in STD_LOGIC_VECTOR ( 29 downto 0 );
    indvar_flatten_reg_218_reg : in STD_LOGIC_VECTOR ( 48 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_carry__3\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln128_reg_673_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1 is
begin
colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1_Multiplier_0
     port map (
      ACOUT(29 downto 0) => ACOUT(29 downto 0),
      CO(0) => CO(0),
      D(16 downto 0) => D(16 downto 0),
      P(46 downto 0) => P(46 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      S(0) => S(0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \icmp_ln128_reg_673_reg[0]\ => \icmp_ln128_reg_673_reg[0]\,
      imgInput_cols_c10_dout(16 downto 0) => imgInput_cols_c10_dout(16 downto 0),
      imgInput_rows_c9_dout(31 downto 0) => imgInput_rows_c9_dout(31 downto 0),
      indvar_flatten_reg_218 => indvar_flatten_reg_218,
      indvar_flatten_reg_2180 => indvar_flatten_reg_2180,
      \indvar_flatten_reg_218[0]_i_27_0\(1 downto 0) => \indvar_flatten_reg_218[0]_i_27\(1 downto 0),
      indvar_flatten_reg_218_reg(48 downto 0) => indvar_flatten_reg_218_reg(48 downto 0),
      \p__0_0\(16 downto 0) => \p__0\(16 downto 0),
      \p__0_1\(47 downto 0) => \p__0_0\(47 downto 0),
      \p_carry__10_0\(29 downto 0) => \p_carry__10\(29 downto 0),
      \p_carry__3_0\(16 downto 0) => \p_carry__3\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_9_2160_3840_1_s is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_img_cols_read : out STD_LOGIC;
    \icmp_ln108_reg_245_reg[0]_0\ : out STD_LOGIC;
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rgb2hsv_cols_c_empty_n : in STD_LOGIC;
    xfMat2axis_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    rgb2hsv_rows_c_empty_n : in STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    rgb2hsv_data_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \cols_reg_211_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_206_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_9_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_9_2160_3840_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal axi_last_V_reg_249 : STD_LOGIC;
  signal cols_reg_211 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_1_fu_161_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_1_reg_226 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_1_reg_226_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_reg_226_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \i_1_reg_226_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_226_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_226_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_226_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_reg_226_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_226_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_226_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_226_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal i_reg_127 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln106_fu_171_p2 : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_n_4\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_n_5\ : STD_LOGIC;
  signal \icmp_ln106_fu_171_p2_carry__2_n_6\ : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln106_fu_171_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2 : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_n_4\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__1_n_6\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_n_4\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_n_5\ : STD_LOGIC;
  signal \icmp_ln108_fu_191_p2_carry__2_n_6\ : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_7_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_i_8_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln108_fu_191_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln108_reg_245 : STD_LOGIC;
  signal icmp_ln108_reg_245_pp0_iter1_reg : STD_LOGIC;
  signal \^icmp_ln108_reg_245_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2 : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln113_1_fu_196_p2_carry__1_n_6\ : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln113_1_fu_196_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2 : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_n_4\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_n_5\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__0_n_6\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__1_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__1_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__1_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__1_n_5\ : STD_LOGIC;
  signal \icmp_ln113_fu_176_p2_carry__1_n_6\ : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_i_2_n_3 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln113_fu_176_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln113_reg_235 : STD_LOGIC;
  signal \icmp_ln113_reg_235[0]_i_1_n_3\ : STD_LOGIC;
  signal j_reg_138 : STD_LOGIC;
  signal j_reg_1380 : STD_LOGIC;
  signal \j_reg_138[0]_i_4_n_3\ : STD_LOGIC;
  signal j_reg_138_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_reg_138_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \j_reg_138_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_138_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \j_reg_138_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_apdone_blk : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_dst_V_data_V_U_n_5 : STD_LOGIC;
  signal rows_reg_206 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub9_i_fu_155_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub9_i_reg_221 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub9_i_reg_221[12]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[12]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[12]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[12]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[16]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[16]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[16]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[16]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[20]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[20]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[20]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[20]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[24]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[24]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[24]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[24]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[28]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[28]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[28]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[28]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[31]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[31]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[31]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[4]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[4]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[4]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[4]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[8]_i_2_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[8]_i_3_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[8]_i_4_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221[8]_i_5_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub9_i_reg_221_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal sub_i_fu_149_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_i_reg_216 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub_i_reg_216[12]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[12]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[12]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[12]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[16]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[16]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[16]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[16]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[20]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[20]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[20]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[20]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[24]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[24]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[24]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[24]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[28]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[28]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[28]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[28]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[31]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[31]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[31]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[4]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[4]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[4]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[4]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[8]_i_2_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[8]_i_3_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[8]_i_4_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216[8]_i_5_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_i_reg_216_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\ : STD_LOGIC;
  signal \NLW_i_1_reg_226_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_1_reg_226_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln106_fu_171_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_171_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_171_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln106_fu_171_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln108_fu_191_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln108_fu_191_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln108_fu_191_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln108_fu_191_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln113_1_fu_196_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_1_fu_196_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_1_fu_196_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln113_1_fu_196_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln113_fu_176_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_fu_176_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln113_fu_176_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln113_fu_176_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_reg_138_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub9_i_reg_221_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub9_i_reg_221_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_i_reg_216_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_i_reg_216_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_1_reg_226_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_reg_226_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_reg_226_reg[8]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln106_fu_171_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_171_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_171_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln106_fu_171_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln108_fu_191_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln108_fu_191_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln108_fu_191_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln108_fu_191_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_138_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_138_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_reg_138_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub9_i_reg_221_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_reg_216_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  \icmp_ln108_reg_245_reg[0]_0\ <= \^icmp_ln108_reg_245_reg[0]_0\;
  xfMat2axis_24_9_2160_3840_1_U0_img_cols_read <= \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\;
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => ap_enable_reg_pp0_iter2_reg_n_3,
      I2 => icmp_ln108_fu_191_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm[2]_i_3_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_16,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
\axi_last_V_reg_249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_17,
      Q => axi_last_V_reg_249,
      R => '0'
    );
\cols_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(0),
      Q => cols_reg_211(0),
      R => '0'
    );
\cols_reg_211_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(10),
      Q => cols_reg_211(10),
      R => '0'
    );
\cols_reg_211_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(11),
      Q => cols_reg_211(11),
      R => '0'
    );
\cols_reg_211_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(12),
      Q => cols_reg_211(12),
      R => '0'
    );
\cols_reg_211_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(13),
      Q => cols_reg_211(13),
      R => '0'
    );
\cols_reg_211_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(14),
      Q => cols_reg_211(14),
      R => '0'
    );
\cols_reg_211_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(15),
      Q => cols_reg_211(15),
      R => '0'
    );
\cols_reg_211_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(16),
      Q => cols_reg_211(16),
      R => '0'
    );
\cols_reg_211_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(17),
      Q => cols_reg_211(17),
      R => '0'
    );
\cols_reg_211_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(18),
      Q => cols_reg_211(18),
      R => '0'
    );
\cols_reg_211_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(19),
      Q => cols_reg_211(19),
      R => '0'
    );
\cols_reg_211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(1),
      Q => cols_reg_211(1),
      R => '0'
    );
\cols_reg_211_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(20),
      Q => cols_reg_211(20),
      R => '0'
    );
\cols_reg_211_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(21),
      Q => cols_reg_211(21),
      R => '0'
    );
\cols_reg_211_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(22),
      Q => cols_reg_211(22),
      R => '0'
    );
\cols_reg_211_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(23),
      Q => cols_reg_211(23),
      R => '0'
    );
\cols_reg_211_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(24),
      Q => cols_reg_211(24),
      R => '0'
    );
\cols_reg_211_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(25),
      Q => cols_reg_211(25),
      R => '0'
    );
\cols_reg_211_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(26),
      Q => cols_reg_211(26),
      R => '0'
    );
\cols_reg_211_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(27),
      Q => cols_reg_211(27),
      R => '0'
    );
\cols_reg_211_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(28),
      Q => cols_reg_211(28),
      R => '0'
    );
\cols_reg_211_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(29),
      Q => cols_reg_211(29),
      R => '0'
    );
\cols_reg_211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(2),
      Q => cols_reg_211(2),
      R => '0'
    );
\cols_reg_211_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(30),
      Q => cols_reg_211(30),
      R => '0'
    );
\cols_reg_211_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(31),
      Q => cols_reg_211(31),
      R => '0'
    );
\cols_reg_211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(3),
      Q => cols_reg_211(3),
      R => '0'
    );
\cols_reg_211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(4),
      Q => cols_reg_211(4),
      R => '0'
    );
\cols_reg_211_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(5),
      Q => cols_reg_211(5),
      R => '0'
    );
\cols_reg_211_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(6),
      Q => cols_reg_211(6),
      R => '0'
    );
\cols_reg_211_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(7),
      Q => cols_reg_211(7),
      R => '0'
    );
\cols_reg_211_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(8),
      Q => cols_reg_211(8),
      R => '0'
    );
\cols_reg_211_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_211_reg[31]_0\(9),
      Q => cols_reg_211(9),
      R => '0'
    );
\i_1_reg_226[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_127(0),
      O => i_1_fu_161_p2(0)
    );
\i_1_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(0),
      Q => i_1_reg_226(0),
      R => '0'
    );
\i_1_reg_226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(10),
      Q => i_1_reg_226(10),
      R => '0'
    );
\i_1_reg_226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(11),
      Q => i_1_reg_226(11),
      R => '0'
    );
\i_1_reg_226_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_226_reg[8]_i_1_n_3\,
      CO(3 downto 2) => \NLW_i_1_reg_226_reg[11]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_1_reg_226_reg[11]_i_2_n_5\,
      CO(0) => \i_1_reg_226_reg[11]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_1_reg_226_reg[11]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => i_1_fu_161_p2(11 downto 9),
      S(3) => '0',
      S(2 downto 0) => i_reg_127(11 downto 9)
    );
\i_1_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(1),
      Q => i_1_reg_226(1),
      R => '0'
    );
\i_1_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(2),
      Q => i_1_reg_226(2),
      R => '0'
    );
\i_1_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(3),
      Q => i_1_reg_226(3),
      R => '0'
    );
\i_1_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(4),
      Q => i_1_reg_226(4),
      R => '0'
    );
\i_1_reg_226_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_1_reg_226_reg[4]_i_1_n_3\,
      CO(2) => \i_1_reg_226_reg[4]_i_1_n_4\,
      CO(1) => \i_1_reg_226_reg[4]_i_1_n_5\,
      CO(0) => \i_1_reg_226_reg[4]_i_1_n_6\,
      CYINIT => i_reg_127(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_161_p2(4 downto 1),
      S(3 downto 0) => i_reg_127(4 downto 1)
    );
\i_1_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(5),
      Q => i_1_reg_226(5),
      R => '0'
    );
\i_1_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(6),
      Q => i_1_reg_226(6),
      R => '0'
    );
\i_1_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(7),
      Q => i_1_reg_226(7),
      R => '0'
    );
\i_1_reg_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(8),
      Q => i_1_reg_226(8),
      R => '0'
    );
\i_1_reg_226_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_226_reg[4]_i_1_n_3\,
      CO(3) => \i_1_reg_226_reg[8]_i_1_n_3\,
      CO(2) => \i_1_reg_226_reg[8]_i_1_n_4\,
      CO(1) => \i_1_reg_226_reg[8]_i_1_n_5\,
      CO(0) => \i_1_reg_226_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_161_p2(8 downto 5),
      S(3 downto 0) => i_reg_127(8 downto 5)
    );
\i_1_reg_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_dst_V_data_V_U_apdone_blk,
      D => i_1_fu_161_p2(9),
      Q => i_1_reg_226(9),
      R => '0'
    );
\i_reg_127[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rgb2hsv_cols_c_empty_n,
      I2 => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      I3 => rgb2hsv_rows_c_empty_n,
      O => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(0),
      Q => i_reg_127(0),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(10),
      Q => i_reg_127(10),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(11),
      Q => i_reg_127(11),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(1),
      Q => i_reg_127(1),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(2),
      Q => i_reg_127(2),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(3),
      Q => i_reg_127(3),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(4),
      Q => i_reg_127(4),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(5),
      Q => i_reg_127(5),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(6),
      Q => i_reg_127(6),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(7),
      Q => i_reg_127(7),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(8),
      Q => i_reg_127(8),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
\i_reg_127_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state6,
      D => i_1_reg_226(9),
      Q => i_reg_127(9),
      R => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\
    );
icmp_ln106_fu_171_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln106_fu_171_p2_carry_n_3,
      CO(2) => icmp_ln106_fu_171_p2_carry_n_4,
      CO(1) => icmp_ln106_fu_171_p2_carry_n_5,
      CO(0) => icmp_ln106_fu_171_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln106_fu_171_p2_carry_i_1_n_3,
      DI(2) => icmp_ln106_fu_171_p2_carry_i_2_n_3,
      DI(1) => icmp_ln106_fu_171_p2_carry_i_3_n_3,
      DI(0) => icmp_ln106_fu_171_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln106_fu_171_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln106_fu_171_p2_carry_i_5_n_3,
      S(2) => icmp_ln106_fu_171_p2_carry_i_6_n_3,
      S(1) => icmp_ln106_fu_171_p2_carry_i_7_n_3,
      S(0) => icmp_ln106_fu_171_p2_carry_i_8_n_3
    );
\icmp_ln106_fu_171_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln106_fu_171_p2_carry_n_3,
      CO(3) => \icmp_ln106_fu_171_p2_carry__0_n_3\,
      CO(2) => \icmp_ln106_fu_171_p2_carry__0_n_4\,
      CO(1) => \icmp_ln106_fu_171_p2_carry__0_n_5\,
      CO(0) => \icmp_ln106_fu_171_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln106_fu_171_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln106_fu_171_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln106_fu_171_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln106_fu_171_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln106_fu_171_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln106_fu_171_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln106_fu_171_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln106_fu_171_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln106_fu_171_p2_carry__0_i_8_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(15),
      I1 => rows_reg_206(14),
      O => \icmp_ln106_fu_171_p2_carry__0_i_1_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(13),
      I1 => rows_reg_206(12),
      O => \icmp_ln106_fu_171_p2_carry__0_i_2_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_206(11),
      I1 => i_reg_127(11),
      I2 => rows_reg_206(10),
      I3 => i_reg_127(10),
      O => \icmp_ln106_fu_171_p2_carry__0_i_3_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_206(9),
      I1 => i_reg_127(9),
      I2 => rows_reg_206(8),
      I3 => i_reg_127(8),
      O => \icmp_ln106_fu_171_p2_carry__0_i_4_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(14),
      I1 => rows_reg_206(15),
      O => \icmp_ln106_fu_171_p2_carry__0_i_5_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(12),
      I1 => rows_reg_206(13),
      O => \icmp_ln106_fu_171_p2_carry__0_i_6_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_127(11),
      I1 => rows_reg_206(11),
      I2 => i_reg_127(10),
      I3 => rows_reg_206(10),
      O => \icmp_ln106_fu_171_p2_carry__0_i_7_n_3\
    );
\icmp_ln106_fu_171_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_127(9),
      I1 => rows_reg_206(9),
      I2 => i_reg_127(8),
      I3 => rows_reg_206(8),
      O => \icmp_ln106_fu_171_p2_carry__0_i_8_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln106_fu_171_p2_carry__0_n_3\,
      CO(3) => \icmp_ln106_fu_171_p2_carry__1_n_3\,
      CO(2) => \icmp_ln106_fu_171_p2_carry__1_n_4\,
      CO(1) => \icmp_ln106_fu_171_p2_carry__1_n_5\,
      CO(0) => \icmp_ln106_fu_171_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln106_fu_171_p2_carry__1_i_1_n_3\,
      DI(2) => \icmp_ln106_fu_171_p2_carry__1_i_2_n_3\,
      DI(1) => \icmp_ln106_fu_171_p2_carry__1_i_3_n_3\,
      DI(0) => \icmp_ln106_fu_171_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln106_fu_171_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln106_fu_171_p2_carry__1_i_5_n_3\,
      S(2) => \icmp_ln106_fu_171_p2_carry__1_i_6_n_3\,
      S(1) => \icmp_ln106_fu_171_p2_carry__1_i_7_n_3\,
      S(0) => \icmp_ln106_fu_171_p2_carry__1_i_8_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(23),
      I1 => rows_reg_206(22),
      O => \icmp_ln106_fu_171_p2_carry__1_i_1_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(21),
      I1 => rows_reg_206(20),
      O => \icmp_ln106_fu_171_p2_carry__1_i_2_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(19),
      I1 => rows_reg_206(18),
      O => \icmp_ln106_fu_171_p2_carry__1_i_3_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(17),
      I1 => rows_reg_206(16),
      O => \icmp_ln106_fu_171_p2_carry__1_i_4_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(22),
      I1 => rows_reg_206(23),
      O => \icmp_ln106_fu_171_p2_carry__1_i_5_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(20),
      I1 => rows_reg_206(21),
      O => \icmp_ln106_fu_171_p2_carry__1_i_6_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(18),
      I1 => rows_reg_206(19),
      O => \icmp_ln106_fu_171_p2_carry__1_i_7_n_3\
    );
\icmp_ln106_fu_171_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(16),
      I1 => rows_reg_206(17),
      O => \icmp_ln106_fu_171_p2_carry__1_i_8_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln106_fu_171_p2_carry__1_n_3\,
      CO(3) => icmp_ln106_fu_171_p2,
      CO(2) => \icmp_ln106_fu_171_p2_carry__2_n_4\,
      CO(1) => \icmp_ln106_fu_171_p2_carry__2_n_5\,
      CO(0) => \icmp_ln106_fu_171_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln106_fu_171_p2_carry__2_i_1_n_3\,
      DI(2) => \icmp_ln106_fu_171_p2_carry__2_i_2_n_3\,
      DI(1) => \icmp_ln106_fu_171_p2_carry__2_i_3_n_3\,
      DI(0) => \icmp_ln106_fu_171_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln106_fu_171_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln106_fu_171_p2_carry__2_i_5_n_3\,
      S(2) => \icmp_ln106_fu_171_p2_carry__2_i_6_n_3\,
      S(1) => \icmp_ln106_fu_171_p2_carry__2_i_7_n_3\,
      S(0) => \icmp_ln106_fu_171_p2_carry__2_i_8_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rows_reg_206(30),
      I1 => rows_reg_206(31),
      O => \icmp_ln106_fu_171_p2_carry__2_i_1_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(29),
      I1 => rows_reg_206(28),
      O => \icmp_ln106_fu_171_p2_carry__2_i_2_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(27),
      I1 => rows_reg_206(26),
      O => \icmp_ln106_fu_171_p2_carry__2_i_3_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rows_reg_206(25),
      I1 => rows_reg_206(24),
      O => \icmp_ln106_fu_171_p2_carry__2_i_4_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(30),
      I1 => rows_reg_206(31),
      O => \icmp_ln106_fu_171_p2_carry__2_i_5_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(28),
      I1 => rows_reg_206(29),
      O => \icmp_ln106_fu_171_p2_carry__2_i_6_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(26),
      I1 => rows_reg_206(27),
      O => \icmp_ln106_fu_171_p2_carry__2_i_7_n_3\
    );
\icmp_ln106_fu_171_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rows_reg_206(24),
      I1 => rows_reg_206(25),
      O => \icmp_ln106_fu_171_p2_carry__2_i_8_n_3\
    );
icmp_ln106_fu_171_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_206(7),
      I1 => i_reg_127(7),
      I2 => rows_reg_206(6),
      I3 => i_reg_127(6),
      O => icmp_ln106_fu_171_p2_carry_i_1_n_3
    );
icmp_ln106_fu_171_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_206(5),
      I1 => i_reg_127(5),
      I2 => rows_reg_206(4),
      I3 => i_reg_127(4),
      O => icmp_ln106_fu_171_p2_carry_i_2_n_3
    );
icmp_ln106_fu_171_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_206(3),
      I1 => i_reg_127(3),
      I2 => rows_reg_206(2),
      I3 => i_reg_127(2),
      O => icmp_ln106_fu_171_p2_carry_i_3_n_3
    );
icmp_ln106_fu_171_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => rows_reg_206(1),
      I1 => i_reg_127(1),
      I2 => rows_reg_206(0),
      I3 => i_reg_127(0),
      O => icmp_ln106_fu_171_p2_carry_i_4_n_3
    );
icmp_ln106_fu_171_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_127(7),
      I1 => rows_reg_206(7),
      I2 => i_reg_127(6),
      I3 => rows_reg_206(6),
      O => icmp_ln106_fu_171_p2_carry_i_5_n_3
    );
icmp_ln106_fu_171_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_127(5),
      I1 => rows_reg_206(5),
      I2 => i_reg_127(4),
      I3 => rows_reg_206(4),
      O => icmp_ln106_fu_171_p2_carry_i_6_n_3
    );
icmp_ln106_fu_171_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_127(3),
      I1 => rows_reg_206(3),
      I2 => i_reg_127(2),
      I3 => rows_reg_206(2),
      O => icmp_ln106_fu_171_p2_carry_i_7_n_3
    );
icmp_ln106_fu_171_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_127(1),
      I1 => rows_reg_206(1),
      I2 => i_reg_127(0),
      I3 => rows_reg_206(0),
      O => icmp_ln106_fu_171_p2_carry_i_8_n_3
    );
icmp_ln108_fu_191_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln108_fu_191_p2_carry_n_3,
      CO(2) => icmp_ln108_fu_191_p2_carry_n_4,
      CO(1) => icmp_ln108_fu_191_p2_carry_n_5,
      CO(0) => icmp_ln108_fu_191_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => icmp_ln108_fu_191_p2_carry_i_1_n_3,
      DI(2) => icmp_ln108_fu_191_p2_carry_i_2_n_3,
      DI(1) => icmp_ln108_fu_191_p2_carry_i_3_n_3,
      DI(0) => icmp_ln108_fu_191_p2_carry_i_4_n_3,
      O(3 downto 0) => NLW_icmp_ln108_fu_191_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln108_fu_191_p2_carry_i_5_n_3,
      S(2) => icmp_ln108_fu_191_p2_carry_i_6_n_3,
      S(1) => icmp_ln108_fu_191_p2_carry_i_7_n_3,
      S(0) => icmp_ln108_fu_191_p2_carry_i_8_n_3
    );
\icmp_ln108_fu_191_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln108_fu_191_p2_carry_n_3,
      CO(3) => \icmp_ln108_fu_191_p2_carry__0_n_3\,
      CO(2) => \icmp_ln108_fu_191_p2_carry__0_n_4\,
      CO(1) => \icmp_ln108_fu_191_p2_carry__0_n_5\,
      CO(0) => \icmp_ln108_fu_191_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln108_fu_191_p2_carry__0_i_1_n_3\,
      DI(2) => \icmp_ln108_fu_191_p2_carry__0_i_2_n_3\,
      DI(1) => \icmp_ln108_fu_191_p2_carry__0_i_3_n_3\,
      DI(0) => \icmp_ln108_fu_191_p2_carry__0_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln108_fu_191_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln108_fu_191_p2_carry__0_i_5_n_3\,
      S(2) => \icmp_ln108_fu_191_p2_carry__0_i_6_n_3\,
      S(1) => \icmp_ln108_fu_191_p2_carry__0_i_7_n_3\,
      S(0) => \icmp_ln108_fu_191_p2_carry__0_i_8_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(15),
      I1 => cols_reg_211(14),
      O => \icmp_ln108_fu_191_p2_carry__0_i_1_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(13),
      I1 => cols_reg_211(12),
      O => \icmp_ln108_fu_191_p2_carry__0_i_2_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_211(11),
      I1 => j_reg_138_reg(11),
      I2 => cols_reg_211(10),
      I3 => j_reg_138_reg(10),
      O => \icmp_ln108_fu_191_p2_carry__0_i_3_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_211(9),
      I1 => j_reg_138_reg(9),
      I2 => cols_reg_211(8),
      I3 => j_reg_138_reg(8),
      O => \icmp_ln108_fu_191_p2_carry__0_i_4_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(14),
      I1 => cols_reg_211(15),
      O => \icmp_ln108_fu_191_p2_carry__0_i_5_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(12),
      I1 => cols_reg_211(13),
      O => \icmp_ln108_fu_191_p2_carry__0_i_6_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_138_reg(11),
      I1 => cols_reg_211(11),
      I2 => j_reg_138_reg(10),
      I3 => cols_reg_211(10),
      O => \icmp_ln108_fu_191_p2_carry__0_i_7_n_3\
    );
\icmp_ln108_fu_191_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_138_reg(9),
      I1 => cols_reg_211(9),
      I2 => j_reg_138_reg(8),
      I3 => cols_reg_211(8),
      O => \icmp_ln108_fu_191_p2_carry__0_i_8_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln108_fu_191_p2_carry__0_n_3\,
      CO(3) => \icmp_ln108_fu_191_p2_carry__1_n_3\,
      CO(2) => \icmp_ln108_fu_191_p2_carry__1_n_4\,
      CO(1) => \icmp_ln108_fu_191_p2_carry__1_n_5\,
      CO(0) => \icmp_ln108_fu_191_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln108_fu_191_p2_carry__1_i_1_n_3\,
      DI(2) => \icmp_ln108_fu_191_p2_carry__1_i_2_n_3\,
      DI(1) => \icmp_ln108_fu_191_p2_carry__1_i_3_n_3\,
      DI(0) => \icmp_ln108_fu_191_p2_carry__1_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln108_fu_191_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln108_fu_191_p2_carry__1_i_5_n_3\,
      S(2) => \icmp_ln108_fu_191_p2_carry__1_i_6_n_3\,
      S(1) => \icmp_ln108_fu_191_p2_carry__1_i_7_n_3\,
      S(0) => \icmp_ln108_fu_191_p2_carry__1_i_8_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(23),
      I1 => cols_reg_211(22),
      O => \icmp_ln108_fu_191_p2_carry__1_i_1_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(21),
      I1 => cols_reg_211(20),
      O => \icmp_ln108_fu_191_p2_carry__1_i_2_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(19),
      I1 => cols_reg_211(18),
      O => \icmp_ln108_fu_191_p2_carry__1_i_3_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(17),
      I1 => cols_reg_211(16),
      O => \icmp_ln108_fu_191_p2_carry__1_i_4_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(22),
      I1 => cols_reg_211(23),
      O => \icmp_ln108_fu_191_p2_carry__1_i_5_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(20),
      I1 => cols_reg_211(21),
      O => \icmp_ln108_fu_191_p2_carry__1_i_6_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(18),
      I1 => cols_reg_211(19),
      O => \icmp_ln108_fu_191_p2_carry__1_i_7_n_3\
    );
\icmp_ln108_fu_191_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(16),
      I1 => cols_reg_211(17),
      O => \icmp_ln108_fu_191_p2_carry__1_i_8_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln108_fu_191_p2_carry__1_n_3\,
      CO(3) => icmp_ln108_fu_191_p2,
      CO(2) => \icmp_ln108_fu_191_p2_carry__2_n_4\,
      CO(1) => \icmp_ln108_fu_191_p2_carry__2_n_5\,
      CO(0) => \icmp_ln108_fu_191_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3) => \icmp_ln108_fu_191_p2_carry__2_i_1_n_3\,
      DI(2) => \icmp_ln108_fu_191_p2_carry__2_i_2_n_3\,
      DI(1) => \icmp_ln108_fu_191_p2_carry__2_i_3_n_3\,
      DI(0) => \icmp_ln108_fu_191_p2_carry__2_i_4_n_3\,
      O(3 downto 0) => \NLW_icmp_ln108_fu_191_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln108_fu_191_p2_carry__2_i_5_n_3\,
      S(2) => \icmp_ln108_fu_191_p2_carry__2_i_6_n_3\,
      S(1) => \icmp_ln108_fu_191_p2_carry__2_i_7_n_3\,
      S(0) => \icmp_ln108_fu_191_p2_carry__2_i_8_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cols_reg_211(30),
      I1 => cols_reg_211(31),
      O => \icmp_ln108_fu_191_p2_carry__2_i_1_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(29),
      I1 => cols_reg_211(28),
      O => \icmp_ln108_fu_191_p2_carry__2_i_2_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(27),
      I1 => cols_reg_211(26),
      O => \icmp_ln108_fu_191_p2_carry__2_i_3_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cols_reg_211(25),
      I1 => cols_reg_211(24),
      O => \icmp_ln108_fu_191_p2_carry__2_i_4_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(30),
      I1 => cols_reg_211(31),
      O => \icmp_ln108_fu_191_p2_carry__2_i_5_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(28),
      I1 => cols_reg_211(29),
      O => \icmp_ln108_fu_191_p2_carry__2_i_6_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(26),
      I1 => cols_reg_211(27),
      O => \icmp_ln108_fu_191_p2_carry__2_i_7_n_3\
    );
\icmp_ln108_fu_191_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_reg_211(24),
      I1 => cols_reg_211(25),
      O => \icmp_ln108_fu_191_p2_carry__2_i_8_n_3\
    );
icmp_ln108_fu_191_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_211(7),
      I1 => j_reg_138_reg(7),
      I2 => cols_reg_211(6),
      I3 => j_reg_138_reg(6),
      O => icmp_ln108_fu_191_p2_carry_i_1_n_3
    );
icmp_ln108_fu_191_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_211(5),
      I1 => j_reg_138_reg(5),
      I2 => cols_reg_211(4),
      I3 => j_reg_138_reg(4),
      O => icmp_ln108_fu_191_p2_carry_i_2_n_3
    );
icmp_ln108_fu_191_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_211(3),
      I1 => j_reg_138_reg(3),
      I2 => cols_reg_211(2),
      I3 => j_reg_138_reg(2),
      O => icmp_ln108_fu_191_p2_carry_i_3_n_3
    );
icmp_ln108_fu_191_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => cols_reg_211(1),
      I1 => j_reg_138_reg(1),
      I2 => cols_reg_211(0),
      I3 => j_reg_138_reg(0),
      O => icmp_ln108_fu_191_p2_carry_i_4_n_3
    );
icmp_ln108_fu_191_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_138_reg(7),
      I1 => cols_reg_211(7),
      I2 => j_reg_138_reg(6),
      I3 => cols_reg_211(6),
      O => icmp_ln108_fu_191_p2_carry_i_5_n_3
    );
icmp_ln108_fu_191_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_138_reg(5),
      I1 => cols_reg_211(5),
      I2 => j_reg_138_reg(4),
      I3 => cols_reg_211(4),
      O => icmp_ln108_fu_191_p2_carry_i_6_n_3
    );
icmp_ln108_fu_191_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_138_reg(3),
      I1 => cols_reg_211(3),
      I2 => j_reg_138_reg(2),
      I3 => cols_reg_211(2),
      O => icmp_ln108_fu_191_p2_carry_i_7_n_3
    );
icmp_ln108_fu_191_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_reg_138_reg(1),
      I1 => cols_reg_211(1),
      I2 => j_reg_138_reg(0),
      I3 => cols_reg_211(0),
      O => icmp_ln108_fu_191_p2_carry_i_8_n_3
    );
\icmp_ln108_reg_245_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_18,
      Q => icmp_ln108_reg_245_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln108_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dst_V_data_V_U_n_19,
      Q => icmp_ln108_reg_245,
      R => '0'
    );
icmp_ln113_1_fu_196_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln113_1_fu_196_p2_carry_n_3,
      CO(2) => icmp_ln113_1_fu_196_p2_carry_n_4,
      CO(1) => icmp_ln113_1_fu_196_p2_carry_n_5,
      CO(0) => icmp_ln113_1_fu_196_p2_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln113_1_fu_196_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln113_1_fu_196_p2_carry_i_1_n_3,
      S(2) => icmp_ln113_1_fu_196_p2_carry_i_2_n_3,
      S(1) => icmp_ln113_1_fu_196_p2_carry_i_3_n_3,
      S(0) => icmp_ln113_1_fu_196_p2_carry_i_4_n_3
    );
\icmp_ln113_1_fu_196_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln113_1_fu_196_p2_carry_n_3,
      CO(3) => \icmp_ln113_1_fu_196_p2_carry__0_n_3\,
      CO(2) => \icmp_ln113_1_fu_196_p2_carry__0_n_4\,
      CO(1) => \icmp_ln113_1_fu_196_p2_carry__0_n_5\,
      CO(0) => \icmp_ln113_1_fu_196_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_1_fu_196_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_1_fu_196_p2_carry__0_i_1_n_3\,
      S(2) => \icmp_ln113_1_fu_196_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln113_1_fu_196_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln113_1_fu_196_p2_carry__0_i_4_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_216(22),
      I1 => sub_i_reg_216(21),
      I2 => sub_i_reg_216(23),
      O => \icmp_ln113_1_fu_196_p2_carry__0_i_1_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_216(19),
      I1 => sub_i_reg_216(18),
      I2 => sub_i_reg_216(20),
      O => \icmp_ln113_1_fu_196_p2_carry__0_i_2_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_216(16),
      I1 => sub_i_reg_216(15),
      I2 => sub_i_reg_216(17),
      O => \icmp_ln113_1_fu_196_p2_carry__0_i_3_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_216(13),
      I1 => sub_i_reg_216(12),
      I2 => sub_i_reg_216(14),
      O => \icmp_ln113_1_fu_196_p2_carry__0_i_4_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_1_fu_196_p2_carry__0_n_3\,
      CO(3) => \NLW_icmp_ln113_1_fu_196_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln113_1_fu_196_p2,
      CO(1) => \icmp_ln113_1_fu_196_p2_carry__1_n_5\,
      CO(0) => \icmp_ln113_1_fu_196_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_1_fu_196_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln113_1_fu_196_p2_carry__1_i_1_n_3\,
      S(1) => \icmp_ln113_1_fu_196_p2_carry__1_i_2_n_3\,
      S(0) => \icmp_ln113_1_fu_196_p2_carry__1_i_3_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_i_reg_216(30),
      I1 => sub_i_reg_216(31),
      O => \icmp_ln113_1_fu_196_p2_carry__1_i_1_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_216(28),
      I1 => sub_i_reg_216(27),
      I2 => sub_i_reg_216(29),
      O => \icmp_ln113_1_fu_196_p2_carry__1_i_2_n_3\
    );
\icmp_ln113_1_fu_196_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_i_reg_216(25),
      I1 => sub_i_reg_216(24),
      I2 => sub_i_reg_216(26),
      O => \icmp_ln113_1_fu_196_p2_carry__1_i_3_n_3\
    );
icmp_ln113_1_fu_196_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_138_reg(10),
      I1 => sub_i_reg_216(10),
      I2 => j_reg_138_reg(9),
      I3 => sub_i_reg_216(9),
      I4 => sub_i_reg_216(11),
      I5 => j_reg_138_reg(11),
      O => icmp_ln113_1_fu_196_p2_carry_i_1_n_3
    );
icmp_ln113_1_fu_196_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_138_reg(8),
      I1 => sub_i_reg_216(8),
      I2 => j_reg_138_reg(6),
      I3 => sub_i_reg_216(6),
      I4 => sub_i_reg_216(7),
      I5 => j_reg_138_reg(7),
      O => icmp_ln113_1_fu_196_p2_carry_i_2_n_3
    );
icmp_ln113_1_fu_196_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_138_reg(5),
      I1 => sub_i_reg_216(5),
      I2 => j_reg_138_reg(3),
      I3 => sub_i_reg_216(3),
      I4 => sub_i_reg_216(4),
      I5 => j_reg_138_reg(4),
      O => icmp_ln113_1_fu_196_p2_carry_i_3_n_3
    );
icmp_ln113_1_fu_196_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_138_reg(1),
      I1 => sub_i_reg_216(1),
      I2 => j_reg_138_reg(0),
      I3 => sub_i_reg_216(0),
      I4 => sub_i_reg_216(2),
      I5 => j_reg_138_reg(2),
      O => icmp_ln113_1_fu_196_p2_carry_i_4_n_3
    );
icmp_ln113_fu_176_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln113_fu_176_p2_carry_n_3,
      CO(2) => icmp_ln113_fu_176_p2_carry_n_4,
      CO(1) => icmp_ln113_fu_176_p2_carry_n_5,
      CO(0) => icmp_ln113_fu_176_p2_carry_n_6,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln113_fu_176_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln113_fu_176_p2_carry_i_1_n_3,
      S(2) => icmp_ln113_fu_176_p2_carry_i_2_n_3,
      S(1) => icmp_ln113_fu_176_p2_carry_i_3_n_3,
      S(0) => icmp_ln113_fu_176_p2_carry_i_4_n_3
    );
\icmp_ln113_fu_176_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln113_fu_176_p2_carry_n_3,
      CO(3) => \icmp_ln113_fu_176_p2_carry__0_n_3\,
      CO(2) => \icmp_ln113_fu_176_p2_carry__0_n_4\,
      CO(1) => \icmp_ln113_fu_176_p2_carry__0_n_5\,
      CO(0) => \icmp_ln113_fu_176_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_fu_176_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln113_fu_176_p2_carry__0_i_1_n_3\,
      S(2) => \icmp_ln113_fu_176_p2_carry__0_i_2_n_3\,
      S(1) => \icmp_ln113_fu_176_p2_carry__0_i_3_n_3\,
      S(0) => \icmp_ln113_fu_176_p2_carry__0_i_4_n_3\
    );
\icmp_ln113_fu_176_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_221(22),
      I1 => sub9_i_reg_221(21),
      I2 => sub9_i_reg_221(23),
      O => \icmp_ln113_fu_176_p2_carry__0_i_1_n_3\
    );
\icmp_ln113_fu_176_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_221(19),
      I1 => sub9_i_reg_221(18),
      I2 => sub9_i_reg_221(20),
      O => \icmp_ln113_fu_176_p2_carry__0_i_2_n_3\
    );
\icmp_ln113_fu_176_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_221(16),
      I1 => sub9_i_reg_221(15),
      I2 => sub9_i_reg_221(17),
      O => \icmp_ln113_fu_176_p2_carry__0_i_3_n_3\
    );
\icmp_ln113_fu_176_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_221(13),
      I1 => sub9_i_reg_221(12),
      I2 => sub9_i_reg_221(14),
      O => \icmp_ln113_fu_176_p2_carry__0_i_4_n_3\
    );
\icmp_ln113_fu_176_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln113_fu_176_p2_carry__0_n_3\,
      CO(3) => \NLW_icmp_ln113_fu_176_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln113_fu_176_p2,
      CO(1) => \icmp_ln113_fu_176_p2_carry__1_n_5\,
      CO(0) => \icmp_ln113_fu_176_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln113_fu_176_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln113_fu_176_p2_carry__1_i_1_n_3\,
      S(1) => \icmp_ln113_fu_176_p2_carry__1_i_2_n_3\,
      S(0) => \icmp_ln113_fu_176_p2_carry__1_i_3_n_3\
    );
\icmp_ln113_fu_176_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub9_i_reg_221(30),
      I1 => sub9_i_reg_221(31),
      O => \icmp_ln113_fu_176_p2_carry__1_i_1_n_3\
    );
\icmp_ln113_fu_176_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_221(28),
      I1 => sub9_i_reg_221(27),
      I2 => sub9_i_reg_221(29),
      O => \icmp_ln113_fu_176_p2_carry__1_i_2_n_3\
    );
\icmp_ln113_fu_176_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub9_i_reg_221(25),
      I1 => sub9_i_reg_221(24),
      I2 => sub9_i_reg_221(26),
      O => \icmp_ln113_fu_176_p2_carry__1_i_3_n_3\
    );
icmp_ln113_fu_176_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_127(11),
      I1 => sub9_i_reg_221(11),
      I2 => i_reg_127(9),
      I3 => sub9_i_reg_221(9),
      I4 => sub9_i_reg_221(10),
      I5 => i_reg_127(10),
      O => icmp_ln113_fu_176_p2_carry_i_1_n_3
    );
icmp_ln113_fu_176_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_127(6),
      I1 => sub9_i_reg_221(6),
      I2 => i_reg_127(7),
      I3 => sub9_i_reg_221(7),
      I4 => sub9_i_reg_221(8),
      I5 => i_reg_127(8),
      O => icmp_ln113_fu_176_p2_carry_i_2_n_3
    );
icmp_ln113_fu_176_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_127(3),
      I1 => sub9_i_reg_221(3),
      I2 => i_reg_127(4),
      I3 => sub9_i_reg_221(4),
      I4 => sub9_i_reg_221(5),
      I5 => i_reg_127(5),
      O => icmp_ln113_fu_176_p2_carry_i_3_n_3
    );
icmp_ln113_fu_176_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => i_reg_127(2),
      I1 => sub9_i_reg_221(2),
      I2 => i_reg_127(0),
      I3 => sub9_i_reg_221(0),
      I4 => sub9_i_reg_221(1),
      I5 => i_reg_127(1),
      O => icmp_ln113_fu_176_p2_carry_i_4_n_3
    );
\icmp_ln113_reg_235[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => icmp_ln113_fu_176_p2,
      I1 => icmp_ln106_fu_171_p2,
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln113_reg_235,
      O => \icmp_ln113_reg_235[0]_i_1_n_3\
    );
\icmp_ln113_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln113_reg_235[0]_i_1_n_3\,
      Q => icmp_ln113_reg_235,
      R => '0'
    );
\j_reg_138[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_138_reg(0),
      O => \j_reg_138[0]_i_4_n_3\
    );
\j_reg_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[0]_i_3_n_10\,
      Q => j_reg_138_reg(0),
      R => j_reg_138
    );
\j_reg_138_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_reg_138_reg[0]_i_3_n_3\,
      CO(2) => \j_reg_138_reg[0]_i_3_n_4\,
      CO(1) => \j_reg_138_reg[0]_i_3_n_5\,
      CO(0) => \j_reg_138_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_reg_138_reg[0]_i_3_n_7\,
      O(2) => \j_reg_138_reg[0]_i_3_n_8\,
      O(1) => \j_reg_138_reg[0]_i_3_n_9\,
      O(0) => \j_reg_138_reg[0]_i_3_n_10\,
      S(3 downto 1) => j_reg_138_reg(3 downto 1),
      S(0) => \j_reg_138[0]_i_4_n_3\
    );
\j_reg_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[8]_i_1_n_8\,
      Q => j_reg_138_reg(10),
      R => j_reg_138
    );
\j_reg_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[8]_i_1_n_7\,
      Q => j_reg_138_reg(11),
      R => j_reg_138
    );
\j_reg_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[0]_i_3_n_9\,
      Q => j_reg_138_reg(1),
      R => j_reg_138
    );
\j_reg_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[0]_i_3_n_8\,
      Q => j_reg_138_reg(2),
      R => j_reg_138
    );
\j_reg_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[0]_i_3_n_7\,
      Q => j_reg_138_reg(3),
      R => j_reg_138
    );
\j_reg_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[4]_i_1_n_10\,
      Q => j_reg_138_reg(4),
      R => j_reg_138
    );
\j_reg_138_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_138_reg[0]_i_3_n_3\,
      CO(3) => \j_reg_138_reg[4]_i_1_n_3\,
      CO(2) => \j_reg_138_reg[4]_i_1_n_4\,
      CO(1) => \j_reg_138_reg[4]_i_1_n_5\,
      CO(0) => \j_reg_138_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_138_reg[4]_i_1_n_7\,
      O(2) => \j_reg_138_reg[4]_i_1_n_8\,
      O(1) => \j_reg_138_reg[4]_i_1_n_9\,
      O(0) => \j_reg_138_reg[4]_i_1_n_10\,
      S(3 downto 0) => j_reg_138_reg(7 downto 4)
    );
\j_reg_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[4]_i_1_n_9\,
      Q => j_reg_138_reg(5),
      R => j_reg_138
    );
\j_reg_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[4]_i_1_n_8\,
      Q => j_reg_138_reg(6),
      R => j_reg_138
    );
\j_reg_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[4]_i_1_n_7\,
      Q => j_reg_138_reg(7),
      R => j_reg_138
    );
\j_reg_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[8]_i_1_n_10\,
      Q => j_reg_138_reg(8),
      R => j_reg_138
    );
\j_reg_138_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_reg_138_reg[4]_i_1_n_3\,
      CO(3) => \NLW_j_reg_138_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_reg_138_reg[8]_i_1_n_4\,
      CO(1) => \j_reg_138_reg[8]_i_1_n_5\,
      CO(0) => \j_reg_138_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_reg_138_reg[8]_i_1_n_7\,
      O(2) => \j_reg_138_reg[8]_i_1_n_8\,
      O(1) => \j_reg_138_reg[8]_i_1_n_9\,
      O(0) => \j_reg_138_reg[8]_i_1_n_10\,
      S(3 downto 0) => j_reg_138_reg(11 downto 8)
    );
\j_reg_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1380,
      D => \j_reg_138_reg[8]_i_1_n_9\,
      Q => j_reg_138_reg(9),
      R => j_reg_138
    );
regslice_both_dst_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(23 downto 0) => D(23 downto 0),
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      CO(0) => icmp_ln108_fu_191_p2,
      D(3 downto 0) => ap_NS_fsm(3 downto 0),
      E(0) => regslice_both_dst_V_data_V_U_apdone_blk,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      SR(0) => \^xfmat2axis_24_9_2160_3840_1_u0_img_cols_read\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[2]\ => regslice_both_dst_V_data_V_U_n_16,
      \ap_CS_fsm_reg[2]_0\ => regslice_both_dst_V_data_V_U_n_19,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm[2]_i_3_n_3\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => regslice_both_dst_V_data_V_U_n_4,
      ap_rst_n_1 => regslice_both_dst_V_data_V_U_n_5,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_249 => axi_last_V_reg_249,
      \axi_last_V_reg_249_reg[0]\(0) => icmp_ln113_1_fu_196_p2,
      dst_TDATA(23 downto 0) => dst_TDATA(23 downto 0),
      dst_TREADY => dst_TREADY,
      icmp_ln108_reg_245 => icmp_ln108_reg_245,
      icmp_ln108_reg_245_pp0_iter1_reg => icmp_ln108_reg_245_pp0_iter1_reg,
      \icmp_ln108_reg_245_reg[0]\ => \^icmp_ln108_reg_245_reg[0]_0\,
      \icmp_ln108_reg_245_reg[0]_0\ => regslice_both_dst_V_data_V_U_n_18,
      icmp_ln113_reg_235 => icmp_ln113_reg_235,
      \icmp_ln113_reg_235_reg[0]\ => regslice_both_dst_V_data_V_U_n_17,
      internal_empty_n_reg => internal_empty_n_reg,
      j_reg_138 => j_reg_138,
      j_reg_1380 => j_reg_1380,
      \j_reg_138_reg[0]\(0) => icmp_ln106_fu_171_p2,
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_data_empty_n => rgb2hsv_data_empty_n,
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      xfMat2axis_24_9_2160_3840_1_U0_ap_start => xfMat2axis_24_9_2160_3840_1_U0_ap_start
    );
regslice_both_dst_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr_reg_0 => \^icmp_ln108_reg_245_reg[0]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_V_reg_249 => axi_last_V_reg_249,
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY
    );
\rows_reg_206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(0),
      Q => rows_reg_206(0),
      R => '0'
    );
\rows_reg_206_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(10),
      Q => rows_reg_206(10),
      R => '0'
    );
\rows_reg_206_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(11),
      Q => rows_reg_206(11),
      R => '0'
    );
\rows_reg_206_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(12),
      Q => rows_reg_206(12),
      R => '0'
    );
\rows_reg_206_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(13),
      Q => rows_reg_206(13),
      R => '0'
    );
\rows_reg_206_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(14),
      Q => rows_reg_206(14),
      R => '0'
    );
\rows_reg_206_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(15),
      Q => rows_reg_206(15),
      R => '0'
    );
\rows_reg_206_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(16),
      Q => rows_reg_206(16),
      R => '0'
    );
\rows_reg_206_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(17),
      Q => rows_reg_206(17),
      R => '0'
    );
\rows_reg_206_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(18),
      Q => rows_reg_206(18),
      R => '0'
    );
\rows_reg_206_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(19),
      Q => rows_reg_206(19),
      R => '0'
    );
\rows_reg_206_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(1),
      Q => rows_reg_206(1),
      R => '0'
    );
\rows_reg_206_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(20),
      Q => rows_reg_206(20),
      R => '0'
    );
\rows_reg_206_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(21),
      Q => rows_reg_206(21),
      R => '0'
    );
\rows_reg_206_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(22),
      Q => rows_reg_206(22),
      R => '0'
    );
\rows_reg_206_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(23),
      Q => rows_reg_206(23),
      R => '0'
    );
\rows_reg_206_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(24),
      Q => rows_reg_206(24),
      R => '0'
    );
\rows_reg_206_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(25),
      Q => rows_reg_206(25),
      R => '0'
    );
\rows_reg_206_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(26),
      Q => rows_reg_206(26),
      R => '0'
    );
\rows_reg_206_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(27),
      Q => rows_reg_206(27),
      R => '0'
    );
\rows_reg_206_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(28),
      Q => rows_reg_206(28),
      R => '0'
    );
\rows_reg_206_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(29),
      Q => rows_reg_206(29),
      R => '0'
    );
\rows_reg_206_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(2),
      Q => rows_reg_206(2),
      R => '0'
    );
\rows_reg_206_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(30),
      Q => rows_reg_206(30),
      R => '0'
    );
\rows_reg_206_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(31),
      Q => rows_reg_206(31),
      R => '0'
    );
\rows_reg_206_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(3),
      Q => rows_reg_206(3),
      R => '0'
    );
\rows_reg_206_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(4),
      Q => rows_reg_206(4),
      R => '0'
    );
\rows_reg_206_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(5),
      Q => rows_reg_206(5),
      R => '0'
    );
\rows_reg_206_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(6),
      Q => rows_reg_206(6),
      R => '0'
    );
\rows_reg_206_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(7),
      Q => rows_reg_206(7),
      R => '0'
    );
\rows_reg_206_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(8),
      Q => rows_reg_206(8),
      R => '0'
    );
\rows_reg_206_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \rows_reg_206_reg[31]_0\(9),
      Q => rows_reg_206(9),
      R => '0'
    );
\sub9_i_reg_221[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(0),
      O => sub9_i_fu_155_p2(0)
    );
\sub9_i_reg_221[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(12),
      O => \sub9_i_reg_221[12]_i_2_n_3\
    );
\sub9_i_reg_221[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(11),
      O => \sub9_i_reg_221[12]_i_3_n_3\
    );
\sub9_i_reg_221[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(10),
      O => \sub9_i_reg_221[12]_i_4_n_3\
    );
\sub9_i_reg_221[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(9),
      O => \sub9_i_reg_221[12]_i_5_n_3\
    );
\sub9_i_reg_221[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(16),
      O => \sub9_i_reg_221[16]_i_2_n_3\
    );
\sub9_i_reg_221[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(15),
      O => \sub9_i_reg_221[16]_i_3_n_3\
    );
\sub9_i_reg_221[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(14),
      O => \sub9_i_reg_221[16]_i_4_n_3\
    );
\sub9_i_reg_221[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(13),
      O => \sub9_i_reg_221[16]_i_5_n_3\
    );
\sub9_i_reg_221[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(20),
      O => \sub9_i_reg_221[20]_i_2_n_3\
    );
\sub9_i_reg_221[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(19),
      O => \sub9_i_reg_221[20]_i_3_n_3\
    );
\sub9_i_reg_221[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(18),
      O => \sub9_i_reg_221[20]_i_4_n_3\
    );
\sub9_i_reg_221[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(17),
      O => \sub9_i_reg_221[20]_i_5_n_3\
    );
\sub9_i_reg_221[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(24),
      O => \sub9_i_reg_221[24]_i_2_n_3\
    );
\sub9_i_reg_221[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(23),
      O => \sub9_i_reg_221[24]_i_3_n_3\
    );
\sub9_i_reg_221[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(22),
      O => \sub9_i_reg_221[24]_i_4_n_3\
    );
\sub9_i_reg_221[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(21),
      O => \sub9_i_reg_221[24]_i_5_n_3\
    );
\sub9_i_reg_221[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(28),
      O => \sub9_i_reg_221[28]_i_2_n_3\
    );
\sub9_i_reg_221[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(27),
      O => \sub9_i_reg_221[28]_i_3_n_3\
    );
\sub9_i_reg_221[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(26),
      O => \sub9_i_reg_221[28]_i_4_n_3\
    );
\sub9_i_reg_221[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(25),
      O => \sub9_i_reg_221[28]_i_5_n_3\
    );
\sub9_i_reg_221[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(31),
      O => \sub9_i_reg_221[31]_i_2_n_3\
    );
\sub9_i_reg_221[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(30),
      O => \sub9_i_reg_221[31]_i_3_n_3\
    );
\sub9_i_reg_221[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(29),
      O => \sub9_i_reg_221[31]_i_4_n_3\
    );
\sub9_i_reg_221[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(4),
      O => \sub9_i_reg_221[4]_i_2_n_3\
    );
\sub9_i_reg_221[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(3),
      O => \sub9_i_reg_221[4]_i_3_n_3\
    );
\sub9_i_reg_221[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(2),
      O => \sub9_i_reg_221[4]_i_4_n_3\
    );
\sub9_i_reg_221[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(1),
      O => \sub9_i_reg_221[4]_i_5_n_3\
    );
\sub9_i_reg_221[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(8),
      O => \sub9_i_reg_221[8]_i_2_n_3\
    );
\sub9_i_reg_221[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(7),
      O => \sub9_i_reg_221[8]_i_3_n_3\
    );
\sub9_i_reg_221[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(6),
      O => \sub9_i_reg_221[8]_i_4_n_3\
    );
\sub9_i_reg_221[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rows_reg_206_reg[31]_0\(5),
      O => \sub9_i_reg_221[8]_i_5_n_3\
    );
\sub9_i_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(0),
      Q => sub9_i_reg_221(0),
      R => '0'
    );
\sub9_i_reg_221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(10),
      Q => sub9_i_reg_221(10),
      R => '0'
    );
\sub9_i_reg_221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(11),
      Q => sub9_i_reg_221(11),
      R => '0'
    );
\sub9_i_reg_221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(12),
      Q => sub9_i_reg_221(12),
      R => '0'
    );
\sub9_i_reg_221_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[8]_i_1_n_3\,
      CO(3) => \sub9_i_reg_221_reg[12]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[12]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[12]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(12 downto 9),
      O(3 downto 0) => sub9_i_fu_155_p2(12 downto 9),
      S(3) => \sub9_i_reg_221[12]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[12]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[12]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[12]_i_5_n_3\
    );
\sub9_i_reg_221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(13),
      Q => sub9_i_reg_221(13),
      R => '0'
    );
\sub9_i_reg_221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(14),
      Q => sub9_i_reg_221(14),
      R => '0'
    );
\sub9_i_reg_221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(15),
      Q => sub9_i_reg_221(15),
      R => '0'
    );
\sub9_i_reg_221_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(16),
      Q => sub9_i_reg_221(16),
      R => '0'
    );
\sub9_i_reg_221_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[12]_i_1_n_3\,
      CO(3) => \sub9_i_reg_221_reg[16]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[16]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[16]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(16 downto 13),
      O(3 downto 0) => sub9_i_fu_155_p2(16 downto 13),
      S(3) => \sub9_i_reg_221[16]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[16]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[16]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[16]_i_5_n_3\
    );
\sub9_i_reg_221_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(17),
      Q => sub9_i_reg_221(17),
      R => '0'
    );
\sub9_i_reg_221_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(18),
      Q => sub9_i_reg_221(18),
      R => '0'
    );
\sub9_i_reg_221_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(19),
      Q => sub9_i_reg_221(19),
      R => '0'
    );
\sub9_i_reg_221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(1),
      Q => sub9_i_reg_221(1),
      R => '0'
    );
\sub9_i_reg_221_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(20),
      Q => sub9_i_reg_221(20),
      R => '0'
    );
\sub9_i_reg_221_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[16]_i_1_n_3\,
      CO(3) => \sub9_i_reg_221_reg[20]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[20]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[20]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(20 downto 17),
      O(3 downto 0) => sub9_i_fu_155_p2(20 downto 17),
      S(3) => \sub9_i_reg_221[20]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[20]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[20]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[20]_i_5_n_3\
    );
\sub9_i_reg_221_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(21),
      Q => sub9_i_reg_221(21),
      R => '0'
    );
\sub9_i_reg_221_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(22),
      Q => sub9_i_reg_221(22),
      R => '0'
    );
\sub9_i_reg_221_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(23),
      Q => sub9_i_reg_221(23),
      R => '0'
    );
\sub9_i_reg_221_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(24),
      Q => sub9_i_reg_221(24),
      R => '0'
    );
\sub9_i_reg_221_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[20]_i_1_n_3\,
      CO(3) => \sub9_i_reg_221_reg[24]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[24]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[24]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(24 downto 21),
      O(3 downto 0) => sub9_i_fu_155_p2(24 downto 21),
      S(3) => \sub9_i_reg_221[24]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[24]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[24]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[24]_i_5_n_3\
    );
\sub9_i_reg_221_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(25),
      Q => sub9_i_reg_221(25),
      R => '0'
    );
\sub9_i_reg_221_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(26),
      Q => sub9_i_reg_221(26),
      R => '0'
    );
\sub9_i_reg_221_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(27),
      Q => sub9_i_reg_221(27),
      R => '0'
    );
\sub9_i_reg_221_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(28),
      Q => sub9_i_reg_221(28),
      R => '0'
    );
\sub9_i_reg_221_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[24]_i_1_n_3\,
      CO(3) => \sub9_i_reg_221_reg[28]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[28]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[28]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(28 downto 25),
      O(3 downto 0) => sub9_i_fu_155_p2(28 downto 25),
      S(3) => \sub9_i_reg_221[28]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[28]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[28]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[28]_i_5_n_3\
    );
\sub9_i_reg_221_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(29),
      Q => sub9_i_reg_221(29),
      R => '0'
    );
\sub9_i_reg_221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(2),
      Q => sub9_i_reg_221(2),
      R => '0'
    );
\sub9_i_reg_221_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(30),
      Q => sub9_i_reg_221(30),
      R => '0'
    );
\sub9_i_reg_221_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(31),
      Q => sub9_i_reg_221(31),
      R => '0'
    );
\sub9_i_reg_221_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sub9_i_reg_221_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub9_i_reg_221_reg[31]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \rows_reg_206_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub9_i_reg_221_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub9_i_fu_155_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub9_i_reg_221[31]_i_2_n_3\,
      S(1) => \sub9_i_reg_221[31]_i_3_n_3\,
      S(0) => \sub9_i_reg_221[31]_i_4_n_3\
    );
\sub9_i_reg_221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(3),
      Q => sub9_i_reg_221(3),
      R => '0'
    );
\sub9_i_reg_221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(4),
      Q => sub9_i_reg_221(4),
      R => '0'
    );
\sub9_i_reg_221_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub9_i_reg_221_reg[4]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[4]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[4]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[4]_i_1_n_6\,
      CYINIT => \rows_reg_206_reg[31]_0\(0),
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(4 downto 1),
      O(3 downto 0) => sub9_i_fu_155_p2(4 downto 1),
      S(3) => \sub9_i_reg_221[4]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[4]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[4]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[4]_i_5_n_3\
    );
\sub9_i_reg_221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(5),
      Q => sub9_i_reg_221(5),
      R => '0'
    );
\sub9_i_reg_221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(6),
      Q => sub9_i_reg_221(6),
      R => '0'
    );
\sub9_i_reg_221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(7),
      Q => sub9_i_reg_221(7),
      R => '0'
    );
\sub9_i_reg_221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(8),
      Q => sub9_i_reg_221(8),
      R => '0'
    );
\sub9_i_reg_221_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub9_i_reg_221_reg[4]_i_1_n_3\,
      CO(3) => \sub9_i_reg_221_reg[8]_i_1_n_3\,
      CO(2) => \sub9_i_reg_221_reg[8]_i_1_n_4\,
      CO(1) => \sub9_i_reg_221_reg[8]_i_1_n_5\,
      CO(0) => \sub9_i_reg_221_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \rows_reg_206_reg[31]_0\(8 downto 5),
      O(3 downto 0) => sub9_i_fu_155_p2(8 downto 5),
      S(3) => \sub9_i_reg_221[8]_i_2_n_3\,
      S(2) => \sub9_i_reg_221[8]_i_3_n_3\,
      S(1) => \sub9_i_reg_221[8]_i_4_n_3\,
      S(0) => \sub9_i_reg_221[8]_i_5_n_3\
    );
\sub9_i_reg_221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub9_i_fu_155_p2(9),
      Q => sub9_i_reg_221(9),
      R => '0'
    );
\sub_i_reg_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(0),
      O => sub_i_fu_149_p2(0)
    );
\sub_i_reg_216[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(12),
      O => \sub_i_reg_216[12]_i_2_n_3\
    );
\sub_i_reg_216[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(11),
      O => \sub_i_reg_216[12]_i_3_n_3\
    );
\sub_i_reg_216[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(10),
      O => \sub_i_reg_216[12]_i_4_n_3\
    );
\sub_i_reg_216[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(9),
      O => \sub_i_reg_216[12]_i_5_n_3\
    );
\sub_i_reg_216[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(16),
      O => \sub_i_reg_216[16]_i_2_n_3\
    );
\sub_i_reg_216[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(15),
      O => \sub_i_reg_216[16]_i_3_n_3\
    );
\sub_i_reg_216[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(14),
      O => \sub_i_reg_216[16]_i_4_n_3\
    );
\sub_i_reg_216[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(13),
      O => \sub_i_reg_216[16]_i_5_n_3\
    );
\sub_i_reg_216[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(20),
      O => \sub_i_reg_216[20]_i_2_n_3\
    );
\sub_i_reg_216[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(19),
      O => \sub_i_reg_216[20]_i_3_n_3\
    );
\sub_i_reg_216[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(18),
      O => \sub_i_reg_216[20]_i_4_n_3\
    );
\sub_i_reg_216[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(17),
      O => \sub_i_reg_216[20]_i_5_n_3\
    );
\sub_i_reg_216[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(24),
      O => \sub_i_reg_216[24]_i_2_n_3\
    );
\sub_i_reg_216[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(23),
      O => \sub_i_reg_216[24]_i_3_n_3\
    );
\sub_i_reg_216[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(22),
      O => \sub_i_reg_216[24]_i_4_n_3\
    );
\sub_i_reg_216[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(21),
      O => \sub_i_reg_216[24]_i_5_n_3\
    );
\sub_i_reg_216[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(28),
      O => \sub_i_reg_216[28]_i_2_n_3\
    );
\sub_i_reg_216[28]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(27),
      O => \sub_i_reg_216[28]_i_3_n_3\
    );
\sub_i_reg_216[28]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(26),
      O => \sub_i_reg_216[28]_i_4_n_3\
    );
\sub_i_reg_216[28]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(25),
      O => \sub_i_reg_216[28]_i_5_n_3\
    );
\sub_i_reg_216[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(31),
      O => \sub_i_reg_216[31]_i_2_n_3\
    );
\sub_i_reg_216[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(30),
      O => \sub_i_reg_216[31]_i_3_n_3\
    );
\sub_i_reg_216[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(29),
      O => \sub_i_reg_216[31]_i_4_n_3\
    );
\sub_i_reg_216[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(4),
      O => \sub_i_reg_216[4]_i_2_n_3\
    );
\sub_i_reg_216[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(3),
      O => \sub_i_reg_216[4]_i_3_n_3\
    );
\sub_i_reg_216[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(2),
      O => \sub_i_reg_216[4]_i_4_n_3\
    );
\sub_i_reg_216[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(1),
      O => \sub_i_reg_216[4]_i_5_n_3\
    );
\sub_i_reg_216[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(8),
      O => \sub_i_reg_216[8]_i_2_n_3\
    );
\sub_i_reg_216[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(7),
      O => \sub_i_reg_216[8]_i_3_n_3\
    );
\sub_i_reg_216[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(6),
      O => \sub_i_reg_216[8]_i_4_n_3\
    );
\sub_i_reg_216[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cols_reg_211_reg[31]_0\(5),
      O => \sub_i_reg_216[8]_i_5_n_3\
    );
\sub_i_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(0),
      Q => sub_i_reg_216(0),
      R => '0'
    );
\sub_i_reg_216_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(10),
      Q => sub_i_reg_216(10),
      R => '0'
    );
\sub_i_reg_216_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(11),
      Q => sub_i_reg_216(11),
      R => '0'
    );
\sub_i_reg_216_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(12),
      Q => sub_i_reg_216(12),
      R => '0'
    );
\sub_i_reg_216_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[8]_i_1_n_3\,
      CO(3) => \sub_i_reg_216_reg[12]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[12]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[12]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(12 downto 9),
      O(3 downto 0) => sub_i_fu_149_p2(12 downto 9),
      S(3) => \sub_i_reg_216[12]_i_2_n_3\,
      S(2) => \sub_i_reg_216[12]_i_3_n_3\,
      S(1) => \sub_i_reg_216[12]_i_4_n_3\,
      S(0) => \sub_i_reg_216[12]_i_5_n_3\
    );
\sub_i_reg_216_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(13),
      Q => sub_i_reg_216(13),
      R => '0'
    );
\sub_i_reg_216_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(14),
      Q => sub_i_reg_216(14),
      R => '0'
    );
\sub_i_reg_216_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(15),
      Q => sub_i_reg_216(15),
      R => '0'
    );
\sub_i_reg_216_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(16),
      Q => sub_i_reg_216(16),
      R => '0'
    );
\sub_i_reg_216_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[12]_i_1_n_3\,
      CO(3) => \sub_i_reg_216_reg[16]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[16]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[16]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(16 downto 13),
      O(3 downto 0) => sub_i_fu_149_p2(16 downto 13),
      S(3) => \sub_i_reg_216[16]_i_2_n_3\,
      S(2) => \sub_i_reg_216[16]_i_3_n_3\,
      S(1) => \sub_i_reg_216[16]_i_4_n_3\,
      S(0) => \sub_i_reg_216[16]_i_5_n_3\
    );
\sub_i_reg_216_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(17),
      Q => sub_i_reg_216(17),
      R => '0'
    );
\sub_i_reg_216_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(18),
      Q => sub_i_reg_216(18),
      R => '0'
    );
\sub_i_reg_216_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(19),
      Q => sub_i_reg_216(19),
      R => '0'
    );
\sub_i_reg_216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(1),
      Q => sub_i_reg_216(1),
      R => '0'
    );
\sub_i_reg_216_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(20),
      Q => sub_i_reg_216(20),
      R => '0'
    );
\sub_i_reg_216_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[16]_i_1_n_3\,
      CO(3) => \sub_i_reg_216_reg[20]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[20]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[20]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(20 downto 17),
      O(3 downto 0) => sub_i_fu_149_p2(20 downto 17),
      S(3) => \sub_i_reg_216[20]_i_2_n_3\,
      S(2) => \sub_i_reg_216[20]_i_3_n_3\,
      S(1) => \sub_i_reg_216[20]_i_4_n_3\,
      S(0) => \sub_i_reg_216[20]_i_5_n_3\
    );
\sub_i_reg_216_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(21),
      Q => sub_i_reg_216(21),
      R => '0'
    );
\sub_i_reg_216_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(22),
      Q => sub_i_reg_216(22),
      R => '0'
    );
\sub_i_reg_216_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(23),
      Q => sub_i_reg_216(23),
      R => '0'
    );
\sub_i_reg_216_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(24),
      Q => sub_i_reg_216(24),
      R => '0'
    );
\sub_i_reg_216_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[20]_i_1_n_3\,
      CO(3) => \sub_i_reg_216_reg[24]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[24]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[24]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(24 downto 21),
      O(3 downto 0) => sub_i_fu_149_p2(24 downto 21),
      S(3) => \sub_i_reg_216[24]_i_2_n_3\,
      S(2) => \sub_i_reg_216[24]_i_3_n_3\,
      S(1) => \sub_i_reg_216[24]_i_4_n_3\,
      S(0) => \sub_i_reg_216[24]_i_5_n_3\
    );
\sub_i_reg_216_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(25),
      Q => sub_i_reg_216(25),
      R => '0'
    );
\sub_i_reg_216_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(26),
      Q => sub_i_reg_216(26),
      R => '0'
    );
\sub_i_reg_216_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(27),
      Q => sub_i_reg_216(27),
      R => '0'
    );
\sub_i_reg_216_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(28),
      Q => sub_i_reg_216(28),
      R => '0'
    );
\sub_i_reg_216_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[24]_i_1_n_3\,
      CO(3) => \sub_i_reg_216_reg[28]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[28]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[28]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(28 downto 25),
      O(3 downto 0) => sub_i_fu_149_p2(28 downto 25),
      S(3) => \sub_i_reg_216[28]_i_2_n_3\,
      S(2) => \sub_i_reg_216[28]_i_3_n_3\,
      S(1) => \sub_i_reg_216[28]_i_4_n_3\,
      S(0) => \sub_i_reg_216[28]_i_5_n_3\
    );
\sub_i_reg_216_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(29),
      Q => sub_i_reg_216(29),
      R => '0'
    );
\sub_i_reg_216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(2),
      Q => sub_i_reg_216(2),
      R => '0'
    );
\sub_i_reg_216_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(30),
      Q => sub_i_reg_216(30),
      R => '0'
    );
\sub_i_reg_216_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(31),
      Q => sub_i_reg_216(31),
      R => '0'
    );
\sub_i_reg_216_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sub_i_reg_216_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_i_reg_216_reg[31]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[31]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \cols_reg_211_reg[31]_0\(30 downto 29),
      O(3) => \NLW_sub_i_reg_216_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_i_fu_149_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_i_reg_216[31]_i_2_n_3\,
      S(1) => \sub_i_reg_216[31]_i_3_n_3\,
      S(0) => \sub_i_reg_216[31]_i_4_n_3\
    );
\sub_i_reg_216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(3),
      Q => sub_i_reg_216(3),
      R => '0'
    );
\sub_i_reg_216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(4),
      Q => sub_i_reg_216(4),
      R => '0'
    );
\sub_i_reg_216_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_i_reg_216_reg[4]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[4]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[4]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[4]_i_1_n_6\,
      CYINIT => \cols_reg_211_reg[31]_0\(0),
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(4 downto 1),
      O(3 downto 0) => sub_i_fu_149_p2(4 downto 1),
      S(3) => \sub_i_reg_216[4]_i_2_n_3\,
      S(2) => \sub_i_reg_216[4]_i_3_n_3\,
      S(1) => \sub_i_reg_216[4]_i_4_n_3\,
      S(0) => \sub_i_reg_216[4]_i_5_n_3\
    );
\sub_i_reg_216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(5),
      Q => sub_i_reg_216(5),
      R => '0'
    );
\sub_i_reg_216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(6),
      Q => sub_i_reg_216(6),
      R => '0'
    );
\sub_i_reg_216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(7),
      Q => sub_i_reg_216(7),
      R => '0'
    );
\sub_i_reg_216_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(8),
      Q => sub_i_reg_216(8),
      R => '0'
    );
\sub_i_reg_216_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_i_reg_216_reg[4]_i_1_n_3\,
      CO(3) => \sub_i_reg_216_reg[8]_i_1_n_3\,
      CO(2) => \sub_i_reg_216_reg[8]_i_1_n_4\,
      CO(1) => \sub_i_reg_216_reg[8]_i_1_n_5\,
      CO(0) => \sub_i_reg_216_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => \cols_reg_211_reg[31]_0\(8 downto 5),
      O(3 downto 0) => sub_i_fu_149_p2(8 downto 5),
      S(3) => \sub_i_reg_216[8]_i_2_n_3\,
      S(2) => \sub_i_reg_216[8]_i_3_n_3\,
      S(1) => \sub_i_reg_216[8]_i_4_n_3\,
      S(0) => \sub_i_reg_216[8]_i_5_n_3\
    );
\sub_i_reg_216_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => sub_i_fu_149_p2(9),
      Q => sub_i_reg_216(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_0_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sext_ln157_fu_472_p1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    imgInput_rows_c9_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    imgInput_cols_c10_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    rgb2hsv_data_full_n : in STD_LOGIC;
    imgInput_data_empty_n : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : in STD_LOGIC;
    imgInput_cols_c10_empty_n : in STD_LOGIC;
    imgInput_rows_c9_empty_n : in STD_LOGIC;
    bgr2hsv_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    add_ln157_fu_488_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    add_ln157_1_fu_537_p2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    p_reg_reg_i_26_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce_0 : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[0]_2\ : in STD_LOGIC;
    \mOutPtr_reg[0]_3\ : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2axis_24_9_2160_3840_1_U0_ap_start : in STD_LOGIC;
    p_reg_reg_i_26_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgInput_data_dout : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \SRL_SIG[0][4]_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_4_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_4\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][4]_i_1_n_6\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_5\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_6\ : STD_LOGIC;
  signal add_ln157_2_fu_553_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln213_1_fu_390_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln213_1_reg_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln213_1_reg_7660 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_10 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_11 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_12 : STD_LOGIC;
  signal ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal b_V_reg_677 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_V_reg_6770 : STD_LOGIC;
  signal b_V_reg_677_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_V_reg_677_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_V_reg_677_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_V_reg_684 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3\ : STD_LOGIC;
  signal \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3\ : STD_LOGIC;
  signal g_V_reg_684_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_632_ce : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter5_reg : STD_LOGIC;
  signal \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter8_reg : STD_LOGIC;
  signal icmp_ln128_reg_673_pp0_iter9_reg : STD_LOGIC;
  signal \icmp_ln128_reg_673_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_218 : STD_LOGIC;
  signal indvar_flatten_reg_2180 : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_28_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_29_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_30_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_31_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_32_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218[0]_i_5_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_218_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_24_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[32]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[36]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[40]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[44]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[48]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[52]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[56]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[60]_i_1_n_9\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \indvar_flatten_reg_218_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_10 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_100 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_101 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_102 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_103 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_104 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_105 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_106 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_107 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_108 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_109 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_11 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_110 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_111 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_112 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_113 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_114 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_115 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_116 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_117 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_118 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_119 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_12 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_120 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_121 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_122 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_123 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_124 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_125 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_126 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_127 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_128 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_129 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_13 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_130 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_131 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_132 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_133 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_134 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_135 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_136 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_137 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_138 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_139 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_14 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_140 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_141 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_142 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_143 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_144 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_145 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_146 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_147 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_148 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_149 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_15 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_150 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_151 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_152 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_153 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_154 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_155 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_156 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_157 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_158 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_159 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_16 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_160 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_161 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_162 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_163 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_167 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_168 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_17 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_18 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_19 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_20 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_21 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_22 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_23 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_24 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_25 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_26 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_27 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_28 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_29 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_3 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_30 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_31 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_32 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_33 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_34 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_35 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_36 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_37 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_38 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_39 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_4 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_40 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_41 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_42 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_43 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_44 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_45 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_46 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_47 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_48 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_49 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_5 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_50 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_51 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_52 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_53 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_54 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_55 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_56 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_57 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_58 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_59 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_6 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_60 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_61 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_62 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_63 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_64 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_65 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_66 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_67 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_68 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_69 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_7 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_70 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_71 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_72 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_73 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_74 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_75 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_76 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_77 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_78 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_79 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_8 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_80 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_81 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_82 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_83 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_84 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_85 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_86 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_87 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_88 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_89 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_9 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_90 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_91 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_92 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_93 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_94 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_95 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_96 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_97 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_98 : STD_LOGIC;
  signal mul_32ns_32ns_64_1_1_U26_n_99 : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[0]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[10]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[11]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[12]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[13]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[14]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[15]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[16]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[1]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[2]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[3]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[4]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[5]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[6]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[7]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[8]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg[9]__0_n_3\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_100\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_101\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_102\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_103\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_104\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_105\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_106\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_107\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_108\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_61\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_62\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_63\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_64\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_65\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_66\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_67\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_68\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_69\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_70\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_71\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_72\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_73\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_74\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_75\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_76\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_77\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_78\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_79\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_80\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_81\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_82\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_83\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_84\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_85\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_86\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_87\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_88\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_89\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_90\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_91\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_92\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_93\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_94\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_95\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_96\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_97\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_98\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg__0_n_99\ : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_100 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_101 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_102 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_103 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_104 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_105 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_106 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_107 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_108 : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[0]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[10]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[11]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[12]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[13]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[14]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[15]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[16]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[1]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[2]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[3]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[4]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[5]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[6]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[7]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[8]\ : STD_LOGIC;
  signal \mul_ln73_reg_663_reg_n_3_[9]\ : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_61 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_62 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_63 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_64 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_65 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_66 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_67 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_68 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_69 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_70 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_71 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_72 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_73 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_74 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_75 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_76 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_77 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_78 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_79 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_80 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_81 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_82 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_83 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_84 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_85 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_86 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_87 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_88 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_89 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_90 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_91 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_92 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_93 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_94 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_95 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_96 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_97 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_98 : STD_LOGIC;
  signal mul_ln73_reg_663_reg_n_99 : STD_LOGIC;
  signal op_assign_1_reg_8190 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_reg_reg_i_100_n_3 : STD_LOGIC;
  signal p_reg_reg_i_101_n_3 : STD_LOGIC;
  signal p_reg_reg_i_102_n_3 : STD_LOGIC;
  signal p_reg_reg_i_103_n_3 : STD_LOGIC;
  signal p_reg_reg_i_104_n_3 : STD_LOGIC;
  signal p_reg_reg_i_105_n_3 : STD_LOGIC;
  signal p_reg_reg_i_106_n_3 : STD_LOGIC;
  signal p_reg_reg_i_107_n_3 : STD_LOGIC;
  signal p_reg_reg_i_108_n_3 : STD_LOGIC;
  signal p_reg_reg_i_109_n_3 : STD_LOGIC;
  signal p_reg_reg_i_25_n_6 : STD_LOGIC;
  signal p_reg_reg_i_26_n_3 : STD_LOGIC;
  signal p_reg_reg_i_26_n_4 : STD_LOGIC;
  signal p_reg_reg_i_26_n_5 : STD_LOGIC;
  signal p_reg_reg_i_26_n_6 : STD_LOGIC;
  signal p_reg_reg_i_27_n_3 : STD_LOGIC;
  signal p_reg_reg_i_27_n_4 : STD_LOGIC;
  signal p_reg_reg_i_27_n_5 : STD_LOGIC;
  signal p_reg_reg_i_27_n_6 : STD_LOGIC;
  signal p_reg_reg_i_28_n_3 : STD_LOGIC;
  signal p_reg_reg_i_28_n_4 : STD_LOGIC;
  signal p_reg_reg_i_28_n_5 : STD_LOGIC;
  signal p_reg_reg_i_28_n_6 : STD_LOGIC;
  signal p_reg_reg_i_29_n_6 : STD_LOGIC;
  signal p_reg_reg_i_30_n_3 : STD_LOGIC;
  signal p_reg_reg_i_30_n_4 : STD_LOGIC;
  signal p_reg_reg_i_30_n_5 : STD_LOGIC;
  signal p_reg_reg_i_30_n_6 : STD_LOGIC;
  signal p_reg_reg_i_31_n_3 : STD_LOGIC;
  signal p_reg_reg_i_31_n_4 : STD_LOGIC;
  signal p_reg_reg_i_31_n_5 : STD_LOGIC;
  signal p_reg_reg_i_31_n_6 : STD_LOGIC;
  signal p_reg_reg_i_32_n_3 : STD_LOGIC;
  signal p_reg_reg_i_33_n_3 : STD_LOGIC;
  signal p_reg_reg_i_36_n_3 : STD_LOGIC;
  signal p_reg_reg_i_37_n_3 : STD_LOGIC;
  signal p_reg_reg_i_38_n_3 : STD_LOGIC;
  signal p_reg_reg_i_39_n_3 : STD_LOGIC;
  signal p_reg_reg_i_44_n_3 : STD_LOGIC;
  signal p_reg_reg_i_45_n_3 : STD_LOGIC;
  signal p_reg_reg_i_46_n_3 : STD_LOGIC;
  signal p_reg_reg_i_47_n_3 : STD_LOGIC;
  signal p_reg_reg_i_52_n_3 : STD_LOGIC;
  signal p_reg_reg_i_53_n_3 : STD_LOGIC;
  signal p_reg_reg_i_54_n_3 : STD_LOGIC;
  signal p_reg_reg_i_55_n_3 : STD_LOGIC;
  signal p_reg_reg_i_56_n_3 : STD_LOGIC;
  signal p_reg_reg_i_57_n_3 : STD_LOGIC;
  signal p_reg_reg_i_58_n_3 : STD_LOGIC;
  signal p_reg_reg_i_59_n_3 : STD_LOGIC;
  signal p_reg_reg_i_60_n_3 : STD_LOGIC;
  signal p_reg_reg_i_61_n_3 : STD_LOGIC;
  signal p_reg_reg_i_62_n_3 : STD_LOGIC;
  signal p_reg_reg_i_63_n_3 : STD_LOGIC;
  signal p_reg_reg_i_69_n_3 : STD_LOGIC;
  signal p_reg_reg_i_69_n_4 : STD_LOGIC;
  signal p_reg_reg_i_69_n_5 : STD_LOGIC;
  signal p_reg_reg_i_69_n_6 : STD_LOGIC;
  signal p_reg_reg_i_88_n_3 : STD_LOGIC;
  signal p_reg_reg_i_89_n_3 : STD_LOGIC;
  signal p_reg_reg_i_90_n_3 : STD_LOGIC;
  signal p_reg_reg_i_91_n_3 : STD_LOGIC;
  signal p_reg_reg_i_95_n_3 : STD_LOGIC;
  signal p_reg_reg_i_95_n_4 : STD_LOGIC;
  signal p_reg_reg_i_95_n_5 : STD_LOGIC;
  signal p_reg_reg_i_95_n_6 : STD_LOGIC;
  signal p_reg_reg_i_96_n_3 : STD_LOGIC;
  signal p_reg_reg_i_96_n_4 : STD_LOGIC;
  signal p_reg_reg_i_96_n_5 : STD_LOGIC;
  signal p_reg_reg_i_96_n_6 : STD_LOGIC;
  signal p_reg_reg_i_97_n_3 : STD_LOGIC;
  signal p_reg_reg_i_97_n_4 : STD_LOGIC;
  signal p_reg_reg_i_97_n_5 : STD_LOGIC;
  signal p_reg_reg_i_97_n_6 : STD_LOGIC;
  signal p_reg_reg_i_98_n_3 : STD_LOGIC;
  signal p_reg_reg_i_99_n_3 : STD_LOGIC;
  signal r_V_reg_690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_V_reg_690_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_V_reg_690_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ret_14_fu_445_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln159_fu_609_p30 : STD_LOGIC;
  signal sext_ln157_2_fu_521_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sext_ln157_3_fu_549_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal trunc_ln159_1_fu_600_p4 : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal vg_fu_403_p2 : STD_LOGIC;
  signal vg_reg_778 : STD_LOGIC;
  signal \vg_reg_778[0]_i_2_n_3\ : STD_LOGIC;
  signal \vg_reg_778[0]_i_3_n_3\ : STD_LOGIC;
  signal \vg_reg_778[0]_i_4_n_3\ : STD_LOGIC;
  signal \vg_reg_778_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \vg_reg_778_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \vg_reg_778_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal vmin_V_fu_348_p20_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vmin_V_reg_745 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal vmin_V_reg_7450 : STD_LOGIC;
  signal vmin_V_reg_745_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 : STD_LOGIC;
  signal void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal vr_fu_395_p2 : STD_LOGIC;
  signal vr_reg_772 : STD_LOGIC;
  signal \vr_reg_772[0]_i_3_n_3\ : STD_LOGIC;
  signal \vr_reg_772[0]_i_4_n_3\ : STD_LOGIC;
  signal \vr_reg_772[0]_i_5_n_3\ : STD_LOGIC;
  signal \vr_reg_772_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \vr_reg_772_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \vr_reg_772_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_20 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_29 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_30 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_31 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_32 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_33 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_34 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_35 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_36 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_37 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_38 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_39 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_40 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_41 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_42 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_43 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_44 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_61 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_63 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_64 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_65 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_66 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_67 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_68 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_69 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_70 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_71 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_72 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_73 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_74 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_75 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_76 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_77 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_78 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_79 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_80 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_81 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_82 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_83 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_84 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_85 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_86 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_87 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_88 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_U_n_89 : STD_LOGIC;
  signal xf_cv_icvSaturate8u_cv_load_reg_719 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_1_reg_730_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\ : STD_LOGIC;
  signal \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\ : STD_LOGIC;
  signal zext_ln123_reg_696_pp0_iter4_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_reg_696_pp0_iter5_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_reg_696_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln123_reg_696_reg0 : STD_LOGIC;
  signal zext_ln1347_1_reg_735 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3\ : STD_LOGIC;
  signal \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3\ : STD_LOGIC;
  signal zext_ln1347_reg_703_pp0_iter5_reg_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln1347_reg_703_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln215_1_reg_750_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_i_25_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_25_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_29_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_29_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_71_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_71_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_i_74_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_74_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][7]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg ";
  attribute srl_name of \add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4 ";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg ";
  attribute srl_name of \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/g_V_reg_684_pp0_iter3_reg_reg[7]_srl2 ";
  attribute srl_bus_name of \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg ";
  attribute srl_name of \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2 ";
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[32]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[36]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[40]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[44]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[48]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[52]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[56]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[60]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_reg_218_reg[8]_i_1\ : label is 11;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mul_ln73_reg_663_reg : label is "{SYNTH-10 {cell *THIS*} {string 16x16 4}}";
  attribute METHODOLOGY_DRC_VIOS of \mul_ln73_reg_663_reg__0\ : label is "{SYNTH-10 {cell *THIS*} {string 18x16 4}}";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg ";
  attribute srl_name of \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\bgr2hsv_9_2160_3840_1_U0/zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2 ";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  p_0_in(7 downto 0) <= \^p_0_in\(7 downto 0);
  shiftReg_ce <= \^shiftreg_ce\;
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FD000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => imgInput_data_empty_n,
      I2 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I3 => rgb2hsv_data_full_n,
      I4 => ap_enable_reg_pp0_iter10_reg_n_3,
      I5 => icmp_ln128_reg_673_pp0_iter9_reg,
      O => \^shiftreg_ce\
    );
\SRL_SIG[0][4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln159_1_fu_600_p4(4),
      O => \SRL_SIG[0][4]_i_2_n_3\
    );
\SRL_SIG[0][4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln159_fu_609_p30,
      I1 => trunc_ln159_1_fu_600_p4(2),
      O => \SRL_SIG[0][4]_i_4_n_3\
    );
\SRL_SIG_reg[0][4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][4]_i_1_n_3\,
      CO(2) => \SRL_SIG_reg[0][4]_i_1_n_4\,
      CO(1) => \SRL_SIG_reg[0][4]_i_1_n_5\,
      CO(0) => \SRL_SIG_reg[0][4]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \SRL_SIG[0][4]_i_2_n_3\,
      DI(2) => '0',
      DI(1) => select_ln159_fu_609_p30,
      DI(0) => '0',
      O(3 downto 0) => D(4 downto 1),
      S(3) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_13,
      S(2) => trunc_ln159_1_fu_600_p4(3),
      S(1) => \SRL_SIG[0][4]_i_4_n_3\,
      S(0) => trunc_ln159_1_fu_600_p4(1)
    );
\SRL_SIG_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][4]_i_1_n_3\,
      CO(3 downto 2) => \NLW_SRL_SIG_reg[0][7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \SRL_SIG_reg[0][7]_i_1_n_5\,
      CO(0) => \SRL_SIG_reg[0][7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => trunc_ln159_1_fu_600_p4(5 downto 4),
      O(3) => \NLW_SRL_SIG_reg[0][7]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(7 downto 5),
      S(3) => '0',
      S(2) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_10,
      S(1) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_11,
      S(0) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_12
    );
\add_ln213_1_reg_766[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => icmp_ln128_reg_673_pp0_iter4_reg,
      O => add_ln213_1_reg_7660
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(0),
      Q => D(16)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(1),
      Q => D(17)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(2),
      Q => D(18)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(3),
      Q => D(19)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(4),
      Q => D(20)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(5),
      Q => D(21)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(6),
      Q => D(22)
    );
\add_ln213_1_reg_766_pp0_iter9_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln213_1_reg_766(7),
      Q => D(23)
    );
\add_ln213_1_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(0),
      Q => add_ln213_1_reg_766(0),
      R => '0'
    );
\add_ln213_1_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(1),
      Q => add_ln213_1_reg_766(1),
      R => '0'
    );
\add_ln213_1_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(2),
      Q => add_ln213_1_reg_766(2),
      R => '0'
    );
\add_ln213_1_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(3),
      Q => add_ln213_1_reg_766(3),
      R => '0'
    );
\add_ln213_1_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(4),
      Q => add_ln213_1_reg_766(4),
      R => '0'
    );
\add_ln213_1_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(5),
      Q => add_ln213_1_reg_766(5),
      R => '0'
    );
\add_ln213_1_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(6),
      Q => add_ln213_1_reg_766(6),
      R => '0'
    );
\add_ln213_1_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => add_ln213_1_fu_390_p2(7),
      Q => add_ln213_1_reg_766(7),
      R => '0'
    );
ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_ama_addmuladd_13s_9s_17ns_13ns_30_4_1
     port map (
      B(16 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0(16 downto 0),
      CO(0) => p_reg_reg_i_25_n_6,
      P(6) => select_ln159_fu_609_p30,
      P(5 downto 1) => trunc_ln159_1_fu_600_p4(5 downto 1),
      P(0) => D(0),
      S(2) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_10,
      S(1) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_11,
      S(0) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_12,
      add_ln157_2_fu_553_p2(11 downto 0) => add_ln157_2_fu_553_p2(11 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      grp_fu_632_ce => grp_fu_632_ce,
      icmp_ln128_reg_673_pp0_iter5_reg => icmp_ln128_reg_673_pp0_iter5_reg,
      p_reg_reg(0) => ama_addmuladd_13s_9s_17ns_13ns_30_4_1_U28_n_13,
      p_reg_reg_0(0) => p_reg_reg_i_29_n_6,
      ret_14_fu_445_p20_out(7 downto 0) => ret_14_fu_445_p20_out(7 downto 0),
      vr_reg_772 => vr_reg_772
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70F0"
    )
        port map (
      I0 => imgInput_cols_c10_empty_n,
      I1 => imgInput_rows_c9_empty_n,
      I2 => \^q\(0),
      I3 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I4 => \^q\(1),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^q\(1),
      I3 => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mul_32ns_32ns_64_1_1_U26_n_167,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter9,
      I1 => ap_enable_reg_pp0_iter10_reg_n_3,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_CS_fsm_state2,
      O => ap_enable_reg_pp0_iter10_i_1_n_3
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10_i_1_n_3,
      Q => ap_enable_reg_pp0_iter10_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => mul_32ns_32ns_64_1_1_U26_n_163,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_3,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\b_V_reg_677_pp0_iter2_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB00FBFBFBFB"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter9_reg,
      I1 => ap_enable_reg_pp0_iter10_reg_n_3,
      I2 => rgb2hsv_data_full_n,
      I3 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I4 => imgInput_data_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => ap_block_pp0_stage0_subdone
    );
\b_V_reg_677_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(0),
      Q => b_V_reg_677_pp0_iter2_reg(0),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(1),
      Q => b_V_reg_677_pp0_iter2_reg(1),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(2),
      Q => b_V_reg_677_pp0_iter2_reg(2),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(3),
      Q => b_V_reg_677_pp0_iter2_reg(3),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(4),
      Q => b_V_reg_677_pp0_iter2_reg(4),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(5),
      Q => b_V_reg_677_pp0_iter2_reg(5),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(6),
      Q => b_V_reg_677_pp0_iter2_reg(6),
      R => '0'
    );
\b_V_reg_677_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677(7),
      Q => b_V_reg_677_pp0_iter2_reg(7),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(0),
      Q => b_V_reg_677_pp0_iter3_reg(0),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(1),
      Q => b_V_reg_677_pp0_iter3_reg(1),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(2),
      Q => b_V_reg_677_pp0_iter3_reg(2),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(3),
      Q => b_V_reg_677_pp0_iter3_reg(3),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(4),
      Q => b_V_reg_677_pp0_iter3_reg(4),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(5),
      Q => b_V_reg_677_pp0_iter3_reg(5),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(6),
      Q => b_V_reg_677_pp0_iter3_reg(6),
      R => '0'
    );
\b_V_reg_677_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter2_reg(7),
      Q => b_V_reg_677_pp0_iter3_reg(7),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(0),
      Q => b_V_reg_677_pp0_iter4_reg(0),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(1),
      Q => b_V_reg_677_pp0_iter4_reg(1),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(2),
      Q => b_V_reg_677_pp0_iter4_reg(2),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(3),
      Q => b_V_reg_677_pp0_iter4_reg(3),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(4),
      Q => b_V_reg_677_pp0_iter4_reg(4),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(5),
      Q => b_V_reg_677_pp0_iter4_reg(5),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(6),
      Q => b_V_reg_677_pp0_iter4_reg(6),
      R => '0'
    );
\b_V_reg_677_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_V_reg_677_pp0_iter3_reg(7),
      Q => b_V_reg_677_pp0_iter4_reg(7),
      R => '0'
    );
\b_V_reg_677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(0),
      Q => b_V_reg_677(0),
      R => '0'
    );
\b_V_reg_677_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(1),
      Q => b_V_reg_677(1),
      R => '0'
    );
\b_V_reg_677_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(2),
      Q => b_V_reg_677(2),
      R => '0'
    );
\b_V_reg_677_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(3),
      Q => b_V_reg_677(3),
      R => '0'
    );
\b_V_reg_677_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(4),
      Q => b_V_reg_677(4),
      R => '0'
    );
\b_V_reg_677_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(5),
      Q => b_V_reg_677(5),
      R => '0'
    );
\b_V_reg_677_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(6),
      Q => b_V_reg_677(6),
      R => '0'
    );
\b_V_reg_677_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(7),
      Q => b_V_reg_677(7),
      R => '0'
    );
\g_V_reg_684[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      O => b_V_reg_6770
    );
\g_V_reg_684_pp0_iter3_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(0),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(1),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(2),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(3),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(4),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(5),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(6),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter3_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => g_V_reg_684(7),
      Q => \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3\
    );
\g_V_reg_684_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[0]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(0),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[1]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(1),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[2]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(2),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[3]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(3),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[4]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(4),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[5]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(5),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[6]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(6),
      R => '0'
    );
\g_V_reg_684_pp0_iter4_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \g_V_reg_684_pp0_iter3_reg_reg[7]_srl2_n_3\,
      Q => g_V_reg_684_pp0_iter4_reg(7),
      R => '0'
    );
\g_V_reg_684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(8),
      Q => g_V_reg_684(0),
      R => '0'
    );
\g_V_reg_684_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(9),
      Q => g_V_reg_684(1),
      R => '0'
    );
\g_V_reg_684_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(10),
      Q => g_V_reg_684(2),
      R => '0'
    );
\g_V_reg_684_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(11),
      Q => g_V_reg_684(3),
      R => '0'
    );
\g_V_reg_684_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(12),
      Q => g_V_reg_684(4),
      R => '0'
    );
\g_V_reg_684_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(13),
      Q => g_V_reg_684(5),
      R => '0'
    );
\g_V_reg_684_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(14),
      Q => g_V_reg_684(6),
      R => '0'
    );
\g_V_reg_684_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(15),
      Q => g_V_reg_684(7),
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => icmp_ln128_reg_673_pp0_iter1_reg,
      O => \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3\
    );
\icmp_ln128_reg_673_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln128_reg_673_pp0_iter1_reg[0]_i_1_n_3\,
      Q => icmp_ln128_reg_673_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter1_reg,
      Q => icmp_ln128_reg_673_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter2_reg,
      Q => icmp_ln128_reg_673_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter3_reg,
      Q => icmp_ln128_reg_673_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter4_reg,
      Q => icmp_ln128_reg_673_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln128_reg_673_pp0_iter5_reg,
      Q => \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3\
    );
\icmp_ln128_reg_673_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln128_reg_673_pp0_iter7_reg_reg[0]_srl2_n_3\,
      Q => icmp_ln128_reg_673_pp0_iter8_reg,
      R => '0'
    );
\icmp_ln128_reg_673_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln128_reg_673_pp0_iter8_reg,
      Q => icmp_ln128_reg_673_pp0_iter9_reg,
      R => '0'
    );
\icmp_ln128_reg_673_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mul_32ns_32ns_64_1_1_U26_n_168,
      Q => \icmp_ln128_reg_673_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_218[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(13),
      I1 => \mul_ln73_reg_663_reg[13]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(12),
      I3 => \mul_ln73_reg_663_reg[12]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[14]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(14),
      O => \indvar_flatten_reg_218[0]_i_28_n_3\
    );
\indvar_flatten_reg_218[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(10),
      I1 => \mul_ln73_reg_663_reg[10]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(9),
      I3 => \mul_ln73_reg_663_reg[9]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[11]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(11),
      O => \indvar_flatten_reg_218[0]_i_29_n_3\
    );
\indvar_flatten_reg_218[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(7),
      I1 => \mul_ln73_reg_663_reg[7]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(6),
      I3 => \mul_ln73_reg_663_reg[6]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[8]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(8),
      O => \indvar_flatten_reg_218[0]_i_30_n_3\
    );
\indvar_flatten_reg_218[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(4),
      I1 => \mul_ln73_reg_663_reg[4]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(3),
      I3 => \mul_ln73_reg_663_reg[3]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[5]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(5),
      O => \indvar_flatten_reg_218[0]_i_31_n_3\
    );
\indvar_flatten_reg_218[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(1),
      I1 => \mul_ln73_reg_663_reg[1]__0_n_3\,
      I2 => indvar_flatten_reg_218_reg(0),
      I3 => \mul_ln73_reg_663_reg[0]__0_n_3\,
      I4 => \mul_ln73_reg_663_reg[2]__0_n_3\,
      I5 => indvar_flatten_reg_218_reg(2),
      O => \indvar_flatten_reg_218[0]_i_32_n_3\
    );
\indvar_flatten_reg_218[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_218_reg(0),
      O => \indvar_flatten_reg_218[0]_i_5_n_3\
    );
\indvar_flatten_reg_218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_10\,
      Q => indvar_flatten_reg_218_reg(0),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_24_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_24_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_24_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_24_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_indvar_flatten_reg_218_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \indvar_flatten_reg_218[0]_i_29_n_3\,
      S(2) => \indvar_flatten_reg_218[0]_i_30_n_3\,
      S(1) => \indvar_flatten_reg_218[0]_i_31_n_3\,
      S(0) => \indvar_flatten_reg_218[0]_i_32_n_3\
    );
\indvar_flatten_reg_218_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_reg_218_reg[0]_i_3_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[0]_i_3_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[0]_i_3_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_reg_218_reg[0]_i_3_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[0]_i_3_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[0]_i_3_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[0]_i_3_n_10\,
      S(3 downto 1) => indvar_flatten_reg_218_reg(3 downto 1),
      S(0) => \indvar_flatten_reg_218[0]_i_5_n_3\
    );
\indvar_flatten_reg_218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(10),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(11),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(12),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[12]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[12]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[12]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[12]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[12]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[12]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[12]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(15 downto 12)
    );
\indvar_flatten_reg_218_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(13),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(14),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[12]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(15),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(16),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[12]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[16]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[16]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[16]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[16]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[16]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[16]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[16]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(19 downto 16)
    );
\indvar_flatten_reg_218_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(17),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(18),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[16]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(19),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_9\,
      Q => indvar_flatten_reg_218_reg(1),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(20),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[16]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[20]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[20]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[20]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[20]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[20]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[20]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[20]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(23 downto 20)
    );
\indvar_flatten_reg_218_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(21),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(22),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[20]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(23),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(24),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[20]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[24]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[24]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[24]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[24]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[24]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[24]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[24]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(27 downto 24)
    );
\indvar_flatten_reg_218_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(25),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(26),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[24]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(27),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(28),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[24]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[28]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[28]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[28]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[28]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[28]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[28]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[28]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(31 downto 28)
    );
\indvar_flatten_reg_218_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(29),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_8\,
      Q => indvar_flatten_reg_218_reg(2),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(30),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[28]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(31),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(32),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[28]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[32]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[32]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[32]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[32]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[32]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[32]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[32]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[32]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(35 downto 32)
    );
\indvar_flatten_reg_218_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(33),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(34),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[32]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(35),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(36),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[32]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[36]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[36]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[36]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[36]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[36]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[36]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[36]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[36]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(39 downto 36)
    );
\indvar_flatten_reg_218_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(37),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(38),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[36]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(39),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[0]_i_3_n_7\,
      Q => indvar_flatten_reg_218_reg(3),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(40),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[36]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[40]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[40]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[40]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[40]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[40]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[40]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[40]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[40]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(43 downto 40)
    );
\indvar_flatten_reg_218_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(41),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(42),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[40]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(43),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(44),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[40]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[44]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[44]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[44]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[44]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[44]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[44]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[44]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[44]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(47 downto 44)
    );
\indvar_flatten_reg_218_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(45),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(46),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[44]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(47),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(48),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[44]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[48]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[48]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[48]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[48]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[48]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[48]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[48]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[48]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(51 downto 48)
    );
\indvar_flatten_reg_218_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(49),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(4),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[0]_i_3_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[4]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[4]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[4]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[4]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[4]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[4]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[4]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(7 downto 4)
    );
\indvar_flatten_reg_218_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(50),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[48]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(51),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(52),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[48]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[52]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[52]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[52]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[52]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[52]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[52]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[52]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[52]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(55 downto 52)
    );
\indvar_flatten_reg_218_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(53),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(54),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[52]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(55),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(56),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[52]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[56]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[56]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[56]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[56]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[56]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[56]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[56]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[56]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(59 downto 56)
    );
\indvar_flatten_reg_218_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(57),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(58),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[56]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(59),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(5),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(60),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[56]_i_1_n_3\,
      CO(3) => \NLW_indvar_flatten_reg_218_reg[60]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_reg_218_reg[60]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[60]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[60]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[60]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[60]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[60]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[60]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(63 downto 60)
    );
\indvar_flatten_reg_218_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(61),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(62),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[60]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(63),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_8\,
      Q => indvar_flatten_reg_218_reg(6),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[4]_i_1_n_7\,
      Q => indvar_flatten_reg_218_reg(7),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_10\,
      Q => indvar_flatten_reg_218_reg(8),
      R => indvar_flatten_reg_218
    );
\indvar_flatten_reg_218_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_reg_218_reg[4]_i_1_n_3\,
      CO(3) => \indvar_flatten_reg_218_reg[8]_i_1_n_3\,
      CO(2) => \indvar_flatten_reg_218_reg[8]_i_1_n_4\,
      CO(1) => \indvar_flatten_reg_218_reg[8]_i_1_n_5\,
      CO(0) => \indvar_flatten_reg_218_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_reg_218_reg[8]_i_1_n_7\,
      O(2) => \indvar_flatten_reg_218_reg[8]_i_1_n_8\,
      O(1) => \indvar_flatten_reg_218_reg[8]_i_1_n_9\,
      O(0) => \indvar_flatten_reg_218_reg[8]_i_1_n_10\,
      S(3 downto 0) => indvar_flatten_reg_218_reg(11 downto 8)
    );
\indvar_flatten_reg_218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_2180,
      D => \indvar_flatten_reg_218_reg[8]_i_1_n_9\,
      Q => indvar_flatten_reg_218_reg(9),
      R => indvar_flatten_reg_218
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => bgr2hsv_9_2160_3840_1_U0_ap_start,
      I2 => int_ap_idle_reg(0),
      I3 => int_ap_idle_reg_0(0),
      I4 => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      O => \ap_CS_fsm_reg[0]_0\
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^internal_empty_n_reg\,
      I1 => shiftReg_ce_0,
      I2 => \mOutPtr_reg[0]_1\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => \mOutPtr_reg[0]_2\,
      I2 => \mOutPtr_reg[0]_3\,
      O => \mOutPtr_reg[0]_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => imgInput_data_empty_n,
      I1 => ap_block_pp0_stage0_11001,
      I2 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_3,
      O => \^internal_empty_n_reg\
    );
mac_muladd_20s_8ns_13ns_20_4_1_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mac_muladd_20s_8ns_13ns_20_4_1
     port map (
      A(19 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0(19 downto 0),
      B(7 downto 0) => \^p_0_in\(7 downto 0),
      D(7 downto 0) => \p_0_in__0\(7 downto 0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      grp_fu_632_ce => grp_fu_632_ce
    );
mul_32ns_32ns_64_1_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_mul_32ns_32ns_64_1_1
     port map (
      ACOUT(29) => mul_32ns_32ns_64_1_1_U26_n_68,
      ACOUT(28) => mul_32ns_32ns_64_1_1_U26_n_69,
      ACOUT(27) => mul_32ns_32ns_64_1_1_U26_n_70,
      ACOUT(26) => mul_32ns_32ns_64_1_1_U26_n_71,
      ACOUT(25) => mul_32ns_32ns_64_1_1_U26_n_72,
      ACOUT(24) => mul_32ns_32ns_64_1_1_U26_n_73,
      ACOUT(23) => mul_32ns_32ns_64_1_1_U26_n_74,
      ACOUT(22) => mul_32ns_32ns_64_1_1_U26_n_75,
      ACOUT(21) => mul_32ns_32ns_64_1_1_U26_n_76,
      ACOUT(20) => mul_32ns_32ns_64_1_1_U26_n_77,
      ACOUT(19) => mul_32ns_32ns_64_1_1_U26_n_78,
      ACOUT(18) => mul_32ns_32ns_64_1_1_U26_n_79,
      ACOUT(17) => mul_32ns_32ns_64_1_1_U26_n_80,
      ACOUT(16) => mul_32ns_32ns_64_1_1_U26_n_81,
      ACOUT(15) => mul_32ns_32ns_64_1_1_U26_n_82,
      ACOUT(14) => mul_32ns_32ns_64_1_1_U26_n_83,
      ACOUT(13) => mul_32ns_32ns_64_1_1_U26_n_84,
      ACOUT(12) => mul_32ns_32ns_64_1_1_U26_n_85,
      ACOUT(11) => mul_32ns_32ns_64_1_1_U26_n_86,
      ACOUT(10) => mul_32ns_32ns_64_1_1_U26_n_87,
      ACOUT(9) => mul_32ns_32ns_64_1_1_U26_n_88,
      ACOUT(8) => mul_32ns_32ns_64_1_1_U26_n_89,
      ACOUT(7) => mul_32ns_32ns_64_1_1_U26_n_90,
      ACOUT(6) => mul_32ns_32ns_64_1_1_U26_n_91,
      ACOUT(5) => mul_32ns_32ns_64_1_1_U26_n_92,
      ACOUT(4) => mul_32ns_32ns_64_1_1_U26_n_93,
      ACOUT(3) => mul_32ns_32ns_64_1_1_U26_n_94,
      ACOUT(2) => mul_32ns_32ns_64_1_1_U26_n_95,
      ACOUT(1) => mul_32ns_32ns_64_1_1_U26_n_96,
      ACOUT(0) => mul_32ns_32ns_64_1_1_U26_n_97,
      CO(0) => \indvar_flatten_reg_218_reg[0]_i_24_n_3\,
      D(16) => mul_32ns_32ns_64_1_1_U26_n_3,
      D(15) => mul_32ns_32ns_64_1_1_U26_n_4,
      D(14) => mul_32ns_32ns_64_1_1_U26_n_5,
      D(13) => mul_32ns_32ns_64_1_1_U26_n_6,
      D(12) => mul_32ns_32ns_64_1_1_U26_n_7,
      D(11) => mul_32ns_32ns_64_1_1_U26_n_8,
      D(10) => mul_32ns_32ns_64_1_1_U26_n_9,
      D(9) => mul_32ns_32ns_64_1_1_U26_n_10,
      D(8) => mul_32ns_32ns_64_1_1_U26_n_11,
      D(7) => mul_32ns_32ns_64_1_1_U26_n_12,
      D(6) => mul_32ns_32ns_64_1_1_U26_n_13,
      D(5) => mul_32ns_32ns_64_1_1_U26_n_14,
      D(4) => mul_32ns_32ns_64_1_1_U26_n_15,
      D(3) => mul_32ns_32ns_64_1_1_U26_n_16,
      D(2) => mul_32ns_32ns_64_1_1_U26_n_17,
      D(1) => mul_32ns_32ns_64_1_1_U26_n_18,
      D(0) => mul_32ns_32ns_64_1_1_U26_n_19,
      P(46) => \mul_ln73_reg_663_reg__0_n_62\,
      P(45) => \mul_ln73_reg_663_reg__0_n_63\,
      P(44) => \mul_ln73_reg_663_reg__0_n_64\,
      P(43) => \mul_ln73_reg_663_reg__0_n_65\,
      P(42) => \mul_ln73_reg_663_reg__0_n_66\,
      P(41) => \mul_ln73_reg_663_reg__0_n_67\,
      P(40) => \mul_ln73_reg_663_reg__0_n_68\,
      P(39) => \mul_ln73_reg_663_reg__0_n_69\,
      P(38) => \mul_ln73_reg_663_reg__0_n_70\,
      P(37) => \mul_ln73_reg_663_reg__0_n_71\,
      P(36) => \mul_ln73_reg_663_reg__0_n_72\,
      P(35) => \mul_ln73_reg_663_reg__0_n_73\,
      P(34) => \mul_ln73_reg_663_reg__0_n_74\,
      P(33) => \mul_ln73_reg_663_reg__0_n_75\,
      P(32) => \mul_ln73_reg_663_reg__0_n_76\,
      P(31) => \mul_ln73_reg_663_reg__0_n_77\,
      P(30) => \mul_ln73_reg_663_reg__0_n_78\,
      P(29) => \mul_ln73_reg_663_reg__0_n_79\,
      P(28) => \mul_ln73_reg_663_reg__0_n_80\,
      P(27) => \mul_ln73_reg_663_reg__0_n_81\,
      P(26) => \mul_ln73_reg_663_reg__0_n_82\,
      P(25) => \mul_ln73_reg_663_reg__0_n_83\,
      P(24) => \mul_ln73_reg_663_reg__0_n_84\,
      P(23) => \mul_ln73_reg_663_reg__0_n_85\,
      P(22) => \mul_ln73_reg_663_reg__0_n_86\,
      P(21) => \mul_ln73_reg_663_reg__0_n_87\,
      P(20) => \mul_ln73_reg_663_reg__0_n_88\,
      P(19) => \mul_ln73_reg_663_reg__0_n_89\,
      P(18) => \mul_ln73_reg_663_reg__0_n_90\,
      P(17) => \mul_ln73_reg_663_reg__0_n_91\,
      P(16) => \mul_ln73_reg_663_reg__0_n_92\,
      P(15) => \mul_ln73_reg_663_reg__0_n_93\,
      P(14) => \mul_ln73_reg_663_reg__0_n_94\,
      P(13) => \mul_ln73_reg_663_reg__0_n_95\,
      P(12) => \mul_ln73_reg_663_reg__0_n_96\,
      P(11) => \mul_ln73_reg_663_reg__0_n_97\,
      P(10) => \mul_ln73_reg_663_reg__0_n_98\,
      P(9) => \mul_ln73_reg_663_reg__0_n_99\,
      P(8) => \mul_ln73_reg_663_reg__0_n_100\,
      P(7) => \mul_ln73_reg_663_reg__0_n_101\,
      P(6) => \mul_ln73_reg_663_reg__0_n_102\,
      P(5) => \mul_ln73_reg_663_reg__0_n_103\,
      P(4) => \mul_ln73_reg_663_reg__0_n_104\,
      P(3) => \mul_ln73_reg_663_reg__0_n_105\,
      P(2) => \mul_ln73_reg_663_reg__0_n_106\,
      P(1) => \mul_ln73_reg_663_reg__0_n_107\,
      P(0) => \mul_ln73_reg_663_reg__0_n_108\,
      PCOUT(47) => mul_32ns_32ns_64_1_1_U26_n_20,
      PCOUT(46) => mul_32ns_32ns_64_1_1_U26_n_21,
      PCOUT(45) => mul_32ns_32ns_64_1_1_U26_n_22,
      PCOUT(44) => mul_32ns_32ns_64_1_1_U26_n_23,
      PCOUT(43) => mul_32ns_32ns_64_1_1_U26_n_24,
      PCOUT(42) => mul_32ns_32ns_64_1_1_U26_n_25,
      PCOUT(41) => mul_32ns_32ns_64_1_1_U26_n_26,
      PCOUT(40) => mul_32ns_32ns_64_1_1_U26_n_27,
      PCOUT(39) => mul_32ns_32ns_64_1_1_U26_n_28,
      PCOUT(38) => mul_32ns_32ns_64_1_1_U26_n_29,
      PCOUT(37) => mul_32ns_32ns_64_1_1_U26_n_30,
      PCOUT(36) => mul_32ns_32ns_64_1_1_U26_n_31,
      PCOUT(35) => mul_32ns_32ns_64_1_1_U26_n_32,
      PCOUT(34) => mul_32ns_32ns_64_1_1_U26_n_33,
      PCOUT(33) => mul_32ns_32ns_64_1_1_U26_n_34,
      PCOUT(32) => mul_32ns_32ns_64_1_1_U26_n_35,
      PCOUT(31) => mul_32ns_32ns_64_1_1_U26_n_36,
      PCOUT(30) => mul_32ns_32ns_64_1_1_U26_n_37,
      PCOUT(29) => mul_32ns_32ns_64_1_1_U26_n_38,
      PCOUT(28) => mul_32ns_32ns_64_1_1_U26_n_39,
      PCOUT(27) => mul_32ns_32ns_64_1_1_U26_n_40,
      PCOUT(26) => mul_32ns_32ns_64_1_1_U26_n_41,
      PCOUT(25) => mul_32ns_32ns_64_1_1_U26_n_42,
      PCOUT(24) => mul_32ns_32ns_64_1_1_U26_n_43,
      PCOUT(23) => mul_32ns_32ns_64_1_1_U26_n_44,
      PCOUT(22) => mul_32ns_32ns_64_1_1_U26_n_45,
      PCOUT(21) => mul_32ns_32ns_64_1_1_U26_n_46,
      PCOUT(20) => mul_32ns_32ns_64_1_1_U26_n_47,
      PCOUT(19) => mul_32ns_32ns_64_1_1_U26_n_48,
      PCOUT(18) => mul_32ns_32ns_64_1_1_U26_n_49,
      PCOUT(17) => mul_32ns_32ns_64_1_1_U26_n_50,
      PCOUT(16) => mul_32ns_32ns_64_1_1_U26_n_51,
      PCOUT(15) => mul_32ns_32ns_64_1_1_U26_n_52,
      PCOUT(14) => mul_32ns_32ns_64_1_1_U26_n_53,
      PCOUT(13) => mul_32ns_32ns_64_1_1_U26_n_54,
      PCOUT(12) => mul_32ns_32ns_64_1_1_U26_n_55,
      PCOUT(11) => mul_32ns_32ns_64_1_1_U26_n_56,
      PCOUT(10) => mul_32ns_32ns_64_1_1_U26_n_57,
      PCOUT(9) => mul_32ns_32ns_64_1_1_U26_n_58,
      PCOUT(8) => mul_32ns_32ns_64_1_1_U26_n_59,
      PCOUT(7) => mul_32ns_32ns_64_1_1_U26_n_60,
      PCOUT(6) => mul_32ns_32ns_64_1_1_U26_n_61,
      PCOUT(5) => mul_32ns_32ns_64_1_1_U26_n_62,
      PCOUT(4) => mul_32ns_32ns_64_1_1_U26_n_63,
      PCOUT(3) => mul_32ns_32ns_64_1_1_U26_n_64,
      PCOUT(2) => mul_32ns_32ns_64_1_1_U26_n_65,
      PCOUT(1) => mul_32ns_32ns_64_1_1_U26_n_66,
      PCOUT(0) => mul_32ns_32ns_64_1_1_U26_n_67,
      Q(2) => ap_CS_fsm_pp0_stage0,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      S(0) => \indvar_flatten_reg_218[0]_i_28_n_3\,
      \ap_CS_fsm_reg[2]\(1 downto 0) => ap_NS_fsm(3 downto 2),
      \ap_CS_fsm_reg[2]_0\ => mul_32ns_32ns_64_1_1_U26_n_168,
      \ap_CS_fsm_reg[3]\ => ap_enable_reg_pp0_iter10_reg_n_3,
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => mul_32ns_32ns_64_1_1_U26_n_163,
      ap_enable_reg_pp0_iter0_reg_0 => mul_32ns_32ns_64_1_1_U26_n_167,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg_n_3,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      \icmp_ln128_reg_673_reg[0]\ => \icmp_ln128_reg_673_reg_n_3_[0]\,
      imgInput_cols_c10_dout(16 downto 0) => imgInput_cols_c10_dout(16 downto 0),
      imgInput_rows_c9_dout(31 downto 0) => imgInput_rows_c9_dout(31 downto 0),
      indvar_flatten_reg_218 => indvar_flatten_reg_218,
      indvar_flatten_reg_2180 => indvar_flatten_reg_2180,
      \indvar_flatten_reg_218[0]_i_27\(1) => \mul_ln73_reg_663_reg[16]__0_n_3\,
      \indvar_flatten_reg_218[0]_i_27\(0) => \mul_ln73_reg_663_reg[15]__0_n_3\,
      indvar_flatten_reg_218_reg(48 downto 0) => indvar_flatten_reg_218_reg(63 downto 15),
      \p__0\(16) => mul_32ns_32ns_64_1_1_U26_n_98,
      \p__0\(15) => mul_32ns_32ns_64_1_1_U26_n_99,
      \p__0\(14) => mul_32ns_32ns_64_1_1_U26_n_100,
      \p__0\(13) => mul_32ns_32ns_64_1_1_U26_n_101,
      \p__0\(12) => mul_32ns_32ns_64_1_1_U26_n_102,
      \p__0\(11) => mul_32ns_32ns_64_1_1_U26_n_103,
      \p__0\(10) => mul_32ns_32ns_64_1_1_U26_n_104,
      \p__0\(9) => mul_32ns_32ns_64_1_1_U26_n_105,
      \p__0\(8) => mul_32ns_32ns_64_1_1_U26_n_106,
      \p__0\(7) => mul_32ns_32ns_64_1_1_U26_n_107,
      \p__0\(6) => mul_32ns_32ns_64_1_1_U26_n_108,
      \p__0\(5) => mul_32ns_32ns_64_1_1_U26_n_109,
      \p__0\(4) => mul_32ns_32ns_64_1_1_U26_n_110,
      \p__0\(3) => mul_32ns_32ns_64_1_1_U26_n_111,
      \p__0\(2) => mul_32ns_32ns_64_1_1_U26_n_112,
      \p__0\(1) => mul_32ns_32ns_64_1_1_U26_n_113,
      \p__0\(0) => mul_32ns_32ns_64_1_1_U26_n_114,
      \p__0_0\(47) => mul_32ns_32ns_64_1_1_U26_n_115,
      \p__0_0\(46) => mul_32ns_32ns_64_1_1_U26_n_116,
      \p__0_0\(45) => mul_32ns_32ns_64_1_1_U26_n_117,
      \p__0_0\(44) => mul_32ns_32ns_64_1_1_U26_n_118,
      \p__0_0\(43) => mul_32ns_32ns_64_1_1_U26_n_119,
      \p__0_0\(42) => mul_32ns_32ns_64_1_1_U26_n_120,
      \p__0_0\(41) => mul_32ns_32ns_64_1_1_U26_n_121,
      \p__0_0\(40) => mul_32ns_32ns_64_1_1_U26_n_122,
      \p__0_0\(39) => mul_32ns_32ns_64_1_1_U26_n_123,
      \p__0_0\(38) => mul_32ns_32ns_64_1_1_U26_n_124,
      \p__0_0\(37) => mul_32ns_32ns_64_1_1_U26_n_125,
      \p__0_0\(36) => mul_32ns_32ns_64_1_1_U26_n_126,
      \p__0_0\(35) => mul_32ns_32ns_64_1_1_U26_n_127,
      \p__0_0\(34) => mul_32ns_32ns_64_1_1_U26_n_128,
      \p__0_0\(33) => mul_32ns_32ns_64_1_1_U26_n_129,
      \p__0_0\(32) => mul_32ns_32ns_64_1_1_U26_n_130,
      \p__0_0\(31) => mul_32ns_32ns_64_1_1_U26_n_131,
      \p__0_0\(30) => mul_32ns_32ns_64_1_1_U26_n_132,
      \p__0_0\(29) => mul_32ns_32ns_64_1_1_U26_n_133,
      \p__0_0\(28) => mul_32ns_32ns_64_1_1_U26_n_134,
      \p__0_0\(27) => mul_32ns_32ns_64_1_1_U26_n_135,
      \p__0_0\(26) => mul_32ns_32ns_64_1_1_U26_n_136,
      \p__0_0\(25) => mul_32ns_32ns_64_1_1_U26_n_137,
      \p__0_0\(24) => mul_32ns_32ns_64_1_1_U26_n_138,
      \p__0_0\(23) => mul_32ns_32ns_64_1_1_U26_n_139,
      \p__0_0\(22) => mul_32ns_32ns_64_1_1_U26_n_140,
      \p__0_0\(21) => mul_32ns_32ns_64_1_1_U26_n_141,
      \p__0_0\(20) => mul_32ns_32ns_64_1_1_U26_n_142,
      \p__0_0\(19) => mul_32ns_32ns_64_1_1_U26_n_143,
      \p__0_0\(18) => mul_32ns_32ns_64_1_1_U26_n_144,
      \p__0_0\(17) => mul_32ns_32ns_64_1_1_U26_n_145,
      \p__0_0\(16) => mul_32ns_32ns_64_1_1_U26_n_146,
      \p__0_0\(15) => mul_32ns_32ns_64_1_1_U26_n_147,
      \p__0_0\(14) => mul_32ns_32ns_64_1_1_U26_n_148,
      \p__0_0\(13) => mul_32ns_32ns_64_1_1_U26_n_149,
      \p__0_0\(12) => mul_32ns_32ns_64_1_1_U26_n_150,
      \p__0_0\(11) => mul_32ns_32ns_64_1_1_U26_n_151,
      \p__0_0\(10) => mul_32ns_32ns_64_1_1_U26_n_152,
      \p__0_0\(9) => mul_32ns_32ns_64_1_1_U26_n_153,
      \p__0_0\(8) => mul_32ns_32ns_64_1_1_U26_n_154,
      \p__0_0\(7) => mul_32ns_32ns_64_1_1_U26_n_155,
      \p__0_0\(6) => mul_32ns_32ns_64_1_1_U26_n_156,
      \p__0_0\(5) => mul_32ns_32ns_64_1_1_U26_n_157,
      \p__0_0\(4) => mul_32ns_32ns_64_1_1_U26_n_158,
      \p__0_0\(3) => mul_32ns_32ns_64_1_1_U26_n_159,
      \p__0_0\(2) => mul_32ns_32ns_64_1_1_U26_n_160,
      \p__0_0\(1) => mul_32ns_32ns_64_1_1_U26_n_161,
      \p__0_0\(0) => mul_32ns_32ns_64_1_1_U26_n_162,
      \p_carry__10\(29) => mul_ln73_reg_663_reg_n_79,
      \p_carry__10\(28) => mul_ln73_reg_663_reg_n_80,
      \p_carry__10\(27) => mul_ln73_reg_663_reg_n_81,
      \p_carry__10\(26) => mul_ln73_reg_663_reg_n_82,
      \p_carry__10\(25) => mul_ln73_reg_663_reg_n_83,
      \p_carry__10\(24) => mul_ln73_reg_663_reg_n_84,
      \p_carry__10\(23) => mul_ln73_reg_663_reg_n_85,
      \p_carry__10\(22) => mul_ln73_reg_663_reg_n_86,
      \p_carry__10\(21) => mul_ln73_reg_663_reg_n_87,
      \p_carry__10\(20) => mul_ln73_reg_663_reg_n_88,
      \p_carry__10\(19) => mul_ln73_reg_663_reg_n_89,
      \p_carry__10\(18) => mul_ln73_reg_663_reg_n_90,
      \p_carry__10\(17) => mul_ln73_reg_663_reg_n_91,
      \p_carry__10\(16) => mul_ln73_reg_663_reg_n_92,
      \p_carry__10\(15) => mul_ln73_reg_663_reg_n_93,
      \p_carry__10\(14) => mul_ln73_reg_663_reg_n_94,
      \p_carry__10\(13) => mul_ln73_reg_663_reg_n_95,
      \p_carry__10\(12) => mul_ln73_reg_663_reg_n_96,
      \p_carry__10\(11) => mul_ln73_reg_663_reg_n_97,
      \p_carry__10\(10) => mul_ln73_reg_663_reg_n_98,
      \p_carry__10\(9) => mul_ln73_reg_663_reg_n_99,
      \p_carry__10\(8) => mul_ln73_reg_663_reg_n_100,
      \p_carry__10\(7) => mul_ln73_reg_663_reg_n_101,
      \p_carry__10\(6) => mul_ln73_reg_663_reg_n_102,
      \p_carry__10\(5) => mul_ln73_reg_663_reg_n_103,
      \p_carry__10\(4) => mul_ln73_reg_663_reg_n_104,
      \p_carry__10\(3) => mul_ln73_reg_663_reg_n_105,
      \p_carry__10\(2) => mul_ln73_reg_663_reg_n_106,
      \p_carry__10\(1) => mul_ln73_reg_663_reg_n_107,
      \p_carry__10\(0) => mul_ln73_reg_663_reg_n_108,
      \p_carry__3\(16) => \mul_ln73_reg_663_reg_n_3_[16]\,
      \p_carry__3\(15) => \mul_ln73_reg_663_reg_n_3_[15]\,
      \p_carry__3\(14) => \mul_ln73_reg_663_reg_n_3_[14]\,
      \p_carry__3\(13) => \mul_ln73_reg_663_reg_n_3_[13]\,
      \p_carry__3\(12) => \mul_ln73_reg_663_reg_n_3_[12]\,
      \p_carry__3\(11) => \mul_ln73_reg_663_reg_n_3_[11]\,
      \p_carry__3\(10) => \mul_ln73_reg_663_reg_n_3_[10]\,
      \p_carry__3\(9) => \mul_ln73_reg_663_reg_n_3_[9]\,
      \p_carry__3\(8) => \mul_ln73_reg_663_reg_n_3_[8]\,
      \p_carry__3\(7) => \mul_ln73_reg_663_reg_n_3_[7]\,
      \p_carry__3\(6) => \mul_ln73_reg_663_reg_n_3_[6]\,
      \p_carry__3\(5) => \mul_ln73_reg_663_reg_n_3_[5]\,
      \p_carry__3\(4) => \mul_ln73_reg_663_reg_n_3_[4]\,
      \p_carry__3\(3) => \mul_ln73_reg_663_reg_n_3_[3]\,
      \p_carry__3\(2) => \mul_ln73_reg_663_reg_n_3_[2]\,
      \p_carry__3\(1) => \mul_ln73_reg_663_reg_n_3_[1]\,
      \p_carry__3\(0) => \mul_ln73_reg_663_reg_n_3_[0]\
    );
mul_ln73_reg_663_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 15) => B"000000000000000",
      A(14 downto 0) => imgInput_rows_c9_dout(31 downto 17),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln73_reg_663_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => imgInput_cols_c10_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln73_reg_663_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln73_reg_663_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln73_reg_663_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => \^q\(0),
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^q\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln73_reg_663_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_mul_ln73_reg_663_reg_OVERFLOW_UNCONNECTED,
      P(47) => mul_ln73_reg_663_reg_n_61,
      P(46) => mul_ln73_reg_663_reg_n_62,
      P(45) => mul_ln73_reg_663_reg_n_63,
      P(44) => mul_ln73_reg_663_reg_n_64,
      P(43) => mul_ln73_reg_663_reg_n_65,
      P(42) => mul_ln73_reg_663_reg_n_66,
      P(41) => mul_ln73_reg_663_reg_n_67,
      P(40) => mul_ln73_reg_663_reg_n_68,
      P(39) => mul_ln73_reg_663_reg_n_69,
      P(38) => mul_ln73_reg_663_reg_n_70,
      P(37) => mul_ln73_reg_663_reg_n_71,
      P(36) => mul_ln73_reg_663_reg_n_72,
      P(35) => mul_ln73_reg_663_reg_n_73,
      P(34) => mul_ln73_reg_663_reg_n_74,
      P(33) => mul_ln73_reg_663_reg_n_75,
      P(32) => mul_ln73_reg_663_reg_n_76,
      P(31) => mul_ln73_reg_663_reg_n_77,
      P(30) => mul_ln73_reg_663_reg_n_78,
      P(29) => mul_ln73_reg_663_reg_n_79,
      P(28) => mul_ln73_reg_663_reg_n_80,
      P(27) => mul_ln73_reg_663_reg_n_81,
      P(26) => mul_ln73_reg_663_reg_n_82,
      P(25) => mul_ln73_reg_663_reg_n_83,
      P(24) => mul_ln73_reg_663_reg_n_84,
      P(23) => mul_ln73_reg_663_reg_n_85,
      P(22) => mul_ln73_reg_663_reg_n_86,
      P(21) => mul_ln73_reg_663_reg_n_87,
      P(20) => mul_ln73_reg_663_reg_n_88,
      P(19) => mul_ln73_reg_663_reg_n_89,
      P(18) => mul_ln73_reg_663_reg_n_90,
      P(17) => mul_ln73_reg_663_reg_n_91,
      P(16) => mul_ln73_reg_663_reg_n_92,
      P(15) => mul_ln73_reg_663_reg_n_93,
      P(14) => mul_ln73_reg_663_reg_n_94,
      P(13) => mul_ln73_reg_663_reg_n_95,
      P(12) => mul_ln73_reg_663_reg_n_96,
      P(11) => mul_ln73_reg_663_reg_n_97,
      P(10) => mul_ln73_reg_663_reg_n_98,
      P(9) => mul_ln73_reg_663_reg_n_99,
      P(8) => mul_ln73_reg_663_reg_n_100,
      P(7) => mul_ln73_reg_663_reg_n_101,
      P(6) => mul_ln73_reg_663_reg_n_102,
      P(5) => mul_ln73_reg_663_reg_n_103,
      P(4) => mul_ln73_reg_663_reg_n_104,
      P(3) => mul_ln73_reg_663_reg_n_105,
      P(2) => mul_ln73_reg_663_reg_n_106,
      P(1) => mul_ln73_reg_663_reg_n_107,
      P(0) => mul_ln73_reg_663_reg_n_108,
      PATTERNBDETECT => NLW_mul_ln73_reg_663_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln73_reg_663_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => mul_32ns_32ns_64_1_1_U26_n_20,
      PCIN(46) => mul_32ns_32ns_64_1_1_U26_n_21,
      PCIN(45) => mul_32ns_32ns_64_1_1_U26_n_22,
      PCIN(44) => mul_32ns_32ns_64_1_1_U26_n_23,
      PCIN(43) => mul_32ns_32ns_64_1_1_U26_n_24,
      PCIN(42) => mul_32ns_32ns_64_1_1_U26_n_25,
      PCIN(41) => mul_32ns_32ns_64_1_1_U26_n_26,
      PCIN(40) => mul_32ns_32ns_64_1_1_U26_n_27,
      PCIN(39) => mul_32ns_32ns_64_1_1_U26_n_28,
      PCIN(38) => mul_32ns_32ns_64_1_1_U26_n_29,
      PCIN(37) => mul_32ns_32ns_64_1_1_U26_n_30,
      PCIN(36) => mul_32ns_32ns_64_1_1_U26_n_31,
      PCIN(35) => mul_32ns_32ns_64_1_1_U26_n_32,
      PCIN(34) => mul_32ns_32ns_64_1_1_U26_n_33,
      PCIN(33) => mul_32ns_32ns_64_1_1_U26_n_34,
      PCIN(32) => mul_32ns_32ns_64_1_1_U26_n_35,
      PCIN(31) => mul_32ns_32ns_64_1_1_U26_n_36,
      PCIN(30) => mul_32ns_32ns_64_1_1_U26_n_37,
      PCIN(29) => mul_32ns_32ns_64_1_1_U26_n_38,
      PCIN(28) => mul_32ns_32ns_64_1_1_U26_n_39,
      PCIN(27) => mul_32ns_32ns_64_1_1_U26_n_40,
      PCIN(26) => mul_32ns_32ns_64_1_1_U26_n_41,
      PCIN(25) => mul_32ns_32ns_64_1_1_U26_n_42,
      PCIN(24) => mul_32ns_32ns_64_1_1_U26_n_43,
      PCIN(23) => mul_32ns_32ns_64_1_1_U26_n_44,
      PCIN(22) => mul_32ns_32ns_64_1_1_U26_n_45,
      PCIN(21) => mul_32ns_32ns_64_1_1_U26_n_46,
      PCIN(20) => mul_32ns_32ns_64_1_1_U26_n_47,
      PCIN(19) => mul_32ns_32ns_64_1_1_U26_n_48,
      PCIN(18) => mul_32ns_32ns_64_1_1_U26_n_49,
      PCIN(17) => mul_32ns_32ns_64_1_1_U26_n_50,
      PCIN(16) => mul_32ns_32ns_64_1_1_U26_n_51,
      PCIN(15) => mul_32ns_32ns_64_1_1_U26_n_52,
      PCIN(14) => mul_32ns_32ns_64_1_1_U26_n_53,
      PCIN(13) => mul_32ns_32ns_64_1_1_U26_n_54,
      PCIN(12) => mul_32ns_32ns_64_1_1_U26_n_55,
      PCIN(11) => mul_32ns_32ns_64_1_1_U26_n_56,
      PCIN(10) => mul_32ns_32ns_64_1_1_U26_n_57,
      PCIN(9) => mul_32ns_32ns_64_1_1_U26_n_58,
      PCIN(8) => mul_32ns_32ns_64_1_1_U26_n_59,
      PCIN(7) => mul_32ns_32ns_64_1_1_U26_n_60,
      PCIN(6) => mul_32ns_32ns_64_1_1_U26_n_61,
      PCIN(5) => mul_32ns_32ns_64_1_1_U26_n_62,
      PCIN(4) => mul_32ns_32ns_64_1_1_U26_n_63,
      PCIN(3) => mul_32ns_32ns_64_1_1_U26_n_64,
      PCIN(2) => mul_32ns_32ns_64_1_1_U26_n_65,
      PCIN(1) => mul_32ns_32ns_64_1_1_U26_n_66,
      PCIN(0) => mul_32ns_32ns_64_1_1_U26_n_67,
      PCOUT(47 downto 0) => NLW_mul_ln73_reg_663_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln73_reg_663_reg_UNDERFLOW_UNCONNECTED
    );
\mul_ln73_reg_663_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_19,
      Q => \mul_ln73_reg_663_reg_n_3_[0]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_114,
      Q => \mul_ln73_reg_663_reg[0]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_9,
      Q => \mul_ln73_reg_663_reg_n_3_[10]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_104,
      Q => \mul_ln73_reg_663_reg[10]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_8,
      Q => \mul_ln73_reg_663_reg_n_3_[11]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_103,
      Q => \mul_ln73_reg_663_reg[11]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_7,
      Q => \mul_ln73_reg_663_reg_n_3_[12]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_102,
      Q => \mul_ln73_reg_663_reg[12]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_6,
      Q => \mul_ln73_reg_663_reg_n_3_[13]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_101,
      Q => \mul_ln73_reg_663_reg[13]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_5,
      Q => \mul_ln73_reg_663_reg_n_3_[14]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_100,
      Q => \mul_ln73_reg_663_reg[14]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_4,
      Q => \mul_ln73_reg_663_reg_n_3_[15]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[15]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_99,
      Q => \mul_ln73_reg_663_reg[15]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_3,
      Q => \mul_ln73_reg_663_reg_n_3_[16]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[16]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_98,
      Q => \mul_ln73_reg_663_reg[16]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_18,
      Q => \mul_ln73_reg_663_reg_n_3_[1]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_113,
      Q => \mul_ln73_reg_663_reg[1]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_17,
      Q => \mul_ln73_reg_663_reg_n_3_[2]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_112,
      Q => \mul_ln73_reg_663_reg[2]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_16,
      Q => \mul_ln73_reg_663_reg_n_3_[3]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_111,
      Q => \mul_ln73_reg_663_reg[3]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_15,
      Q => \mul_ln73_reg_663_reg_n_3_[4]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_110,
      Q => \mul_ln73_reg_663_reg[4]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_14,
      Q => \mul_ln73_reg_663_reg_n_3_[5]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_109,
      Q => \mul_ln73_reg_663_reg[5]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_13,
      Q => \mul_ln73_reg_663_reg_n_3_[6]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_108,
      Q => \mul_ln73_reg_663_reg[6]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_12,
      Q => \mul_ln73_reg_663_reg_n_3_[7]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_107,
      Q => \mul_ln73_reg_663_reg[7]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_11,
      Q => \mul_ln73_reg_663_reg_n_3_[8]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_106,
      Q => \mul_ln73_reg_663_reg[8]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_10,
      Q => \mul_ln73_reg_663_reg_n_3_[9]\,
      R => '0'
    );
\mul_ln73_reg_663_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => mul_32ns_32ns_64_1_1_U26_n_105,
      Q => \mul_ln73_reg_663_reg[9]__0_n_3\,
      R => '0'
    );
\mul_ln73_reg_663_reg__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => mul_32ns_32ns_64_1_1_U26_n_68,
      ACIN(28) => mul_32ns_32ns_64_1_1_U26_n_69,
      ACIN(27) => mul_32ns_32ns_64_1_1_U26_n_70,
      ACIN(26) => mul_32ns_32ns_64_1_1_U26_n_71,
      ACIN(25) => mul_32ns_32ns_64_1_1_U26_n_72,
      ACIN(24) => mul_32ns_32ns_64_1_1_U26_n_73,
      ACIN(23) => mul_32ns_32ns_64_1_1_U26_n_74,
      ACIN(22) => mul_32ns_32ns_64_1_1_U26_n_75,
      ACIN(21) => mul_32ns_32ns_64_1_1_U26_n_76,
      ACIN(20) => mul_32ns_32ns_64_1_1_U26_n_77,
      ACIN(19) => mul_32ns_32ns_64_1_1_U26_n_78,
      ACIN(18) => mul_32ns_32ns_64_1_1_U26_n_79,
      ACIN(17) => mul_32ns_32ns_64_1_1_U26_n_80,
      ACIN(16) => mul_32ns_32ns_64_1_1_U26_n_81,
      ACIN(15) => mul_32ns_32ns_64_1_1_U26_n_82,
      ACIN(14) => mul_32ns_32ns_64_1_1_U26_n_83,
      ACIN(13) => mul_32ns_32ns_64_1_1_U26_n_84,
      ACIN(12) => mul_32ns_32ns_64_1_1_U26_n_85,
      ACIN(11) => mul_32ns_32ns_64_1_1_U26_n_86,
      ACIN(10) => mul_32ns_32ns_64_1_1_U26_n_87,
      ACIN(9) => mul_32ns_32ns_64_1_1_U26_n_88,
      ACIN(8) => mul_32ns_32ns_64_1_1_U26_n_89,
      ACIN(7) => mul_32ns_32ns_64_1_1_U26_n_90,
      ACIN(6) => mul_32ns_32ns_64_1_1_U26_n_91,
      ACIN(5) => mul_32ns_32ns_64_1_1_U26_n_92,
      ACIN(4) => mul_32ns_32ns_64_1_1_U26_n_93,
      ACIN(3) => mul_32ns_32ns_64_1_1_U26_n_94,
      ACIN(2) => mul_32ns_32ns_64_1_1_U26_n_95,
      ACIN(1) => mul_32ns_32ns_64_1_1_U26_n_96,
      ACIN(0) => mul_32ns_32ns_64_1_1_U26_n_97,
      ACOUT(29 downto 0) => \NLW_mul_ln73_reg_663_reg__0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14 downto 0) => imgInput_cols_c10_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_mul_ln73_reg_663_reg__0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_mul_ln73_reg_663_reg__0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_mul_ln73_reg_663_reg__0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => \^q\(0),
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => ap_CS_fsm_state2,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_mul_ln73_reg_663_reg__0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW_mul_ln73_reg_663_reg__0_OVERFLOW_UNCONNECTED\,
      P(47) => \mul_ln73_reg_663_reg__0_n_61\,
      P(46) => \mul_ln73_reg_663_reg__0_n_62\,
      P(45) => \mul_ln73_reg_663_reg__0_n_63\,
      P(44) => \mul_ln73_reg_663_reg__0_n_64\,
      P(43) => \mul_ln73_reg_663_reg__0_n_65\,
      P(42) => \mul_ln73_reg_663_reg__0_n_66\,
      P(41) => \mul_ln73_reg_663_reg__0_n_67\,
      P(40) => \mul_ln73_reg_663_reg__0_n_68\,
      P(39) => \mul_ln73_reg_663_reg__0_n_69\,
      P(38) => \mul_ln73_reg_663_reg__0_n_70\,
      P(37) => \mul_ln73_reg_663_reg__0_n_71\,
      P(36) => \mul_ln73_reg_663_reg__0_n_72\,
      P(35) => \mul_ln73_reg_663_reg__0_n_73\,
      P(34) => \mul_ln73_reg_663_reg__0_n_74\,
      P(33) => \mul_ln73_reg_663_reg__0_n_75\,
      P(32) => \mul_ln73_reg_663_reg__0_n_76\,
      P(31) => \mul_ln73_reg_663_reg__0_n_77\,
      P(30) => \mul_ln73_reg_663_reg__0_n_78\,
      P(29) => \mul_ln73_reg_663_reg__0_n_79\,
      P(28) => \mul_ln73_reg_663_reg__0_n_80\,
      P(27) => \mul_ln73_reg_663_reg__0_n_81\,
      P(26) => \mul_ln73_reg_663_reg__0_n_82\,
      P(25) => \mul_ln73_reg_663_reg__0_n_83\,
      P(24) => \mul_ln73_reg_663_reg__0_n_84\,
      P(23) => \mul_ln73_reg_663_reg__0_n_85\,
      P(22) => \mul_ln73_reg_663_reg__0_n_86\,
      P(21) => \mul_ln73_reg_663_reg__0_n_87\,
      P(20) => \mul_ln73_reg_663_reg__0_n_88\,
      P(19) => \mul_ln73_reg_663_reg__0_n_89\,
      P(18) => \mul_ln73_reg_663_reg__0_n_90\,
      P(17) => \mul_ln73_reg_663_reg__0_n_91\,
      P(16) => \mul_ln73_reg_663_reg__0_n_92\,
      P(15) => \mul_ln73_reg_663_reg__0_n_93\,
      P(14) => \mul_ln73_reg_663_reg__0_n_94\,
      P(13) => \mul_ln73_reg_663_reg__0_n_95\,
      P(12) => \mul_ln73_reg_663_reg__0_n_96\,
      P(11) => \mul_ln73_reg_663_reg__0_n_97\,
      P(10) => \mul_ln73_reg_663_reg__0_n_98\,
      P(9) => \mul_ln73_reg_663_reg__0_n_99\,
      P(8) => \mul_ln73_reg_663_reg__0_n_100\,
      P(7) => \mul_ln73_reg_663_reg__0_n_101\,
      P(6) => \mul_ln73_reg_663_reg__0_n_102\,
      P(5) => \mul_ln73_reg_663_reg__0_n_103\,
      P(4) => \mul_ln73_reg_663_reg__0_n_104\,
      P(3) => \mul_ln73_reg_663_reg__0_n_105\,
      P(2) => \mul_ln73_reg_663_reg__0_n_106\,
      P(1) => \mul_ln73_reg_663_reg__0_n_107\,
      P(0) => \mul_ln73_reg_663_reg__0_n_108\,
      PATTERNBDETECT => \NLW_mul_ln73_reg_663_reg__0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_mul_ln73_reg_663_reg__0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47) => mul_32ns_32ns_64_1_1_U26_n_115,
      PCIN(46) => mul_32ns_32ns_64_1_1_U26_n_116,
      PCIN(45) => mul_32ns_32ns_64_1_1_U26_n_117,
      PCIN(44) => mul_32ns_32ns_64_1_1_U26_n_118,
      PCIN(43) => mul_32ns_32ns_64_1_1_U26_n_119,
      PCIN(42) => mul_32ns_32ns_64_1_1_U26_n_120,
      PCIN(41) => mul_32ns_32ns_64_1_1_U26_n_121,
      PCIN(40) => mul_32ns_32ns_64_1_1_U26_n_122,
      PCIN(39) => mul_32ns_32ns_64_1_1_U26_n_123,
      PCIN(38) => mul_32ns_32ns_64_1_1_U26_n_124,
      PCIN(37) => mul_32ns_32ns_64_1_1_U26_n_125,
      PCIN(36) => mul_32ns_32ns_64_1_1_U26_n_126,
      PCIN(35) => mul_32ns_32ns_64_1_1_U26_n_127,
      PCIN(34) => mul_32ns_32ns_64_1_1_U26_n_128,
      PCIN(33) => mul_32ns_32ns_64_1_1_U26_n_129,
      PCIN(32) => mul_32ns_32ns_64_1_1_U26_n_130,
      PCIN(31) => mul_32ns_32ns_64_1_1_U26_n_131,
      PCIN(30) => mul_32ns_32ns_64_1_1_U26_n_132,
      PCIN(29) => mul_32ns_32ns_64_1_1_U26_n_133,
      PCIN(28) => mul_32ns_32ns_64_1_1_U26_n_134,
      PCIN(27) => mul_32ns_32ns_64_1_1_U26_n_135,
      PCIN(26) => mul_32ns_32ns_64_1_1_U26_n_136,
      PCIN(25) => mul_32ns_32ns_64_1_1_U26_n_137,
      PCIN(24) => mul_32ns_32ns_64_1_1_U26_n_138,
      PCIN(23) => mul_32ns_32ns_64_1_1_U26_n_139,
      PCIN(22) => mul_32ns_32ns_64_1_1_U26_n_140,
      PCIN(21) => mul_32ns_32ns_64_1_1_U26_n_141,
      PCIN(20) => mul_32ns_32ns_64_1_1_U26_n_142,
      PCIN(19) => mul_32ns_32ns_64_1_1_U26_n_143,
      PCIN(18) => mul_32ns_32ns_64_1_1_U26_n_144,
      PCIN(17) => mul_32ns_32ns_64_1_1_U26_n_145,
      PCIN(16) => mul_32ns_32ns_64_1_1_U26_n_146,
      PCIN(15) => mul_32ns_32ns_64_1_1_U26_n_147,
      PCIN(14) => mul_32ns_32ns_64_1_1_U26_n_148,
      PCIN(13) => mul_32ns_32ns_64_1_1_U26_n_149,
      PCIN(12) => mul_32ns_32ns_64_1_1_U26_n_150,
      PCIN(11) => mul_32ns_32ns_64_1_1_U26_n_151,
      PCIN(10) => mul_32ns_32ns_64_1_1_U26_n_152,
      PCIN(9) => mul_32ns_32ns_64_1_1_U26_n_153,
      PCIN(8) => mul_32ns_32ns_64_1_1_U26_n_154,
      PCIN(7) => mul_32ns_32ns_64_1_1_U26_n_155,
      PCIN(6) => mul_32ns_32ns_64_1_1_U26_n_156,
      PCIN(5) => mul_32ns_32ns_64_1_1_U26_n_157,
      PCIN(4) => mul_32ns_32ns_64_1_1_U26_n_158,
      PCIN(3) => mul_32ns_32ns_64_1_1_U26_n_159,
      PCIN(2) => mul_32ns_32ns_64_1_1_U26_n_160,
      PCIN(1) => mul_32ns_32ns_64_1_1_U26_n_161,
      PCIN(0) => mul_32ns_32ns_64_1_1_U26_n_162,
      PCOUT(47 downto 0) => \NLW_mul_ln73_reg_663_reg__0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_mul_ln73_reg_663_reg__0_UNDERFLOW_UNCONNECTED\
    );
\op_assign_1_reg_819[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter8_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => op_assign_1_reg_8190
    );
\op_assign_1_reg_819_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(0),
      Q => D(8),
      R => '0'
    );
\op_assign_1_reg_819_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(1),
      Q => D(9),
      R => '0'
    );
\op_assign_1_reg_819_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(2),
      Q => D(10),
      R => '0'
    );
\op_assign_1_reg_819_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(3),
      Q => D(11),
      R => '0'
    );
\op_assign_1_reg_819_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(4),
      Q => D(12),
      R => '0'
    );
\op_assign_1_reg_819_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(5),
      Q => D(13),
      R => '0'
    );
\op_assign_1_reg_819_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(6),
      Q => D(14),
      R => '0'
    );
\op_assign_1_reg_819_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => op_assign_1_reg_8190,
      D => \p_0_in__0\(7),
      Q => D(15),
      R => '0'
    );
p_reg_reg_i_100: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(1),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(1),
      O => p_reg_reg_i_100_n_3
    );
p_reg_reg_i_101: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(0),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(0),
      O => p_reg_reg_i_101_n_3
    );
p_reg_reg_i_102: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(7),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(7),
      O => p_reg_reg_i_102_n_3
    );
p_reg_reg_i_103: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(6),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(6),
      O => p_reg_reg_i_103_n_3
    );
p_reg_reg_i_104: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(5),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(5),
      O => p_reg_reg_i_104_n_3
    );
p_reg_reg_i_105: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(4),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(4),
      O => p_reg_reg_i_105_n_3
    );
p_reg_reg_i_106: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(7),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(7),
      O => p_reg_reg_i_106_n_3
    );
p_reg_reg_i_107: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(6),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(6),
      O => p_reg_reg_i_107_n_3
    );
p_reg_reg_i_108: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(5),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(5),
      O => p_reg_reg_i_108_n_3
    );
p_reg_reg_i_109: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(4),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(4),
      O => p_reg_reg_i_109_n_3
    );
p_reg_reg_i_25: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_26_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_25_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_reg_reg_i_25_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_25_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_26: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_27_n_3,
      CO(3) => p_reg_reg_i_26_n_3,
      CO(2) => p_reg_reg_i_26_n_4,
      CO(1) => p_reg_reg_i_26_n_5,
      CO(0) => p_reg_reg_i_26_n_6,
      CYINIT => '0',
      DI(3) => p_reg_reg_i_32_n_3,
      DI(2) => p_reg_reg_i_33_n_3,
      DI(1 downto 0) => sext_ln157_3_fu_549_p1(9 downto 8),
      O(3 downto 0) => add_ln157_2_fu_553_p2(11 downto 8),
      S(3) => p_reg_reg_i_36_n_3,
      S(2) => p_reg_reg_i_37_n_3,
      S(1) => p_reg_reg_i_38_n_3,
      S(0) => p_reg_reg_i_39_n_3
    );
p_reg_reg_i_27: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_28_n_3,
      CO(3) => p_reg_reg_i_27_n_3,
      CO(2) => p_reg_reg_i_27_n_4,
      CO(1) => p_reg_reg_i_27_n_5,
      CO(0) => p_reg_reg_i_27_n_6,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln157_3_fu_549_p1(7 downto 4),
      O(3 downto 0) => add_ln157_2_fu_553_p2(7 downto 4),
      S(3) => p_reg_reg_i_44_n_3,
      S(2) => p_reg_reg_i_45_n_3,
      S(1) => p_reg_reg_i_46_n_3,
      S(0) => p_reg_reg_i_47_n_3
    );
p_reg_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_28_n_3,
      CO(2) => p_reg_reg_i_28_n_4,
      CO(1) => p_reg_reg_i_28_n_5,
      CO(0) => p_reg_reg_i_28_n_6,
      CYINIT => '0',
      DI(3 downto 0) => sext_ln157_3_fu_549_p1(3 downto 0),
      O(3 downto 0) => add_ln157_2_fu_553_p2(3 downto 0),
      S(3) => p_reg_reg_i_52_n_3,
      S(2) => p_reg_reg_i_53_n_3,
      S(1) => p_reg_reg_i_54_n_3,
      S(0) => p_reg_reg_i_55_n_3
    );
p_reg_reg_i_29: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_30_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_29_CO_UNCONNECTED(3 downto 1),
      CO(0) => p_reg_reg_i_29_n_6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_29_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_30: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_31_n_3,
      CO(3) => p_reg_reg_i_30_n_3,
      CO(2) => p_reg_reg_i_30_n_4,
      CO(1) => p_reg_reg_i_30_n_5,
      CO(0) => p_reg_reg_i_30_n_6,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln1347_reg_703_pp0_iter5_reg_reg(7 downto 4),
      O(3 downto 0) => ret_14_fu_445_p20_out(7 downto 4),
      S(3) => p_reg_reg_i_56_n_3,
      S(2) => p_reg_reg_i_57_n_3,
      S(1) => p_reg_reg_i_58_n_3,
      S(0) => p_reg_reg_i_59_n_3
    );
p_reg_reg_i_31: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_31_n_3,
      CO(2) => p_reg_reg_i_31_n_4,
      CO(1) => p_reg_reg_i_31_n_5,
      CO(0) => p_reg_reg_i_31_n_6,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln1347_reg_703_pp0_iter5_reg_reg(3 downto 0),
      O(3 downto 0) => ret_14_fu_445_p20_out(3 downto 0),
      S(3) => p_reg_reg_i_60_n_3,
      S(2) => p_reg_reg_i_61_n_3,
      S(1) => p_reg_reg_i_62_n_3,
      S(0) => p_reg_reg_i_63_n_3
    );
p_reg_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_reg_reg_i_26_0(0),
      I1 => vg_reg_778,
      O => p_reg_reg_i_32_n_3
    );
p_reg_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => vg_reg_778,
      I1 => p_reg_reg_i_26_0(0),
      O => p_reg_reg_i_33_n_3
    );
p_reg_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(8),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(9)
    );
p_reg_reg_i_35: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(7),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(8)
    );
p_reg_reg_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => p_reg_reg_i_26_0(0),
      I1 => p_reg_reg_i_26_1(0),
      I2 => vg_reg_778,
      O => p_reg_reg_i_36_n_3
    );
p_reg_reg_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => p_reg_reg_i_26_0(0),
      I1 => vg_reg_778,
      I2 => add_ln157_1_fu_537_p2(9),
      O => p_reg_reg_i_37_n_3
    );
p_reg_reg_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(8),
      I1 => add_ln157_fu_488_p2(9),
      I2 => vg_reg_778,
      O => p_reg_reg_i_38_n_3
    );
p_reg_reg_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(7),
      I1 => add_ln157_fu_488_p2(8),
      I2 => vg_reg_778,
      O => p_reg_reg_i_39_n_3
    );
p_reg_reg_i_40: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(6),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(7)
    );
p_reg_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(5),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(6)
    );
p_reg_reg_i_42: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(4),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(5)
    );
p_reg_reg_i_43: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(3),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(4)
    );
p_reg_reg_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(6),
      I1 => add_ln157_fu_488_p2(7),
      I2 => vg_reg_778,
      O => p_reg_reg_i_44_n_3
    );
p_reg_reg_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(5),
      I1 => add_ln157_fu_488_p2(6),
      I2 => vg_reg_778,
      O => p_reg_reg_i_45_n_3
    );
p_reg_reg_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(4),
      I1 => add_ln157_fu_488_p2(5),
      I2 => vg_reg_778,
      O => p_reg_reg_i_46_n_3
    );
p_reg_reg_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(3),
      I1 => add_ln157_fu_488_p2(4),
      I2 => vg_reg_778,
      O => p_reg_reg_i_47_n_3
    );
p_reg_reg_i_48: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(2),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(3)
    );
p_reg_reg_i_49: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(1),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(2)
    );
p_reg_reg_i_50: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(0),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(1)
    );
p_reg_reg_i_51: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sext_ln157_2_fu_521_p1(0),
      I1 => vg_reg_778,
      O => sext_ln157_3_fu_549_p1(0)
    );
p_reg_reg_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(2),
      I1 => add_ln157_fu_488_p2(3),
      I2 => vg_reg_778,
      O => p_reg_reg_i_52_n_3
    );
p_reg_reg_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(1),
      I1 => add_ln157_fu_488_p2(2),
      I2 => vg_reg_778,
      O => p_reg_reg_i_53_n_3
    );
p_reg_reg_i_54: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => add_ln157_1_fu_537_p2(0),
      I1 => add_ln157_fu_488_p2(1),
      I2 => vg_reg_778,
      O => p_reg_reg_i_54_n_3
    );
p_reg_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => sext_ln157_2_fu_521_p1(0),
      I1 => add_ln157_fu_488_p2(0),
      I2 => vg_reg_778,
      O => p_reg_reg_i_55_n_3
    );
p_reg_reg_i_56: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(7),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(7),
      O => p_reg_reg_i_56_n_3
    );
p_reg_reg_i_57: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(6),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(6),
      O => p_reg_reg_i_57_n_3
    );
p_reg_reg_i_58: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(5),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(5),
      O => p_reg_reg_i_58_n_3
    );
p_reg_reg_i_59: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(4),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(4),
      O => p_reg_reg_i_59_n_3
    );
p_reg_reg_i_60: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(3),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(3),
      O => p_reg_reg_i_60_n_3
    );
p_reg_reg_i_61: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(2),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(2),
      O => p_reg_reg_i_61_n_3
    );
p_reg_reg_i_62: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(1),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(1),
      O => p_reg_reg_i_62_n_3
    );
p_reg_reg_i_63: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln1347_reg_703_pp0_iter5_reg_reg(0),
      I1 => zext_ln123_reg_696_pp0_iter5_reg_reg(0),
      O => p_reg_reg_i_63_n_3
    );
p_reg_reg_i_69: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_69_n_3,
      CO(2) => p_reg_reg_i_69_n_4,
      CO(1) => p_reg_reg_i_69_n_5,
      CO(0) => p_reg_reg_i_69_n_6,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln215_1_reg_750_pp0_iter5_reg(3 downto 0),
      O(3 downto 1) => \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\(2 downto 0),
      O(0) => sext_ln157_2_fu_521_p1(0),
      S(3) => p_reg_reg_i_88_n_3,
      S(2) => p_reg_reg_i_89_n_3,
      S(1) => p_reg_reg_i_90_n_3,
      S(0) => p_reg_reg_i_91_n_3
    );
p_reg_reg_i_71: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_96_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_71_CO_UNCONNECTED(3 downto 1),
      CO(0) => CO(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_71_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_74: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_97_n_3,
      CO(3 downto 1) => NLW_p_reg_reg_i_74_CO_UNCONNECTED(3 downto 1),
      CO(0) => \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_p_reg_reg_i_74_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => B"0001"
    );
p_reg_reg_i_88: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(3),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(3),
      O => p_reg_reg_i_88_n_3
    );
p_reg_reg_i_89: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(2),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(2),
      O => p_reg_reg_i_89_n_3
    );
p_reg_reg_i_90: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(1),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(1),
      O => p_reg_reg_i_90_n_3
    );
p_reg_reg_i_91: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln215_1_reg_750_pp0_iter5_reg(0),
      I1 => zext_ln1347_reg_703_pp0_iter5_reg_reg(0),
      O => p_reg_reg_i_91_n_3
    );
p_reg_reg_i_95: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_95_n_3,
      CO(2) => p_reg_reg_i_95_n_4,
      CO(1) => p_reg_reg_i_95_n_5,
      CO(0) => p_reg_reg_i_95_n_6,
      CYINIT => '1',
      DI(3 downto 0) => zext_ln123_reg_696_pp0_iter5_reg_reg(3 downto 0),
      O(3 downto 0) => sext_ln157_fu_472_p1(3 downto 0),
      S(3) => p_reg_reg_i_98_n_3,
      S(2) => p_reg_reg_i_99_n_3,
      S(1) => p_reg_reg_i_100_n_3,
      S(0) => p_reg_reg_i_101_n_3
    );
p_reg_reg_i_96: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_95_n_3,
      CO(3) => p_reg_reg_i_96_n_3,
      CO(2) => p_reg_reg_i_96_n_4,
      CO(1) => p_reg_reg_i_96_n_5,
      CO(0) => p_reg_reg_i_96_n_6,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln123_reg_696_pp0_iter5_reg_reg(7 downto 4),
      O(3 downto 0) => sext_ln157_fu_472_p1(7 downto 4),
      S(3) => p_reg_reg_i_102_n_3,
      S(2) => p_reg_reg_i_103_n_3,
      S(1) => p_reg_reg_i_104_n_3,
      S(0) => p_reg_reg_i_105_n_3
    );
p_reg_reg_i_97: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_69_n_3,
      CO(3) => p_reg_reg_i_97_n_3,
      CO(2) => p_reg_reg_i_97_n_4,
      CO(1) => p_reg_reg_i_97_n_5,
      CO(0) => p_reg_reg_i_97_n_6,
      CYINIT => '0',
      DI(3 downto 0) => zext_ln215_1_reg_750_pp0_iter5_reg(7 downto 4),
      O(3 downto 0) => \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\(6 downto 3),
      S(3) => p_reg_reg_i_106_n_3,
      S(2) => p_reg_reg_i_107_n_3,
      S(1) => p_reg_reg_i_108_n_3,
      S(0) => p_reg_reg_i_109_n_3
    );
p_reg_reg_i_98: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(3),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(3),
      O => p_reg_reg_i_98_n_3
    );
p_reg_reg_i_99: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln123_reg_696_pp0_iter5_reg_reg(2),
      I1 => zext_ln215_1_reg_750_pp0_iter5_reg(2),
      O => p_reg_reg_i_99_n_3
    );
\r_V_reg_690_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(0),
      Q => r_V_reg_690_pp0_iter2_reg(0),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(1),
      Q => r_V_reg_690_pp0_iter2_reg(1),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(2),
      Q => r_V_reg_690_pp0_iter2_reg(2),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(3),
      Q => r_V_reg_690_pp0_iter2_reg(3),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(4),
      Q => r_V_reg_690_pp0_iter2_reg(4),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(5),
      Q => r_V_reg_690_pp0_iter2_reg(5),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(6),
      Q => r_V_reg_690_pp0_iter2_reg(6),
      R => '0'
    );
\r_V_reg_690_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690(7),
      Q => r_V_reg_690_pp0_iter2_reg(7),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(0),
      Q => r_V_reg_690_pp0_iter3_reg(0),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(1),
      Q => r_V_reg_690_pp0_iter3_reg(1),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(2),
      Q => r_V_reg_690_pp0_iter3_reg(2),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(3),
      Q => r_V_reg_690_pp0_iter3_reg(3),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(4),
      Q => r_V_reg_690_pp0_iter3_reg(4),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(5),
      Q => r_V_reg_690_pp0_iter3_reg(5),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(6),
      Q => r_V_reg_690_pp0_iter3_reg(6),
      R => '0'
    );
\r_V_reg_690_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_V_reg_690_pp0_iter2_reg(7),
      Q => r_V_reg_690_pp0_iter3_reg(7),
      R => '0'
    );
\r_V_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(16),
      Q => r_V_reg_690(0),
      R => '0'
    );
\r_V_reg_690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(17),
      Q => r_V_reg_690(1),
      R => '0'
    );
\r_V_reg_690_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(18),
      Q => r_V_reg_690(2),
      R => '0'
    );
\r_V_reg_690_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(19),
      Q => r_V_reg_690(3),
      R => '0'
    );
\r_V_reg_690_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(20),
      Q => r_V_reg_690(4),
      R => '0'
    );
\r_V_reg_690_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(21),
      Q => r_V_reg_690(5),
      R => '0'
    );
\r_V_reg_690_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(22),
      Q => r_V_reg_690(6),
      R => '0'
    );
\r_V_reg_690_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => b_V_reg_6770,
      D => imgInput_data_dout(23),
      Q => r_V_reg_690(7),
      R => '0'
    );
\vg_reg_778[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      I1 => g_V_reg_684_pp0_iter4_reg(6),
      I2 => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(8),
      I3 => g_V_reg_684_pp0_iter4_reg(7),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7),
      O => \vg_reg_778[0]_i_2_n_3\
    );
\vg_reg_778[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => g_V_reg_684_pp0_iter4_reg(3),
      I2 => g_V_reg_684_pp0_iter4_reg(5),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      I4 => g_V_reg_684_pp0_iter4_reg(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      O => \vg_reg_778[0]_i_3_n_3\
    );
\vg_reg_778[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I1 => g_V_reg_684_pp0_iter4_reg(0),
      I2 => g_V_reg_684_pp0_iter4_reg(2),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => g_V_reg_684_pp0_iter4_reg(1),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      O => \vg_reg_778[0]_i_4_n_3\
    );
\vg_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => vg_fu_403_p2,
      Q => vg_reg_778,
      R => '0'
    );
\vg_reg_778_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vg_fu_403_p2,
      CO(2) => \vg_reg_778_reg[0]_i_1_n_4\,
      CO(1) => \vg_reg_778_reg[0]_i_1_n_5\,
      CO(0) => \vg_reg_778_reg[0]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vg_reg_778_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => xf_cv_icvSaturate8u_cv_U_n_61,
      S(2) => \vg_reg_778[0]_i_2_n_3\,
      S(1) => \vg_reg_778[0]_i_3_n_3\,
      S(0) => \vg_reg_778[0]_i_4_n_3\
    );
\vmin_V_reg_745[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter3_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => vmin_V_reg_7450
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(0),
      Q => vmin_V_reg_745_pp0_iter5_reg(0),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(1),
      Q => vmin_V_reg_745_pp0_iter5_reg(1),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(2),
      Q => vmin_V_reg_745_pp0_iter5_reg(2),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(3),
      Q => vmin_V_reg_745_pp0_iter5_reg(3),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(4),
      Q => vmin_V_reg_745_pp0_iter5_reg(4),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(5),
      Q => vmin_V_reg_745_pp0_iter5_reg(5),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(6),
      Q => vmin_V_reg_745_pp0_iter5_reg(6),
      R => '0'
    );
\vmin_V_reg_745_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => vmin_V_reg_745(7),
      Q => vmin_V_reg_745_pp0_iter5_reg(7),
      R => '0'
    );
\vmin_V_reg_745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(0),
      Q => vmin_V_reg_745(0),
      R => '0'
    );
\vmin_V_reg_745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(1),
      Q => vmin_V_reg_745(1),
      R => '0'
    );
\vmin_V_reg_745_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(2),
      Q => vmin_V_reg_745(2),
      R => '0'
    );
\vmin_V_reg_745_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(3),
      Q => vmin_V_reg_745(3),
      R => '0'
    );
\vmin_V_reg_745_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(4),
      Q => vmin_V_reg_745(4),
      R => '0'
    );
\vmin_V_reg_745_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(5),
      Q => vmin_V_reg_745(5),
      R => '0'
    );
\vmin_V_reg_745_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(6),
      Q => vmin_V_reg_745(6),
      R => '0'
    );
\vmin_V_reg_745_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => vmin_V_fu_348_p20_out(7),
      Q => vmin_V_reg_745(7),
      R => '0'
    );
void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_cud
     port map (
      B(16 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_q0(16 downto 0),
      DI(0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23,
      Q(0) => add_ln213_1_reg_766(0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      p_reg_reg(0) => vmin_V_reg_745_pp0_iter5_reg(0),
      \q0_reg[0]\ => xf_cv_icvSaturate8u_cv_U_n_79,
      \q0_reg[10]\ => xf_cv_icvSaturate8u_cv_U_n_65,
      \q0_reg[10]_0\ => xf_cv_icvSaturate8u_cv_U_n_89,
      \q0_reg[11]\ => xf_cv_icvSaturate8u_cv_U_n_32,
      \q0_reg[12]\(6 downto 0) => \^p_0_in\(6 downto 0),
      \q0_reg[13]\ => xf_cv_icvSaturate8u_cv_U_n_33,
      \q0_reg[14]\ => xf_cv_icvSaturate8u_cv_U_n_35,
      \q0_reg[15]\ => xf_cv_icvSaturate8u_cv_U_n_34,
      \q0_reg[1]\ => xf_cv_icvSaturate8u_cv_U_n_80,
      \q0_reg[2]\ => xf_cv_icvSaturate8u_cv_U_n_81,
      \q0_reg[3]\ => xf_cv_icvSaturate8u_cv_U_n_82,
      \q0_reg[4]\ => xf_cv_icvSaturate8u_cv_U_n_83,
      \q0_reg[5]\ => xf_cv_icvSaturate8u_cv_U_n_84,
      \q0_reg[6]\ => xf_cv_icvSaturate8u_cv_U_n_85,
      \q0_reg[7]\ => xf_cv_icvSaturate8u_cv_U_n_86,
      \q0_reg[8]\ => xf_cv_icvSaturate8u_cv_U_n_87,
      \q0_reg[9]\ => xf_cv_icvSaturate8u_cv_U_n_88,
      q1_reg => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20,
      q1_reg_0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21,
      q1_reg_1 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22
    );
void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_bkb
     port map (
      A(19 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0(19 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \q0_reg[0]\ => xf_cv_icvSaturate8u_cv_U_n_66,
      \q0_reg[10]\ => xf_cv_icvSaturate8u_cv_U_n_76,
      \q0_reg[11]\ => xf_cv_icvSaturate8u_cv_U_n_77,
      \q0_reg[12]\ => xf_cv_icvSaturate8u_cv_U_n_63,
      \q0_reg[13]\ => xf_cv_icvSaturate8u_cv_U_n_64,
      \q0_reg[13]_0\ => xf_cv_icvSaturate8u_cv_U_n_78,
      \q0_reg[14]\ => xf_cv_icvSaturate8u_cv_U_n_20,
      \q0_reg[16]\ => xf_cv_icvSaturate8u_cv_U_n_29,
      \q0_reg[17]\ => xf_cv_icvSaturate8u_cv_U_n_31,
      \q0_reg[18]\ => xf_cv_icvSaturate8u_cv_U_n_30,
      \q0_reg[1]\ => xf_cv_icvSaturate8u_cv_U_n_67,
      \q0_reg[2]\ => xf_cv_icvSaturate8u_cv_U_n_68,
      \q0_reg[3]\ => xf_cv_icvSaturate8u_cv_U_n_69,
      \q0_reg[4]\ => xf_cv_icvSaturate8u_cv_U_n_70,
      \q0_reg[5]\ => xf_cv_icvSaturate8u_cv_U_n_71,
      \q0_reg[6]\ => xf_cv_icvSaturate8u_cv_U_n_72,
      \q0_reg[7]\ => xf_cv_icvSaturate8u_cv_U_n_73,
      \q0_reg[8]\ => xf_cv_icvSaturate8u_cv_U_n_74,
      \q0_reg[9]\ => xf_cv_icvSaturate8u_cv_U_n_75,
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \zext_ln123_1_reg_730_reg[3]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26,
      \zext_ln123_1_reg_730_reg[7]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24,
      \zext_ln123_1_reg_730_reg[7]_0\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25
    );
\vr_reg_772[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(6),
      I1 => zext_ln1347_1_reg_735(6),
      I2 => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(8),
      I3 => zext_ln1347_1_reg_735(7),
      I4 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7),
      O => \vr_reg_772[0]_i_3_n_3\
    );
\vr_reg_772[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(3),
      I1 => zext_ln1347_1_reg_735(3),
      I2 => zext_ln1347_1_reg_735(5),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(5),
      I4 => zext_ln1347_1_reg_735(4),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(4),
      O => \vr_reg_772[0]_i_4_n_3\
    );
\vr_reg_772[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(0),
      I1 => zext_ln1347_1_reg_735(0),
      I2 => zext_ln1347_1_reg_735(2),
      I3 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(2),
      I4 => zext_ln1347_1_reg_735(1),
      I5 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(1),
      O => \vr_reg_772[0]_i_5_n_3\
    );
\vr_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln213_1_reg_7660,
      D => vr_fu_395_p2,
      Q => vr_reg_772,
      R => '0'
    );
\vr_reg_772_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => vr_fu_395_p2,
      CO(2) => \vr_reg_772_reg[0]_i_1_n_4\,
      CO(1) => \vr_reg_772_reg[0]_i_1_n_5\,
      CO(0) => \vr_reg_772_reg[0]_i_1_n_6\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_vr_reg_772_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => xf_cv_icvSaturate8u_cv_U_n_61,
      S(2) => \vr_reg_772[0]_i_3_n_3\,
      S(1) => \vr_reg_772[0]_i_4_n_3\,
      S(0) => \vr_reg_772[0]_i_5_n_3\
    );
xf_cv_icvSaturate8u_cv_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s_xf_cv_icvSaturate8u_cv
     port map (
      A(0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_q0(12),
      B(7 downto 0) => \^p_0_in\(7 downto 0),
      D(7 downto 0) => vmin_V_fu_348_p20_out(7 downto 0),
      DI(0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_23,
      I238(7 downto 0) => xf_cv_icvSaturate8u_cv_load_reg_719(7 downto 0),
      O(1) => xf_cv_icvSaturate8u_cv_U_n_61,
      O(0) => \void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0__0\(8),
      O184(8) => xf_cv_icvSaturate8u_cv_U_n_36,
      O184(7) => xf_cv_icvSaturate8u_cv_U_n_37,
      O184(6) => xf_cv_icvSaturate8u_cv_U_n_38,
      O184(5) => xf_cv_icvSaturate8u_cv_U_n_39,
      O184(4) => xf_cv_icvSaturate8u_cv_U_n_40,
      O184(3) => xf_cv_icvSaturate8u_cv_U_n_41,
      O184(2) => xf_cv_icvSaturate8u_cv_U_n_42,
      O184(1) => xf_cv_icvSaturate8u_cv_U_n_43,
      O184(0) => xf_cv_icvSaturate8u_cv_U_n_44,
      Q(7 downto 0) => add_ln213_1_reg_766(7 downto 0),
      \add_ln213_1_reg_766_reg[7]\(7 downto 0) => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(7 downto 0),
      \add_ln213_1_reg_766_reg[7]_0\(7 downto 0) => b_V_reg_677_pp0_iter4_reg(7 downto 0),
      ap_block_pp0_stage0_11001 => ap_block_pp0_stage0_11001,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      ap_enable_reg_pp0_iter5_reg => xf_cv_icvSaturate8u_cv_U_n_64,
      ap_enable_reg_pp0_iter6 => ap_enable_reg_pp0_iter6,
      ap_enable_reg_pp0_iter6_reg => xf_cv_icvSaturate8u_cv_U_n_65,
      \b_V_reg_677_pp0_iter4_reg_reg[5]\(7 downto 0) => add_ln213_1_fu_390_p2(7 downto 0),
      icmp_ln128_reg_673_pp0_iter2_reg => icmp_ln128_reg_673_pp0_iter2_reg,
      icmp_ln128_reg_673_pp0_iter4_reg => icmp_ln128_reg_673_pp0_iter4_reg,
      icmp_ln128_reg_673_pp0_iter9_reg => icmp_ln128_reg_673_pp0_iter9_reg,
      imgInput_data_empty_n => imgInput_data_empty_n,
      p_reg_reg(7 downto 0) => vmin_V_reg_745_pp0_iter5_reg(7 downto 0),
      \p_reg_reg_i_1__0\ => xf_cv_icvSaturate8u_cv_U_n_32,
      \q0[10]_i_3\ => xf_cv_icvSaturate8u_cv_U_n_89,
      \q0[9]_i_5__0\ => xf_cv_icvSaturate8u_cv_U_n_88,
      \q0_reg[0]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_79,
      \q0_reg[10]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_24,
      \q0_reg[10]_0\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_20,
      \q0_reg[11]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_26,
      \q0_reg[12]\ => xf_cv_icvSaturate8u_cv_U_n_63,
      \q0_reg[12]_0\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_U_n_25,
      \q0_reg[1]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_80,
      \q0_reg[2]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_81,
      \q0_reg[3]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_82,
      \q0_reg[4]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_83,
      \q0_reg[5]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_84,
      \q0_reg[6]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_85,
      \q0_reg[7]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_86,
      \q0_reg[8]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_22,
      \q0_reg[8]_i_3__0\ => xf_cv_icvSaturate8u_cv_U_n_87,
      \q0_reg[9]\ => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_hdiv_U_n_21,
      q1_reg => xf_cv_icvSaturate8u_cv_U_n_33,
      q1_reg_0 => xf_cv_icvSaturate8u_cv_U_n_34,
      q1_reg_1 => xf_cv_icvSaturate8u_cv_U_n_35,
      q1_reg_2 => ap_enable_reg_pp0_iter1_reg_n_3,
      q1_reg_3 => \icmp_ln128_reg_673_reg_n_3_[0]\,
      q1_reg_4 => ap_enable_reg_pp0_iter10_reg_n_3,
      q1_reg_5(7 downto 0) => r_V_reg_690_pp0_iter3_reg(7 downto 0),
      q2_reg(7 downto 0) => b_V_reg_677(7 downto 0),
      q2_reg_0(7 downto 0) => g_V_reg_684(7 downto 0),
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      \vg_reg_778_reg[0]\(8 downto 0) => zext_ln123_1_reg_730_reg(8 downto 0),
      \vmin_V_reg_745_reg[7]\(7 downto 0) => b_V_reg_677_pp0_iter3_reg(7 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7 downto 0) => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_address0(7 downto 0),
      void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0 => void_bgr2hsv_9_2160_3840_1_Mat_9_2160_3840_1_2_Mat_9_2160_3840_1_2_sdiv_ce0,
      \zext_ln123_1_reg_730_reg[7]\ => xf_cv_icvSaturate8u_cv_U_n_20,
      \zext_ln123_1_reg_730_reg[7]_0\ => xf_cv_icvSaturate8u_cv_U_n_29,
      \zext_ln123_1_reg_730_reg[7]_1\ => xf_cv_icvSaturate8u_cv_U_n_30,
      \zext_ln123_1_reg_730_reg[7]_10\ => xf_cv_icvSaturate8u_cv_U_n_73,
      \zext_ln123_1_reg_730_reg[7]_11\ => xf_cv_icvSaturate8u_cv_U_n_74,
      \zext_ln123_1_reg_730_reg[7]_12\ => xf_cv_icvSaturate8u_cv_U_n_75,
      \zext_ln123_1_reg_730_reg[7]_13\ => xf_cv_icvSaturate8u_cv_U_n_76,
      \zext_ln123_1_reg_730_reg[7]_14\ => xf_cv_icvSaturate8u_cv_U_n_77,
      \zext_ln123_1_reg_730_reg[7]_15\ => xf_cv_icvSaturate8u_cv_U_n_78,
      \zext_ln123_1_reg_730_reg[7]_16\(7) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\,
      \zext_ln123_1_reg_730_reg[7]_16\(6) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\,
      \zext_ln123_1_reg_730_reg[7]_16\(5) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\,
      \zext_ln123_1_reg_730_reg[7]_16\(4) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\,
      \zext_ln123_1_reg_730_reg[7]_16\(3) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\,
      \zext_ln123_1_reg_730_reg[7]_16\(2) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\,
      \zext_ln123_1_reg_730_reg[7]_16\(1) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\,
      \zext_ln123_1_reg_730_reg[7]_16\(0) => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\,
      \zext_ln123_1_reg_730_reg[7]_2\ => xf_cv_icvSaturate8u_cv_U_n_31,
      \zext_ln123_1_reg_730_reg[7]_3\ => xf_cv_icvSaturate8u_cv_U_n_66,
      \zext_ln123_1_reg_730_reg[7]_4\ => xf_cv_icvSaturate8u_cv_U_n_67,
      \zext_ln123_1_reg_730_reg[7]_5\ => xf_cv_icvSaturate8u_cv_U_n_68,
      \zext_ln123_1_reg_730_reg[7]_6\ => xf_cv_icvSaturate8u_cv_U_n_69,
      \zext_ln123_1_reg_730_reg[7]_7\ => xf_cv_icvSaturate8u_cv_U_n_70,
      \zext_ln123_1_reg_730_reg[7]_8\ => xf_cv_icvSaturate8u_cv_U_n_71,
      \zext_ln123_1_reg_730_reg[7]_9\ => xf_cv_icvSaturate8u_cv_U_n_72
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(0),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(0),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(1),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(1),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(2),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(2),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(3),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(3),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(4),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(4),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(5),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(5),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(6),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(6),
      R => '0'
    );
\xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => xf_cv_icvSaturate8u_cv_load_reg_719(7),
      Q => xf_cv_icvSaturate8u_cv_load_reg_719_pp0_iter4_reg(7),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_44,
      Q => zext_ln123_1_reg_730_reg(0),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_43,
      Q => zext_ln123_1_reg_730_reg(1),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_42,
      Q => zext_ln123_1_reg_730_reg(2),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_41,
      Q => zext_ln123_1_reg_730_reg(3),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_40,
      Q => zext_ln123_1_reg_730_reg(4),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_39,
      Q => zext_ln123_1_reg_730_reg(5),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_38,
      Q => zext_ln123_1_reg_730_reg(6),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_37,
      Q => zext_ln123_1_reg_730_reg(7),
      R => '0'
    );
\zext_ln123_1_reg_730_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => xf_cv_icvSaturate8u_cv_U_n_36,
      Q => zext_ln123_1_reg_730_reg(8),
      R => '0'
    );
\zext_ln123_reg_696[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln128_reg_673_pp0_iter1_reg,
      I1 => ap_block_pp0_stage0_11001,
      O => zext_ln123_reg_696_reg0
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(0),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(1),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(2),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(3),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(4),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(5),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(6),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_reg(7),
      Q => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\,
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[0]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(0),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[1]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(1),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[2]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(2),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[3]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(3),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[4]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(4),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[5]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(5),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[6]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(6),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln123_reg_696_pp0_iter3_reg_reg_n_3_[7]\,
      Q => zext_ln123_reg_696_pp0_iter4_reg_reg(7),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(0),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(0),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(1),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(1),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(2),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(2),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(3),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(3),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(4),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(4),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(5),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(5),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(6),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(6),
      R => '0'
    );
\zext_ln123_reg_696_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln123_reg_696_pp0_iter4_reg_reg(7),
      Q => zext_ln123_reg_696_pp0_iter5_reg_reg(7),
      R => '0'
    );
\zext_ln123_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(0),
      Q => zext_ln123_reg_696_reg(0),
      R => '0'
    );
\zext_ln123_reg_696_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(1),
      Q => zext_ln123_reg_696_reg(1),
      R => '0'
    );
\zext_ln123_reg_696_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(2),
      Q => zext_ln123_reg_696_reg(2),
      R => '0'
    );
\zext_ln123_reg_696_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(3),
      Q => zext_ln123_reg_696_reg(3),
      R => '0'
    );
\zext_ln123_reg_696_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(4),
      Q => zext_ln123_reg_696_reg(4),
      R => '0'
    );
\zext_ln123_reg_696_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(5),
      Q => zext_ln123_reg_696_reg(5),
      R => '0'
    );
\zext_ln123_reg_696_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(6),
      Q => zext_ln123_reg_696_reg(6),
      R => '0'
    );
\zext_ln123_reg_696_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => b_V_reg_677(7),
      Q => zext_ln123_reg_696_reg(7),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(0),
      Q => zext_ln1347_1_reg_735(0),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(1),
      Q => zext_ln1347_1_reg_735(1),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(2),
      Q => zext_ln1347_1_reg_735(2),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(3),
      Q => zext_ln1347_1_reg_735(3),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(4),
      Q => zext_ln1347_1_reg_735(4),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(5),
      Q => zext_ln1347_1_reg_735(5),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(6),
      Q => zext_ln1347_1_reg_735(6),
      R => '0'
    );
\zext_ln1347_1_reg_735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => vmin_V_reg_7450,
      D => r_V_reg_690_pp0_iter3_reg(7),
      Q => zext_ln1347_1_reg_735(7),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(0),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(1),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(2),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(3),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(4),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(5),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(6),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => zext_ln1347_reg_703_reg(7),
      Q => \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3\
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[0]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(0),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[1]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(1),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[2]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(2),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[3]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(3),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[4]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(4),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[5]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(5),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[6]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(6),
      R => '0'
    );
\zext_ln1347_reg_703_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln1347_reg_703_pp0_iter4_reg_reg[7]_srl2_n_3\,
      Q => zext_ln1347_reg_703_pp0_iter5_reg_reg(7),
      R => '0'
    );
\zext_ln1347_reg_703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(0),
      Q => zext_ln1347_reg_703_reg(0),
      R => '0'
    );
\zext_ln1347_reg_703_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(1),
      Q => zext_ln1347_reg_703_reg(1),
      R => '0'
    );
\zext_ln1347_reg_703_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(2),
      Q => zext_ln1347_reg_703_reg(2),
      R => '0'
    );
\zext_ln1347_reg_703_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(3),
      Q => zext_ln1347_reg_703_reg(3),
      R => '0'
    );
\zext_ln1347_reg_703_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(4),
      Q => zext_ln1347_reg_703_reg(4),
      R => '0'
    );
\zext_ln1347_reg_703_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(5),
      Q => zext_ln1347_reg_703_reg(5),
      R => '0'
    );
\zext_ln1347_reg_703_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(6),
      Q => zext_ln1347_reg_703_reg(6),
      R => '0'
    );
\zext_ln1347_reg_703_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => zext_ln123_reg_696_reg0,
      D => g_V_reg_684(7),
      Q => zext_ln1347_reg_703_reg(7),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(0),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(0),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(1),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(1),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(2),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(2),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(3),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(3),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(4),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(4),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(5),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(5),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(6),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(6),
      R => '0'
    );
\zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1347_1_reg_735(7),
      Q => zext_ln215_1_reg_750_pp0_iter5_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dst_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_TVALID : in STD_LOGIC;
    src_TREADY : out STD_LOGIC;
    dst_TVALID : out STD_LOGIC;
    dst_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 5;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start : STD_LOGIC;
  signal add_ln157_1_fu_537_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln157_fu_488_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_3 : STD_LOGIC;
  signal ap_CS_fsm_state1_5 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_imgInput_420_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal axis2xfMat_24_9_2160_3840_1_U0_n_10 : STD_LOGIC;
  signal axis2xfMat_24_9_2160_3840_1_U0_n_9 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_ap_ready : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_45 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_53 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_54 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_55 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_56 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_n_58 : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read : STD_LOGIC;
  signal bgr2hsv_9_2160_3840_1_U0_rgb2hsv_421_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_75 : STD_LOGIC;
  signal icmp_ln81_fu_161_p2 : STD_LOGIC;
  signal imgInput_cols_c10_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_cols_c10_empty_n : STD_LOGIC;
  signal imgInput_cols_c10_full_n : STD_LOGIC;
  signal imgInput_cols_c_U_n_5 : STD_LOGIC;
  signal imgInput_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_cols_c_empty_n : STD_LOGIC;
  signal imgInput_cols_c_full_n : STD_LOGIC;
  signal imgInput_data_U_n_3 : STD_LOGIC;
  signal imgInput_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgInput_data_empty_n : STD_LOGIC;
  signal imgInput_data_full_n : STD_LOGIC;
  signal imgInput_rows_c9_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_rows_c9_empty_n : STD_LOGIC;
  signal imgInput_rows_c9_full_n : STD_LOGIC;
  signal imgInput_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal imgInput_rows_c_empty_n : STD_LOGIC;
  signal imgInput_rows_c_full_n : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal p_reg_reg_i_64_n_4 : STD_LOGIC;
  signal p_reg_reg_i_64_n_6 : STD_LOGIC;
  signal p_reg_reg_i_65_n_4 : STD_LOGIC;
  signal p_reg_reg_i_65_n_6 : STD_LOGIC;
  signal p_reg_reg_i_66_n_3 : STD_LOGIC;
  signal p_reg_reg_i_66_n_4 : STD_LOGIC;
  signal p_reg_reg_i_66_n_5 : STD_LOGIC;
  signal p_reg_reg_i_66_n_6 : STD_LOGIC;
  signal p_reg_reg_i_67_n_3 : STD_LOGIC;
  signal p_reg_reg_i_67_n_4 : STD_LOGIC;
  signal p_reg_reg_i_67_n_5 : STD_LOGIC;
  signal p_reg_reg_i_67_n_6 : STD_LOGIC;
  signal p_reg_reg_i_68_n_3 : STD_LOGIC;
  signal p_reg_reg_i_68_n_4 : STD_LOGIC;
  signal p_reg_reg_i_68_n_5 : STD_LOGIC;
  signal p_reg_reg_i_68_n_6 : STD_LOGIC;
  signal p_reg_reg_i_70_n_3 : STD_LOGIC;
  signal p_reg_reg_i_70_n_4 : STD_LOGIC;
  signal p_reg_reg_i_70_n_5 : STD_LOGIC;
  signal p_reg_reg_i_70_n_6 : STD_LOGIC;
  signal p_reg_reg_i_73_n_3 : STD_LOGIC;
  signal p_reg_reg_i_75_n_3 : STD_LOGIC;
  signal p_reg_reg_i_76_n_3 : STD_LOGIC;
  signal p_reg_reg_i_77_n_3 : STD_LOGIC;
  signal p_reg_reg_i_78_n_3 : STD_LOGIC;
  signal p_reg_reg_i_79_n_3 : STD_LOGIC;
  signal p_reg_reg_i_80_n_3 : STD_LOGIC;
  signal p_reg_reg_i_81_n_3 : STD_LOGIC;
  signal p_reg_reg_i_82_n_3 : STD_LOGIC;
  signal p_reg_reg_i_83_n_3 : STD_LOGIC;
  signal p_reg_reg_i_84_n_3 : STD_LOGIC;
  signal p_reg_reg_i_85_n_3 : STD_LOGIC;
  signal p_reg_reg_i_86_n_3 : STD_LOGIC;
  signal p_reg_reg_i_87_n_3 : STD_LOGIC;
  signal p_reg_reg_i_92_n_3 : STD_LOGIC;
  signal p_reg_reg_i_93_n_3 : STD_LOGIC;
  signal p_reg_reg_i_94_n_3 : STD_LOGIC;
  signal rgb2hsv_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rgb2hsv_cols_c_empty_n : STD_LOGIC;
  signal rgb2hsv_cols_c_full_n : STD_LOGIC;
  signal rgb2hsv_data_U_n_3 : STD_LOGIC;
  signal rgb2hsv_data_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal rgb2hsv_data_empty_n : STD_LOGIC;
  signal rgb2hsv_data_full_n : STD_LOGIC;
  signal rgb2hsv_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rgb2hsv_rows_c_empty_n : STD_LOGIC;
  signal rgb2hsv_rows_c_full_n : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sext_ln157_2_fu_521_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal sext_ln157_fu_472_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_10 : STD_LOGIC;
  signal start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_6 : STD_LOGIC;
  signal start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_7 : STD_LOGIC;
  signal start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_9 : STD_LOGIC;
  signal start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n : STD_LOGIC;
  signal start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5 : STD_LOGIC;
  signal start_for_bgr2hsv_9_2160_3840_1_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_1 : STD_LOGIC;
  signal xfMat2axis_24_9_2160_3840_1_U0_ap_start : STD_LOGIC;
  signal xfMat2axis_24_9_2160_3840_1_U0_img_cols_read : STD_LOGIC;
  signal xfMat2axis_24_9_2160_3840_1_U0_n_4 : STD_LOGIC;
  signal xfMat2axis_24_9_2160_3840_1_U0_n_6 : STD_LOGIC;
  signal xfMat2axis_24_9_2160_3840_1_U0_n_8 : STD_LOGIC;
  signal NLW_p_reg_reg_i_64_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_64_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_p_reg_reg_i_65_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_p_reg_reg_i_65_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  dst_TDEST(0) <= \<const0>\;
  dst_TID(0) <= \<const0>\;
  dst_TKEEP(2) <= \<const0>\;
  dst_TKEEP(1) <= \<const0>\;
  dst_TKEEP(0) <= \<const0>\;
  dst_TSTRB(2) <= \<const0>\;
  dst_TSTRB(1) <= \<const0>\;
  dst_TSTRB(0) <= \<const0>\;
  dst_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      rgb2hsv_cols_c_full_n => rgb2hsv_cols_c_full_n,
      rgb2hsv_rows_c_full_n => rgb2hsv_rows_c_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_6
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
axis2xfMat_24_9_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_axis2xfMat_24_9_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[1]\ => src_TREADY,
      CO(0) => icmp_ln81_fu_161_p2,
      D(31 downto 0) => imgInput_cols_c_dout(31 downto 0),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[0]_0\ => imgInput_cols_c_U_n_5,
      \ap_CS_fsm_reg[1]_0\ => axis2xfMat_24_9_2160_3840_1_U0_n_9,
      \ap_CS_fsm_reg[1]_1\ => axis2xfMat_24_9_2160_3840_1_U0_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_V_reg_213_reg[23]_0\(23 downto 0) => axis2xfMat_24_9_2160_3840_1_U0_imgInput_420_din(23 downto 0),
      axis2xfMat_24_9_2160_3840_1_U0_ap_start => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      \i_reg_129_reg[0]_0\ => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_10,
      imgInput_cols_c10_full_n => imgInput_cols_c10_full_n,
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_data_full_n => imgInput_data_full_n,
      imgInput_rows_c9_full_n => imgInput_rows_c9_full_n,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      \rows_reg_185_reg[31]_0\(31 downto 0) => imgInput_rows_c_dout(31 downto 0),
      shiftReg_ce => shiftReg_ce_0,
      shiftReg_ce_0 => shiftReg_ce,
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TVALID => src_TVALID,
      start_for_bgr2hsv_9_2160_3840_1_U0_full_n => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg_1
    );
bgr2hsv_9_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_bgr2hsv_9_2160_3840_1_s
     port map (
      CO(0) => bgr2hsv_9_2160_3840_1_U0_n_45,
      D(23 downto 0) => bgr2hsv_9_2160_3840_1_U0_rgb2hsv_421_din(23 downto 0),
      Q(1) => bgr2hsv_9_2160_3840_1_U0_ap_ready,
      Q(0) => ap_CS_fsm_state1_3,
      add_ln157_1_fu_537_p2(9 downto 0) => add_ln157_1_fu_537_p2(10 downto 1),
      add_ln157_fu_488_p2(9 downto 0) => add_ln157_fu_488_p2(9 downto 0),
      \ap_CS_fsm_reg[0]_0\ => bgr2hsv_9_2160_3840_1_U0_n_58,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      imgInput_cols_c10_dout(31 downto 0) => imgInput_cols_c10_dout(31 downto 0),
      imgInput_cols_c10_empty_n => imgInput_cols_c10_empty_n,
      imgInput_data_dout(23 downto 0) => imgInput_data_dout(23 downto 0),
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgInput_rows_c9_dout(31 downto 0) => imgInput_rows_c9_dout(31 downto 0),
      imgInput_rows_c9_empty_n => imgInput_rows_c9_empty_n,
      int_ap_idle_reg(0) => ap_CS_fsm_state1_5,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1,
      internal_empty_n_reg => bgr2hsv_9_2160_3840_1_U0_n_55,
      \mOutPtr_reg[0]\ => bgr2hsv_9_2160_3840_1_U0_n_54,
      \mOutPtr_reg[0]_0\ => bgr2hsv_9_2160_3840_1_U0_n_56,
      \mOutPtr_reg[0]_1\ => imgInput_data_U_n_3,
      \mOutPtr_reg[0]_2\ => xfMat2axis_24_9_2160_3840_1_U0_n_8,
      \mOutPtr_reg[0]_3\ => rgb2hsv_data_U_n_3,
      p_0_in(7 downto 0) => p_0_in(9 downto 2),
      p_reg_reg_i_26_0(0) => p_reg_reg_i_64_n_4,
      p_reg_reg_i_26_1(0) => p_reg_reg_i_65_n_4,
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      sext_ln157_fu_472_p1(7 downto 0) => sext_ln157_fu_472_p1(7 downto 0),
      shiftReg_ce => shiftReg_ce_2,
      shiftReg_ce_0 => shiftReg_ce_0,
      xfMat2axis_24_9_2160_3840_1_U0_ap_start => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_0\(6 downto 0) => sext_ln157_2_fu_521_p1(7 downto 1),
      \zext_ln215_1_reg_750_pp0_iter5_reg_reg[7]_1\(0) => bgr2hsv_9_2160_3840_1_U0_n_53
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_control_s_axi
     port map (
      Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      Q(31 downto 0) => rows(31 downto 0),
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      int_ap_start_reg_0 => control_s_axi_U_n_75,
      \int_cols_reg[31]_0\(31 downto 0) => cols(31 downto 0),
      \int_isr_reg[0]_0\ => xfMat2axis_24_9_2160_3840_1_U0_n_4,
      interrupt => interrupt,
      s_axi_control_ARADDR(4 downto 0) => s_axi_control_ARADDR(4 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(4 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shiftReg_ce => shiftReg_ce_4,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n => start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg
    );
imgInput_cols_c10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S
     port map (
      D(31 downto 0) => imgInput_cols_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      imgInput_cols_c10_dout(31 downto 0) => imgInput_cols_c10_dout(31 downto 0),
      imgInput_cols_c10_empty_n => imgInput_cols_c10_empty_n,
      imgInput_cols_c10_full_n => imgInput_cols_c10_full_n,
      imgInput_rows_c9_empty_n => imgInput_rows_c9_empty_n,
      internal_full_n_reg_0 => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5,
      shiftReg_ce => shiftReg_ce
    );
imgInput_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_0
     port map (
      D(31 downto 0) => imgInput_cols_c_dout(31 downto 0),
      E(0) => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_7,
      \ap_CS_fsm_reg[0]\ => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput_cols_c10_full_n => imgInput_cols_c10_full_n,
      imgInput_cols_c_empty_n => imgInput_cols_c_empty_n,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      imgInput_rows_c9_full_n => imgInput_rows_c9_full_n,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      \in\(31 downto 0) => cols(31 downto 0),
      internal_empty_n_reg_0 => imgInput_cols_c_U_n_5,
      shiftReg_ce => shiftReg_ce_4,
      shiftReg_ce_0 => shiftReg_ce
    );
imgInput_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S
     port map (
      D(23 downto 0) => axis2xfMat_24_9_2160_3840_1_U0_imgInput_420_din(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput_data_dout(23 downto 0) => imgInput_data_dout(23 downto 0),
      imgInput_data_empty_n => imgInput_data_empty_n,
      imgInput_data_full_n => imgInput_data_full_n,
      \mOutPtr_reg[0]_0\ => imgInput_data_U_n_3,
      \mOutPtr_reg[0]_1\ => bgr2hsv_9_2160_3840_1_U0_n_54,
      \mOutPtr_reg[1]_0\ => bgr2hsv_9_2160_3840_1_U0_n_55,
      shiftReg_ce => shiftReg_ce_0
    );
imgInput_rows_c9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_1
     port map (
      D(31 downto 0) => imgInput_rows_c_dout(31 downto 0),
      Q(0) => ap_CS_fsm_state1_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read => bgr2hsv_9_2160_3840_1_U0_p_src_mat_rows_read,
      imgInput_cols_c10_empty_n => imgInput_cols_c10_empty_n,
      imgInput_rows_c9_dout(31 downto 0) => imgInput_rows_c9_dout(31 downto 0),
      imgInput_rows_c9_empty_n => imgInput_rows_c9_empty_n,
      imgInput_rows_c9_full_n => imgInput_rows_c9_full_n,
      internal_full_n_reg_0 => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5,
      shiftReg_ce => shiftReg_ce
    );
imgInput_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d2_S_2
     port map (
      D(31 downto 0) => imgInput_rows_c_dout(31 downto 0),
      E(0) => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      imgInput_rows_c_empty_n => imgInput_rows_c_empty_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      \in\(31 downto 0) => rows(31 downto 0),
      shiftReg_ce => shiftReg_ce,
      shiftReg_ce_0 => shiftReg_ce_4
    );
p_reg_reg_i_64: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_68_n_3,
      CO(3) => NLW_p_reg_reg_i_64_CO_UNCONNECTED(3),
      CO(2) => p_reg_reg_i_64_n_4,
      CO(1) => NLW_p_reg_reg_i_64_CO_UNCONNECTED(1),
      CO(0) => p_reg_reg_i_64_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => bgr2hsv_9_2160_3840_1_U0_n_45,
      DI(0) => p_0_in(9),
      O(3 downto 2) => NLW_p_reg_reg_i_64_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln157_fu_488_p2(9 downto 8),
      S(3 downto 2) => B"01",
      S(1) => sext_ln157_fu_472_p1(8),
      S(0) => p_reg_reg_i_73_n_3
    );
p_reg_reg_i_65: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_66_n_3,
      CO(3) => NLW_p_reg_reg_i_65_CO_UNCONNECTED(3),
      CO(2) => p_reg_reg_i_65_n_4,
      CO(1) => NLW_p_reg_reg_i_65_CO_UNCONNECTED(1),
      CO(0) => p_reg_reg_i_65_n_6,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => p_0_in(9),
      DI(0) => bgr2hsv_9_2160_3840_1_U0_n_53,
      O(3 downto 2) => NLW_p_reg_reg_i_65_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => add_ln157_1_fu_537_p2(10 downto 9),
      S(3 downto 2) => B"01",
      S(1) => p_reg_reg_i_75_n_3,
      S(0) => p_reg_reg_i_76_n_3
    );
p_reg_reg_i_66: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_67_n_3,
      CO(3) => p_reg_reg_i_66_n_3,
      CO(2) => p_reg_reg_i_66_n_4,
      CO(1) => p_reg_reg_i_66_n_5,
      CO(0) => p_reg_reg_i_66_n_6,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(8 downto 5),
      O(3 downto 0) => add_ln157_1_fu_537_p2(8 downto 5),
      S(3) => p_reg_reg_i_77_n_3,
      S(2) => p_reg_reg_i_78_n_3,
      S(1) => p_reg_reg_i_79_n_3,
      S(0) => p_reg_reg_i_80_n_3
    );
p_reg_reg_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_67_n_3,
      CO(2) => p_reg_reg_i_67_n_4,
      CO(1) => p_reg_reg_i_67_n_5,
      CO(0) => p_reg_reg_i_67_n_6,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => add_ln157_1_fu_537_p2(4 downto 1),
      S(3) => p_reg_reg_i_81_n_3,
      S(2) => p_reg_reg_i_82_n_3,
      S(1) => p_reg_reg_i_83_n_3,
      S(0) => sext_ln157_2_fu_521_p1(1)
    );
p_reg_reg_i_68: unisim.vcomponents.CARRY4
     port map (
      CI => p_reg_reg_i_70_n_3,
      CO(3) => p_reg_reg_i_68_n_3,
      CO(2) => p_reg_reg_i_68_n_4,
      CO(1) => p_reg_reg_i_68_n_5,
      CO(0) => p_reg_reg_i_68_n_6,
      CYINIT => '0',
      DI(3 downto 0) => p_0_in(8 downto 5),
      O(3 downto 0) => add_ln157_fu_488_p2(7 downto 4),
      S(3) => p_reg_reg_i_84_n_3,
      S(2) => p_reg_reg_i_85_n_3,
      S(1) => p_reg_reg_i_86_n_3,
      S(0) => p_reg_reg_i_87_n_3
    );
p_reg_reg_i_70: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_reg_reg_i_70_n_3,
      CO(2) => p_reg_reg_i_70_n_4,
      CO(1) => p_reg_reg_i_70_n_5,
      CO(0) => p_reg_reg_i_70_n_6,
      CYINIT => '0',
      DI(3 downto 1) => p_0_in(4 downto 2),
      DI(0) => '0',
      O(3 downto 0) => add_ln157_fu_488_p2(3 downto 0),
      S(3) => p_reg_reg_i_92_n_3,
      S(2) => p_reg_reg_i_93_n_3,
      S(1) => p_reg_reg_i_94_n_3,
      S(0) => sext_ln157_fu_472_p1(0)
    );
p_reg_reg_i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_45,
      O => sext_ln157_fu_472_p1(8)
    );
p_reg_reg_i_73: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_45,
      I1 => p_0_in(9),
      O => p_reg_reg_i_73_n_3
    );
p_reg_reg_i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(9),
      O => p_reg_reg_i_75_n_3
    );
p_reg_reg_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_53,
      I1 => p_0_in(9),
      O => p_reg_reg_i_76_n_3
    );
p_reg_reg_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bgr2hsv_9_2160_3840_1_U0_n_53,
      I1 => p_0_in(8),
      O => p_reg_reg_i_77_n_3
    );
p_reg_reg_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(7),
      I1 => sext_ln157_2_fu_521_p1(7),
      O => p_reg_reg_i_78_n_3
    );
p_reg_reg_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => sext_ln157_2_fu_521_p1(6),
      O => p_reg_reg_i_79_n_3
    );
p_reg_reg_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => sext_ln157_2_fu_521_p1(5),
      O => p_reg_reg_i_80_n_3
    );
p_reg_reg_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => sext_ln157_2_fu_521_p1(4),
      O => p_reg_reg_i_81_n_3
    );
p_reg_reg_i_82: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => sext_ln157_2_fu_521_p1(3),
      O => p_reg_reg_i_82_n_3
    );
p_reg_reg_i_83: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => sext_ln157_2_fu_521_p1(2),
      O => p_reg_reg_i_83_n_3
    );
p_reg_reg_i_84: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(8),
      I1 => sext_ln157_fu_472_p1(7),
      O => p_reg_reg_i_84_n_3
    );
p_reg_reg_i_85: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(7),
      I1 => sext_ln157_fu_472_p1(6),
      O => p_reg_reg_i_85_n_3
    );
p_reg_reg_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(6),
      I1 => sext_ln157_fu_472_p1(5),
      O => p_reg_reg_i_86_n_3
    );
p_reg_reg_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(5),
      I1 => sext_ln157_fu_472_p1(4),
      O => p_reg_reg_i_87_n_3
    );
p_reg_reg_i_92: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(4),
      I1 => sext_ln157_fu_472_p1(3),
      O => p_reg_reg_i_92_n_3
    );
p_reg_reg_i_93: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(3),
      I1 => sext_ln157_fu_472_p1(2),
      O => p_reg_reg_i_93_n_3
    );
p_reg_reg_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_in(2),
      I1 => sext_ln157_fu_472_p1(1),
      O => p_reg_reg_i_94_n_3
    );
rgb2hsv_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S
     port map (
      E(0) => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => cols(31 downto 0),
      \out\(31 downto 0) => rgb2hsv_cols_c_dout(31 downto 0),
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_cols_c_full_n => rgb2hsv_cols_c_full_n,
      shiftReg_ce => shiftReg_ce_4,
      xfMat2axis_24_9_2160_3840_1_U0_img_cols_read => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read
    );
rgb2hsv_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w24_d2_S_3
     port map (
      D(23 downto 0) => rgb2hsv_data_dout(23 downto 0),
      \SRL_SIG_reg[0][23]\(23 downto 0) => bgr2hsv_9_2160_3840_1_U0_rgb2hsv_421_din(23 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => rgb2hsv_data_U_n_3,
      \mOutPtr_reg[0]_1\ => bgr2hsv_9_2160_3840_1_U0_n_56,
      \mOutPtr_reg[1]_0\ => xfMat2axis_24_9_2160_3840_1_U0_n_8,
      rgb2hsv_data_empty_n => rgb2hsv_data_empty_n,
      rgb2hsv_data_full_n => rgb2hsv_data_full_n,
      shiftReg_ce => shiftReg_ce_2
    );
rgb2hsv_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_fifo_w32_d4_S_4
     port map (
      E(0) => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => rows(31 downto 0),
      \out\(31 downto 0) => rgb2hsv_rows_c_dout(31 downto 0),
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      rgb2hsv_rows_c_full_n => rgb2hsv_rows_c_full_n,
      shiftReg_ce => shiftReg_ce_4,
      xfMat2axis_24_9_2160_3840_1_U0_img_cols_read => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read
    );
start_for_axis2xfMat_24_9_2160_3840_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_axis2xfMat_24_9_2160_3840_1_U0
     port map (
      Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
      CO(0) => icmp_ln81_fu_161_p2,
      E(0) => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_7,
      Q(0) => ap_CS_fsm_state1_5,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_ap_start => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      imgInput_cols_c_full_n => imgInput_cols_c_full_n,
      imgInput_rows_c_full_n => imgInput_rows_c_full_n,
      int_ap_idle_reg => bgr2hsv_9_2160_3840_1_U0_n_58,
      internal_empty_n_reg_0(0) => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_9,
      internal_empty_n_reg_1 => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_10,
      internal_empty_n_reg_2 => axis2xfMat_24_9_2160_3840_1_U0_n_10,
      internal_full_n_reg_0 => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_6,
      internal_full_n_reg_1 => axis2xfMat_24_9_2160_3840_1_U0_n_9,
      \mOutPtr_reg[1]_0\ => control_s_axi_U_n_75,
      \mOutPtr_reg[1]_1\(0) => ap_CS_fsm_state2,
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_cols_c_full_n => rgb2hsv_cols_c_full_n,
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      rgb2hsv_rows_c_full_n => rgb2hsv_rows_c_full_n,
      shiftReg_ce => shiftReg_ce_4,
      shiftReg_ce_1 => shiftReg_ce,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_for_bgr2hsv_9_2160_3840_1_U0_full_n => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n => start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_1,
      xfMat2axis_24_9_2160_3840_1_U0_ap_start => xfMat2axis_24_9_2160_3840_1_U0_ap_start
    );
start_for_bgr2hsv_9_2160_3840_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_bgr2hsv_9_2160_3840_1_U0
     port map (
      Q(1) => bgr2hsv_9_2160_3840_1_U0_ap_ready,
      Q(0) => ap_CS_fsm_state1_3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axis2xfMat_24_9_2160_3840_1_U0_ap_start => axis2xfMat_24_9_2160_3840_1_U0_ap_start,
      bgr2hsv_9_2160_3840_1_U0_ap_start => bgr2hsv_9_2160_3840_1_U0_ap_start,
      imgInput_cols_c10_empty_n => imgInput_cols_c10_empty_n,
      imgInput_rows_c9_empty_n => imgInput_rows_c9_empty_n,
      internal_empty_n_reg_0 => start_for_bgr2hsv_9_2160_3840_1_U0_U_n_5,
      \mOutPtr_reg[1]_0\ => start_for_axis2xfMat_24_9_2160_3840_1_U0_U_n_10,
      start_for_bgr2hsv_9_2160_3840_1_U0_full_n => start_for_bgr2hsv_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg_1
    );
start_for_xfMat2axis_24_9_2160_3840_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_start_for_xfMat2axis_24_9_2160_3840_1_U0
     port map (
      Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start => Block_ZN2xf2cv3MatILi9ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[0]_0\ => xfMat2axis_24_9_2160_3840_1_U0_n_6,
      \mOutPtr_reg[2]_0\ => xfMat2axis_24_9_2160_3840_1_U0_n_4,
      \mOutPtr_reg[2]_1\ => control_s_axi_U_n_75,
      start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n => start_for_axis2xfMat_24_9_2160_3840_1_U0_full_n,
      start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n => start_for_xfMat2axis_24_9_2160_3840_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2axis_24_9_2160_3840_1_U0_ap_start => xfMat2axis_24_9_2160_3840_1_U0_ap_start
    );
xfMat2axis_24_9_2160_3840_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel_xfMat2axis_24_9_2160_3840_1_s
     port map (
      \B_V_data_1_state_reg[0]\ => dst_TVALID,
      D(23 downto 0) => rgb2hsv_data_dout(23 downto 0),
      Q(0) => ap_CS_fsm_state1_5,
      \ap_CS_fsm_reg[1]_0\ => xfMat2axis_24_9_2160_3840_1_U0_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cols_reg_211_reg[31]_0\(31 downto 0) => rgb2hsv_cols_c_dout(31 downto 0),
      dst_TDATA(23 downto 0) => dst_TDATA(23 downto 0),
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      \icmp_ln108_reg_245_reg[0]_0\ => xfMat2axis_24_9_2160_3840_1_U0_n_8,
      internal_empty_n_reg => xfMat2axis_24_9_2160_3840_1_U0_n_6,
      rgb2hsv_cols_c_empty_n => rgb2hsv_cols_c_empty_n,
      rgb2hsv_data_empty_n => rgb2hsv_data_empty_n,
      rgb2hsv_rows_c_empty_n => rgb2hsv_rows_c_empty_n,
      \rows_reg_206_reg[31]_0\(31 downto 0) => rgb2hsv_rows_c_dout(31 downto 0),
      xfMat2axis_24_9_2160_3840_1_U0_ap_start => xfMat2axis_24_9_2160_3840_1_U0_ap_start,
      xfMat2axis_24_9_2160_3840_1_U0_img_cols_read => xfMat2axis_24_9_2160_3840_1_U0_img_cols_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    src_TVALID : in STD_LOGIC;
    src_TREADY : out STD_LOGIC;
    src_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_TKEEP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TSTRB : in STD_LOGIC_VECTOR ( 2 downto 0 );
    src_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TVALID : out STD_LOGIC;
    dst_TREADY : in STD_LOGIC;
    dst_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dst_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    dst_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    dst_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "colordetect_colordetect_accel_0_0,colordetect_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "colordetect_accel,Vivado 2020.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_dst_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dst_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dst_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_dst_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_dst_TUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 5;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:src:dst, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_TREADY : signal is "xilinx.com:interface:axis:1.0 dst TREADY";
  attribute X_INTERFACE_INFO of dst_TVALID : signal is "xilinx.com:interface:axis:1.0 dst TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 5, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of src_TREADY : signal is "xilinx.com:interface:axis:1.0 src TREADY";
  attribute X_INTERFACE_INFO of src_TVALID : signal is "xilinx.com:interface:axis:1.0 src TVALID";
  attribute X_INTERFACE_INFO of dst_TDATA : signal is "xilinx.com:interface:axis:1.0 dst TDATA";
  attribute X_INTERFACE_INFO of dst_TDEST : signal is "xilinx.com:interface:axis:1.0 dst TDEST";
  attribute X_INTERFACE_PARAMETER of dst_TDEST : signal is "XIL_INTERFACENAME dst, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of dst_TID : signal is "xilinx.com:interface:axis:1.0 dst TID";
  attribute X_INTERFACE_INFO of dst_TKEEP : signal is "xilinx.com:interface:axis:1.0 dst TKEEP";
  attribute X_INTERFACE_INFO of dst_TLAST : signal is "xilinx.com:interface:axis:1.0 dst TLAST";
  attribute X_INTERFACE_INFO of dst_TSTRB : signal is "xilinx.com:interface:axis:1.0 dst TSTRB";
  attribute X_INTERFACE_INFO of dst_TUSER : signal is "xilinx.com:interface:axis:1.0 dst TUSER";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
  attribute X_INTERFACE_INFO of src_TDATA : signal is "xilinx.com:interface:axis:1.0 src TDATA";
  attribute X_INTERFACE_INFO of src_TDEST : signal is "xilinx.com:interface:axis:1.0 src TDEST";
  attribute X_INTERFACE_PARAMETER of src_TDEST : signal is "XIL_INTERFACENAME src, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN colordetect_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_TID : signal is "xilinx.com:interface:axis:1.0 src TID";
  attribute X_INTERFACE_INFO of src_TKEEP : signal is "xilinx.com:interface:axis:1.0 src TKEEP";
  attribute X_INTERFACE_INFO of src_TLAST : signal is "xilinx.com:interface:axis:1.0 src TLAST";
  attribute X_INTERFACE_INFO of src_TSTRB : signal is "xilinx.com:interface:axis:1.0 src TSTRB";
  attribute X_INTERFACE_INFO of src_TUSER : signal is "xilinx.com:interface:axis:1.0 src TUSER";
begin
  dst_TDEST(0) <= \<const0>\;
  dst_TID(0) <= \<const0>\;
  dst_TKEEP(2) <= \<const1>\;
  dst_TKEEP(1) <= \<const1>\;
  dst_TKEEP(0) <= \<const1>\;
  dst_TSTRB(2) <= \<const0>\;
  dst_TSTRB(1) <= \<const0>\;
  dst_TSTRB(0) <= \<const0>\;
  dst_TUSER(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_colordetect_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dst_TDATA(23 downto 0) => dst_TDATA(23 downto 0),
      dst_TDEST(0) => NLW_inst_dst_TDEST_UNCONNECTED(0),
      dst_TID(0) => NLW_inst_dst_TID_UNCONNECTED(0),
      dst_TKEEP(2 downto 0) => NLW_inst_dst_TKEEP_UNCONNECTED(2 downto 0),
      dst_TLAST(0) => dst_TLAST(0),
      dst_TREADY => dst_TREADY,
      dst_TSTRB(2 downto 0) => NLW_inst_dst_TSTRB_UNCONNECTED(2 downto 0),
      dst_TUSER(0) => NLW_inst_dst_TUSER_UNCONNECTED(0),
      dst_TVALID => dst_TVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(4 downto 0) => s_axi_control_ARADDR(4 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(4 downto 0) => s_axi_control_AWADDR(4 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      src_TDATA(23 downto 0) => src_TDATA(23 downto 0),
      src_TDEST(0) => '0',
      src_TID(0) => '0',
      src_TKEEP(2 downto 0) => B"000",
      src_TLAST(0) => '0',
      src_TREADY => src_TREADY,
      src_TSTRB(2 downto 0) => B"000",
      src_TUSER(0) => '0',
      src_TVALID => src_TVALID
    );
end STRUCTURE;
