;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-21
	MOV -4, <-20
	DJN -1, @-20
	SUB <1, -83
	SLT 0, @0
	SUB 10, 1
	SUB @10, @0
	SUB @124, 106
	SUB @124, 106
	CMP -207, <-120
	SPL 800, <0
	SUB 800, 0
	SLT 0, @0
	SUB 30, 200
	SUB #0, -33
	SUB #42, @200
	SPL -31
	SUB 30, 200
	SUB -4, <-20
	SPL <12, #10
	SUB 12, @10
	JMN @-30, 231
	SUB 800, 0
	SLT 0, @0
	SUB 10, -1
	SLT <-30, 9
	SUB 30, 200
	ADD <-30, 9
	SUB 10, -1
	SUB 30, 200
	MOV -1, <-20
	SUB 800, 0
	SUB 800, 0
	JMN @-30, 231
	SUB @121, 106
	SUB #12, @250
	SUB 10, 1
	SPL 2, 2
	ADD #270, <1
	ADD 242, 69
	SUB 10, @820
	MOV -1, <-20
	DJN 10, #-839
	CMP -207, <-120
	MOV -4, <-20
	SPL 0, <332
	ADD #270, <1
	DJN 10, #-839
	ADD <-30, 9
