{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517559217362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517559217378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 02 10:13:37 2018 " "Processing started: Fri Feb 02 10:13:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517559217378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559217378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559217378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1517559218271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517559218272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517559228264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[0\] main.v(50) " "Inferred latch for \"leds\[13\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[1\] main.v(50) " "Inferred latch for \"leds\[13\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[2\] main.v(50) " "Inferred latch for \"leds\[13\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[3\] main.v(50) " "Inferred latch for \"leds\[13\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[4\] main.v(50) " "Inferred latch for \"leds\[13\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[5\] main.v(50) " "Inferred latch for \"leds\[13\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[13\]\[6\] main.v(50) " "Inferred latch for \"leds\[13\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[0\] main.v(50) " "Inferred latch for \"leds\[12\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[1\] main.v(50) " "Inferred latch for \"leds\[12\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[2\] main.v(50) " "Inferred latch for \"leds\[12\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[3\] main.v(50) " "Inferred latch for \"leds\[12\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[4\] main.v(50) " "Inferred latch for \"leds\[12\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[5\] main.v(50) " "Inferred latch for \"leds\[12\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[12\]\[6\] main.v(50) " "Inferred latch for \"leds\[12\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[0\] main.v(50) " "Inferred latch for \"leds\[11\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[1\] main.v(50) " "Inferred latch for \"leds\[11\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[2\] main.v(50) " "Inferred latch for \"leds\[11\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[3\] main.v(50) " "Inferred latch for \"leds\[11\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[4\] main.v(50) " "Inferred latch for \"leds\[11\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[5\] main.v(50) " "Inferred latch for \"leds\[11\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[11\]\[6\] main.v(50) " "Inferred latch for \"leds\[11\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[0\] main.v(50) " "Inferred latch for \"leds\[10\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[1\] main.v(50) " "Inferred latch for \"leds\[10\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[2\] main.v(50) " "Inferred latch for \"leds\[10\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[3\] main.v(50) " "Inferred latch for \"leds\[10\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[4\] main.v(50) " "Inferred latch for \"leds\[10\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[5\] main.v(50) " "Inferred latch for \"leds\[10\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[10\]\[6\] main.v(50) " "Inferred latch for \"leds\[10\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[0\] main.v(50) " "Inferred latch for \"leds\[9\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[1\] main.v(50) " "Inferred latch for \"leds\[9\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[2\] main.v(50) " "Inferred latch for \"leds\[9\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[3\] main.v(50) " "Inferred latch for \"leds\[9\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[4\] main.v(50) " "Inferred latch for \"leds\[9\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[5\] main.v(50) " "Inferred latch for \"leds\[9\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[9\]\[6\] main.v(50) " "Inferred latch for \"leds\[9\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[0\] main.v(50) " "Inferred latch for \"leds\[8\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[1\] main.v(50) " "Inferred latch for \"leds\[8\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[2\] main.v(50) " "Inferred latch for \"leds\[8\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[3\] main.v(50) " "Inferred latch for \"leds\[8\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[4\] main.v(50) " "Inferred latch for \"leds\[8\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[5\] main.v(50) " "Inferred latch for \"leds\[8\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[8\]\[6\] main.v(50) " "Inferred latch for \"leds\[8\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[0\] main.v(50) " "Inferred latch for \"leds\[7\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[1\] main.v(50) " "Inferred latch for \"leds\[7\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[2\] main.v(50) " "Inferred latch for \"leds\[7\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[3\] main.v(50) " "Inferred latch for \"leds\[7\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[4\] main.v(50) " "Inferred latch for \"leds\[7\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[5\] main.v(50) " "Inferred latch for \"leds\[7\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\]\[6\] main.v(50) " "Inferred latch for \"leds\[7\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[0\] main.v(50) " "Inferred latch for \"leds\[6\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[1\] main.v(50) " "Inferred latch for \"leds\[6\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[2\] main.v(50) " "Inferred latch for \"leds\[6\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[3\] main.v(50) " "Inferred latch for \"leds\[6\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[4\] main.v(50) " "Inferred latch for \"leds\[6\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[5\] main.v(50) " "Inferred latch for \"leds\[6\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\]\[6\] main.v(50) " "Inferred latch for \"leds\[6\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[0\] main.v(50) " "Inferred latch for \"leds\[5\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[1\] main.v(50) " "Inferred latch for \"leds\[5\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[2\] main.v(50) " "Inferred latch for \"leds\[5\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[3\] main.v(50) " "Inferred latch for \"leds\[5\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[4\] main.v(50) " "Inferred latch for \"leds\[5\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[5\] main.v(50) " "Inferred latch for \"leds\[5\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\]\[6\] main.v(50) " "Inferred latch for \"leds\[5\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[0\] main.v(50) " "Inferred latch for \"leds\[4\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[1\] main.v(50) " "Inferred latch for \"leds\[4\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[2\] main.v(50) " "Inferred latch for \"leds\[4\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[3\] main.v(50) " "Inferred latch for \"leds\[4\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[4\] main.v(50) " "Inferred latch for \"leds\[4\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[5\] main.v(50) " "Inferred latch for \"leds\[4\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\]\[6\] main.v(50) " "Inferred latch for \"leds\[4\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[0\] main.v(50) " "Inferred latch for \"leds\[3\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[1\] main.v(50) " "Inferred latch for \"leds\[3\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[2\] main.v(50) " "Inferred latch for \"leds\[3\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[3\] main.v(50) " "Inferred latch for \"leds\[3\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[4\] main.v(50) " "Inferred latch for \"leds\[3\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[5\] main.v(50) " "Inferred latch for \"leds\[3\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\]\[6\] main.v(50) " "Inferred latch for \"leds\[3\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[0\] main.v(50) " "Inferred latch for \"leds\[2\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[1\] main.v(50) " "Inferred latch for \"leds\[2\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[2\] main.v(50) " "Inferred latch for \"leds\[2\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[3\] main.v(50) " "Inferred latch for \"leds\[2\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[4\] main.v(50) " "Inferred latch for \"leds\[2\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[5\] main.v(50) " "Inferred latch for \"leds\[2\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\]\[6\] main.v(50) " "Inferred latch for \"leds\[2\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[0\] main.v(50) " "Inferred latch for \"leds\[1\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[1\] main.v(50) " "Inferred latch for \"leds\[1\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[2\] main.v(50) " "Inferred latch for \"leds\[1\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[3\] main.v(50) " "Inferred latch for \"leds\[1\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[4\] main.v(50) " "Inferred latch for \"leds\[1\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[5\] main.v(50) " "Inferred latch for \"leds\[1\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\]\[6\] main.v(50) " "Inferred latch for \"leds\[1\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[0\] main.v(50) " "Inferred latch for \"leds\[0\]\[0\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[1\] main.v(50) " "Inferred latch for \"leds\[0\]\[1\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[2\] main.v(50) " "Inferred latch for \"leds\[0\]\[2\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[3\] main.v(50) " "Inferred latch for \"leds\[0\]\[3\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[4\] main.v(50) " "Inferred latch for \"leds\[0\]\[4\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[5\] main.v(50) " "Inferred latch for \"leds\[0\]\[5\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[0\]\[6\] main.v(50) " "Inferred latch for \"leds\[0\]\[6\]\" at main.v(50)" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559228296 "|main"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 212 -1 0 } } { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 89 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1517559228827 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1517559228827 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[2\] VCC " "Pin \"hex4\[2\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Mimis/Documents/DigSys_Asks/Project/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517559228952 "|main|hex4[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517559228952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1517559229030 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517559229718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517559229718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517559229780 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517559229780 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1517559229780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "199 " "Implemented 199 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517559229780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517559229780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "679 " "Peak virtual memory: 679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517559229796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 02 10:13:49 2018 " "Processing ended: Fri Feb 02 10:13:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517559229796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517559229796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517559229796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517559229796 ""}
