# Copyright (C) 2017 - 2020 Efinix Inc. All rights reserved.

# Device: T20F256
# Project: demo_apb3_2_axi4_lite
# Timing Model: C4 (final)

# PLL Constraints
#################
create_clock -period 20.00 clk