INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/ClkControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClkControl
WARNING: [VRFC 10-1315] redeclaration of ansi port divclk is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/ClkControl.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port timer is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/ClkControl.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Comparer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparer
WARNING: [VRFC 10-1315] redeclaration of ansi port unlock is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Comparer.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Countdown.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Countdown
WARNING: [VRFC 10-1315] redeclaration of ansi port dm is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Countdown.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port wm is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Countdown.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Counter10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter10
WARNING: [VRFC 10-1315] redeclaration of ansi port Numb is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Counter10.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Counter4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter4
WARNING: [VRFC 10-1315] redeclaration of ansi port Numb is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Counter4.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-1315] redeclaration of ansi port Control is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/Decoder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/LEDView.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDView
WARNING: [VRFC 10-1315] redeclaration of ansi port dm is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/LEDView.v:35]
WARNING: [VRFC 10-1315] redeclaration of ansi port wm is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/LEDView.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/ViewDecoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ViewDecoder
WARNING: [VRFC 10-1315] redeclaration of ansi port View is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/ViewDecoder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/IOtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOtest
WARNING: [VRFC 10-1315] redeclaration of ansi port success is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/IOtest.v:64]
WARNING: [VRFC 10-1315] redeclaration of ansi port failure is not allowed [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/IOtest.v:65]
INFO: [VRFC 10-2458] undeclared symbol unlock, assumed default net type wire [D:/Ðí¼Ò»Ô¡¢¸µÑåè°-1190202428¡¢1190202425/CodeLock/CodeLock.srcs/sources_1/new/IOtest.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivadotest/Shumaguan/Shumaguan.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
