{"Source Block": ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@190:200@HdlIdDef", "wire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\nreg [0:0] tx_sync_reg_1 = 1'b0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_10g_fifo.v@171:181", "wire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@176:186", "wire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\nreg [0:0] tx_sync_reg_1 = 1'b0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@175:185", "\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@169:179", "wire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@185:195", "wire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@186:196", "\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@173:183", "wire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@187:197", "wire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@189:199", "\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n// synchronize MAC status signals into logic clock domain\nwire tx_error_underflow_int;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@172:182", "\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\nwire [PTP_TS_WIDTH-1:0]  rx_axis_ptp_ts_96;\nwire                     rx_axis_ptp_ts_valid;\n\n"], ["verilog-ethernet/rtl/eth_mac_phy_10g_fifo.v@183:193", "wire [RX_USER_WIDTH-1:0] rx_fifo_axis_tuser;\n\nwire [RX_USER_WIDTH-1:0] rx_axis_tuser_int;\n\nwire [PTP_TS_WIDTH-1:0]  tx_ptp_ts_96;\nwire [PTP_TS_WIDTH-1:0]  rx_ptp_ts_96;\n\nwire [PTP_TS_WIDTH-1:0]  tx_axis_ptp_ts_96;\nwire [PTP_TAG_WIDTH-1:0] tx_axis_ptp_ts_tag;\nwire                     tx_axis_ptp_ts_valid;\n\n"]], "Diff Content": {"Delete": [[195, "wire                     rx_axis_ptp_ts_valid;\n"]], "Add": [[195, "wire [DATA_WIDTH-1:0]      tx_fifo_axis_tdata;\n"], [195, "wire [KEEP_WIDTH-1:0]      tx_fifo_axis_tkeep;\n"], [195, "wire                       tx_fifo_axis_tvalid;\n"], [195, "wire                       tx_fifo_axis_tready;\n"], [195, "wire                       tx_fifo_axis_tlast;\n"], [195, "wire [TX_USER_WIDTH-1:0]   tx_fifo_axis_tuser;\n"], [195, "wire [AXIS_DATA_WIDTH-1:0] tx_axis_tdata_int;\n"], [195, "wire [AXIS_KEEP_WIDTH-1:0] tx_axis_tkeep_int;\n"], [195, "wire                       tx_axis_tvalid_int;\n"], [195, "wire                       tx_axis_tready_int;\n"], [195, "wire                       tx_axis_tlast_int;\n"], [195, "wire [TX_USER_WIDTH-1:0]   tx_axis_tuser_int;\n"], [195, "wire [DATA_WIDTH-1:0]      rx_fifo_axis_tdata;\n"], [195, "wire [KEEP_WIDTH-1:0]      rx_fifo_axis_tkeep;\n"], [195, "wire                       rx_fifo_axis_tvalid;\n"], [195, "wire                       rx_fifo_axis_tlast;\n"], [195, "wire [RX_USER_WIDTH-1:0]   rx_fifo_axis_tuser;\n"], [195, "wire [RX_USER_WIDTH-1:0]   rx_axis_tuser_int;\n"], [195, "wire [PTP_TS_WIDTH-1:0]    tx_ptp_ts_96;\n"], [195, "wire [PTP_TS_WIDTH-1:0]    rx_ptp_ts_96;\n"], [195, "wire [PTP_TS_WIDTH-1:0]    tx_axis_ptp_ts_96;\n"], [195, "wire [PTP_TAG_WIDTH-1:0]   tx_axis_ptp_ts_tag;\n"], [195, "wire                       tx_axis_ptp_ts_valid;\n"], [195, "wire [PTP_TS_WIDTH-1:0]    rx_axis_ptp_ts_96;\n"], [195, "wire                       rx_axis_ptp_ts_valid;\n"]]}}