
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'AlmaLinux release 8.8 (Sapphire Caracal)' is not supported on
  'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '4.18.0-477.13.1.el8_8.x86_64' is not supported.
  Supported versions are 2.4* or 2.6*.

Command: vcs /home/hz66/ece411/mp0/hdl/mp0.sv /home/hz66/ece411/mp0/hdl/regfile.sv \
/home/hz66/ece411/mp0/hvl/mp0_tb.sv -full64 -sverilog +lint=all -timescale=1ns/10ps \
-debug_acc+all -kdb -fsdb -l compile.log
                         Chronologic VCS (TM)
      Version R-2020.12-SP1-1_Full64 -- Fri Sep  8 07:45:37 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Parsing design file '/home/hz66/ece411/mp0/hdl/mp0.sv'
Parsing design file '/home/hz66/ece411/mp0/hdl/regfile.sv'
Parsing design file '/home/hz66/ece411/mp0/hvl/mp0_tb.sv'
Top Level Modules:
       mp0_tb
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

1 module and 0 UDP read.
recompiling module mp0_tb
make[1]: Entering directory '/home/hz66/ece411/mp0/sim/csrc'
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib -L/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1   objs/amcQw_d.o   _1168071_archive_1.so \
SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o \
-lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib/vcs_tls.o \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive        _vcs_pli_stub_.o   \
/software/Synopsys-2021_x86_64/vcs/R-2020.12-SP1-1/linux64/lib/vcs_save_restore_new.o \
/software/Synopsys-2021_x86_64/verdi/R-2020.12-SP1-1/share/PLI/VCS/LINUX64/pli.a \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/hz66/ece411/mp0/sim/csrc'
CPU time: .393 seconds to compile + .326 seconds to elab + .304 seconds to link
