/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [11:0] _02_;
  reg [12:0] _03_;
  wire [19:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [9:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [19:0] celloutsig_0_51z;
  wire [7:0] celloutsig_0_57z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [34:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = in_data[162] ? in_data[173] : in_data[110];
  assign celloutsig_0_40z = celloutsig_0_33z | ~(celloutsig_0_7z);
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_0_7z = celloutsig_0_6z | ~(celloutsig_0_6z);
  assign celloutsig_0_12z = celloutsig_0_2z | ~(celloutsig_0_5z[1]);
  assign celloutsig_0_16z = celloutsig_0_13z[2] | ~(celloutsig_0_0z[5]);
  assign celloutsig_0_21z = _00_ | ~(celloutsig_0_0z[0]);
  assign celloutsig_0_33z = celloutsig_0_26z | ~(celloutsig_0_1z[12]);
  assign celloutsig_0_50z = ~(celloutsig_0_13z[2] ^ celloutsig_0_43z[1]);
  assign celloutsig_1_8z = ~(celloutsig_1_0z ^ celloutsig_1_5z);
  assign celloutsig_0_15z = ~(celloutsig_0_4z ^ celloutsig_0_13z[0]);
  assign celloutsig_0_17z = ~(celloutsig_0_16z ^ celloutsig_0_6z);
  assign celloutsig_0_26z = ~(celloutsig_0_11z ^ celloutsig_0_8z[4]);
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { in_data[78:77], celloutsig_0_28z, celloutsig_0_11z };
  reg [5:0] _19_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 6'h00;
    else _19_ <= { celloutsig_0_24z[10:6], celloutsig_0_15z };
  assign out_data[37:32] = _19_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 12'h000;
    else _02_ <= { celloutsig_1_9z[5:1], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_1_13z[4], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z };
  reg [19:0] _22_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _22_ <= 20'h00000;
    else _22_ <= { celloutsig_0_1z[19:5], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_7z };
  assign { _04_[19:6], _00_, _04_[4:0] } = _22_;
  assign celloutsig_0_57z = celloutsig_0_51z[18:11] / { 1'h1, _04_[7:6], _00_, _04_[4:1] };
  assign celloutsig_1_9z = celloutsig_1_7z[18:10] / { 1'h1, celloutsig_1_7z[7:1], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_3z[2:1], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_14z } / { 1'h1, celloutsig_1_15z[3:0] };
  assign celloutsig_0_1z = { in_data[17:3], celloutsig_0_0z } / { 1'h1, in_data[74:53] };
  assign celloutsig_1_11z = { celloutsig_1_9z[3:2], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } === celloutsig_1_10z[9:3];
  assign celloutsig_1_14z = { celloutsig_1_13z[2:0], celloutsig_1_5z, celloutsig_1_0z } === { in_data[190:187], celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_15z[4:1], celloutsig_1_4z, celloutsig_1_4z } === _03_[8:3];
  assign celloutsig_0_9z = { celloutsig_0_0z[7:5], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_3z } === celloutsig_0_1z[21:0];
  assign celloutsig_0_25z = { celloutsig_0_24z[8:6], celloutsig_0_5z, celloutsig_0_4z } === { celloutsig_0_5z[8:2], celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:2], celloutsig_0_0z } === celloutsig_0_1z[15:3];
  assign celloutsig_0_6z = { celloutsig_0_0z[7:2], celloutsig_0_3z } && { in_data[82:77], celloutsig_0_2z };
  assign celloutsig_1_6z = { in_data[144:143], celloutsig_1_0z } && in_data[108:106];
  assign celloutsig_0_35z = celloutsig_0_13z[3:1] < celloutsig_0_19z;
  assign celloutsig_1_0z = in_data[105:101] < in_data[151:147];
  assign celloutsig_0_14z = { celloutsig_0_1z[4:1], celloutsig_0_11z, celloutsig_0_9z } * { in_data[46:44], celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_10z = ~ { celloutsig_1_9z[5:2], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_13z = ~ celloutsig_0_5z[6:3];
  assign celloutsig_0_19z = ~ { celloutsig_0_14z[4], celloutsig_0_17z, celloutsig_0_4z };
  assign celloutsig_0_24z = ~ { celloutsig_0_8z[4:1], celloutsig_0_21z, celloutsig_0_14z };
  assign celloutsig_0_43z = { celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_7z } | { celloutsig_0_25z, celloutsig_0_35z, celloutsig_0_35z };
  assign celloutsig_1_3z = { in_data[114:111], celloutsig_1_1z, celloutsig_1_0z } | { in_data[101:99], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_5z = & { celloutsig_1_3z[3:0], celloutsig_1_1z };
  assign celloutsig_0_2z = & in_data[20:14];
  assign celloutsig_0_11z = | { celloutsig_0_9z, celloutsig_0_1z[6:2], celloutsig_0_0z };
  assign celloutsig_0_4z = ^ in_data[73:69];
  assign celloutsig_1_4z = ^ { celloutsig_1_3z[2:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_28z = ^ { celloutsig_0_19z[0], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[24:17] >> in_data[74:67];
  assign celloutsig_1_7z = { in_data[190:179], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[151:132], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_3z >> { _02_[4:0], celloutsig_1_1z };
  assign celloutsig_0_8z = in_data[14:6] >> in_data[28:20];
  assign celloutsig_0_18z = { _04_[8:6], _00_, _04_[4:0], celloutsig_0_3z } >> { celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_15z = { _02_[7:4], celloutsig_1_11z, celloutsig_1_4z } - { celloutsig_1_3z[5:1], celloutsig_1_8z };
  assign celloutsig_0_5z = { celloutsig_0_1z[18:11], celloutsig_0_4z } ~^ in_data[58:50];
  assign { celloutsig_0_51z[5:1], celloutsig_0_51z[6], celloutsig_0_51z[7], celloutsig_0_51z[19:8] } = { celloutsig_0_50z, _01_, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_1z[19:8] } ~^ { celloutsig_0_18z[1:0], celloutsig_0_43z, celloutsig_0_18z[2], celloutsig_0_18z[3], celloutsig_0_24z[6:5], _01_, celloutsig_0_18z[9:4] };
  assign _04_[5] = _00_;
  assign celloutsig_0_51z[0] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z };
endmodule
