
==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _137665_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: fe_cmd_o[39] (output port clocked by CLK)
Path Group: CLK
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock CLK (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _137665_/CK (DFF_X1)
   0.08    0.08 ^ _137665_/Q (DFF_X1)
   0.12    0.20 ^ _121609_/Z (BUF_X1)
   0.03    0.23 ^ _072341_/Z (BUF_X32)
   0.03    0.26 ^ _072359_/ZN (XNOR2_X2)
   0.03    0.29 v _072360_/ZN (NAND4_X1)
   0.05    0.34 ^ _072363_/ZN (NOR3_X1)
   0.03    0.37 v _072369_/ZN (NAND2_X2)
   0.07    0.44 ^ _072480_/ZN (NOR3_X2)
   0.03    0.47 v _072481_/ZN (NOR2_X2)
   0.03    0.50 ^ _072482_/ZN (NAND3_X4)
   0.01    0.51 v _072491_/ZN (NOR2_X4)
   0.02    0.54 ^ _072492_/ZN (NAND3_X2)
   0.02    0.55 v _072493_/ZN (AOI21_X4)
   0.03    0.58 ^ _072505_/ZN (NOR2_X4)
   0.02    0.60 v _072508_/ZN (NOR2_X4)
   0.04    0.64 ^ _072595_/ZN (NOR2_X2)
   0.02    0.66 v _072596_/ZN (NAND2_X2)
   0.10    0.76 v _073015_/ZN (OR4_X4)
   0.04    0.80 v _073016_/Z (BUF_X8)
   0.03    0.83 ^ _073127_/ZN (NAND3_X1)
   0.03    0.86 v _073128_/ZN (OAI211_X2)
   0.03    0.89 v _073132_/ZN (AND2_X2)
   0.05    0.94 v _073139_/Z (MUX2_X2)
   0.06    1.00 v _073140_/Z (MUX2_X2)
   0.06    1.06 v _073141_/Z (MUX2_X2)
   0.06    1.11 v _073142_/Z (MUX2_X2)
   0.06    1.17 v _073144_/Z (MUX2_X2)
   0.04    1.21 v _073147_/ZN (OR2_X2)
   0.03    1.24 ^ _073658_/ZN (AOI21_X2)
   0.01    1.25 v _073677_/ZN (NOR2_X2)
   0.05    1.29 ^ _073680_/ZN (AOI221_X2)
   0.02    1.32 v _073695_/ZN (OAI21_X2)
   0.05    1.37 ^ _073696_/ZN (AOI21_X4)
   0.02    1.39 v _073697_/ZN (NOR2_X4)
   0.07    1.46 ^ _073702_/ZN (NOR2_X4)
   0.04    1.50 ^ _073705_/ZN (AND2_X1)
   0.01    1.51 v _073708_/ZN (AOI21_X1)
   0.06    1.57 v _073711_/Z (MUX2_X1)
   0.05    1.62 v _073714_/ZN (OR2_X1)
   0.02    1.64 ^ _073720_/ZN (NAND2_X1)
   0.05    1.69 ^ _073721_/ZN (XNOR2_X1)
   0.06    1.75 ^ _090851_/ZN (AND4_X1)
   0.05    1.80 ^ _090852_/ZN (AND4_X2)
   0.05    1.85 ^ _090854_/ZN (AND4_X2)
   0.01    1.86 v _090871_/ZN (NAND2_X1)
   0.10    1.96 v _090874_/ZN (OR4_X1)
   0.06    2.02 v _090875_/ZN (OR3_X2)
   0.05    2.08 ^ _090876_/ZN (NOR3_X2)
   0.06    2.14 ^ _090878_/ZN (AND4_X1)
   0.02    2.16 ^ _123805_/Z (BUF_X1)
   0.00    2.16 ^ fe_cmd_o[39] (out)
           2.16   data arrival time

   5.40    5.40   clock CLK (rise edge)
   0.00    5.40   clock network delay (ideal)
   0.00    5.40   clock reconvergence pessimism
  -0.60    4.80   output external delay
           4.80   data required time
---------------------------------------------------------
           4.80   data required time
          -2.16   data arrival time
---------------------------------------------------------
           2.64   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 927961 u^2 11% utilization.
