
*** Running vivado
    with args -log nenet.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source nenet.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source nenet.tcl -notrace
Command: synth_design -top nenet -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15436
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1676.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nenet' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:20]
INFO: [Synth 8-3491] module 'demux_4x16' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/demux_4x16.vhd:7' bound to instance 'addr_decode_inst' of component 'demux_4x16' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:59]
INFO: [Synth 8-638] synthesizing module 'demux_4x16' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/demux_4x16.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'demux_4x16' (0#1) [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/demux_4x16.vhd:16]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-638] synthesizing module 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:22]
INFO: [Synth 8-226] default block is never used [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'neronaurallogix' (0#1) [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:22]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-3491] module 'neronaurallogix' declared at 'D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/neronaurallogix.vhd:8' bound to instance 'neron_inst' of component 'neronaurallogix' [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'nenet' (0#1) [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/sources_1/new/nenet.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1676.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1676.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1676.102 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1676.102 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/constrs_1/imports/kitap1b/Cmod-A7-Master.xdc]
Finished Parsing XDC File [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/constrs_1/imports/kitap1b/Cmod-A7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/fpga/kitap1b/37_nenet/37_nenet.srcs/constrs_1/imports/kitap1b/Cmod-A7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nenet_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nenet_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1710.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 12    
+---Registers : 
	                4 Bit    Registers := 12    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT2   |    24|
|4     |LUT3   |    12|
|5     |LUT4   |    48|
|6     |LUT5   |    24|
|7     |LUT6   |    60|
|8     |FDRE   |    48|
|9     |IBUF   |    12|
|10    |OBUF   |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1710.594 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1710.594 ; gain = 34.492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1710.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1710.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1a18d06a
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1710.594 ; gain = 34.492
INFO: [Common 17-1381] The checkpoint 'D:/fpga/kitap1b/37_nenet/37_nenet.runs/synth_1/nenet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nenet_utilization_synth.rpt -pb nenet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Mar 15 18:37:23 2025...
