/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#define image_0_start_task_initialization_task        (0x58)
#define image_0_initialization_task        (0x58)
#define image_0_start_task_update_fifo_us_read_1st_wakeup_request        (0xe40)
#define image_0_update_fifo_us_read_1st_wakeup_request        (0xe40)
#define image_0_start_task_ghost_reporting_1st_wakeup_request        (0x26b8)
#define image_0_ghost_reporting_1st_wakeup_request        (0x26b8)
#define image_0_start_task_us_tx_task_1st_wakeup_request        (0x7ac)
#define image_0_us_tx_task_1st_wakeup_request        (0x7ac)
#define image_0_us_tx_task_wakeup_request        (0x7ac)
#define image_0_start_task_epon_update_fifo_read_1st_wakeup_request        (0x10d0)
#define image_0_epon_update_fifo_read_1st_wakeup_request        (0x10d0)
#define image_0_start_task_epon_tx_task_wakeup_request        (0x2a8c)
#define image_0_epon_tx_task_wakeup_request        (0x2a8c)
#define image_0_start_task_budget_allocator_us_1st_wakeup_request        (0x1144)
#define image_0_budget_allocator_us_1st_wakeup_request        (0x1144)
#define image_0_start_task_debug_routine        (0x98)
#define image_0_debug_routine        (0x98)
#define image_0_start_task_gpon_control_wakeup_request        (0x5e0)
#define image_0_gpon_control_wakeup_request        (0x5e0)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x1978)
#define image_0_ds_tx_task_wakeup_request        (0x1978)
#define image_0_start_task_ovl_budget_allocator_1st_wakeup_request        (0x21b0)
#define image_0_ovl_budget_allocator_1st_wakeup_request        (0x21b0)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x2520)
#define image_0_flush_task_1st_wakeup_request        (0x2520)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x16e4)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x16e4)
#define image_0_start_task_budget_allocator_ds_1st_wakeup_request        (0x1cfc)
#define image_0_budget_allocator_ds_1st_wakeup_request        (0x1cfc)
#define image_0_start_task_timer_common_task_wakeup_request        (0x2b88)
#define image_0_timer_common_task_wakeup_request        (0x2b88)
#define image_0_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x2ce8)
#define image_0_service_queues_update_fifo_read_1st_wakeup_request        (0x2ce8)
#define image_0_start_task_service_queues_tx_task_wakeup_request        (0x2d78)
#define image_0_service_queues_tx_task_wakeup_request        (0x2d78)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x2fd0)
#define image_0_budget_allocator_1st_wakeup_request        (0x2fd0)
#define image_0_debug_routine_handler        (0xc)
#define image_0_scheduling_update_status        (0xc44)
#define image_0_scheduling_action_not_valid        (0xd40)
#define image_0_basic_scheduler_update_dwrr        (0x16c0)
#define image_0_ds_tx_scheduling_update_status        (0x1c24)
#define image_0_ds_tx_scheduling_action_not_valid        (0x1ca4)
#define image_0_complex_scheduler_update_dwrr_basic_schedulers        (0x216c)
#define image_0_complex_scheduler_update_dwrr_complex_schedulers        (0x217c)
#define image_0_complex_scheduler_update_dwrr_queues        (0x218c)
#define image_0_basic_rate_limiter_complex_scheduler        (0x2270)
#define image_0_basic_rate_limiter_basic_scheduler_no_cs        (0x22a8)
#define image_0_basic_rate_limiter_queue_with_cs_bs        (0x22dc)
#define image_0_basic_rate_limiter_queue_with_bs        (0x2330)
#define image_0_ovl_rate_limiter        (0x236c)
#define image_0_complex_rate_limiter_queue_sir        (0x2380)
#define image_0_complex_rate_limiter_queue_pir        (0x23bc)
#define image_0_complex_rate_limiter_basic_scheduler_sir        (0x23f8)
#define image_0_complex_rate_limiter_basic_scheduler_pir        (0x2434)
#define image_0_scheduling_service_queues_update_status        (0x2ea4)
#define image_0_scheduling_service_queues_action_not_valid        (0x2f98)

#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#define image_1_start_task_initialization_task        (0x18)
#define image_1_initialization_task        (0x18)
#define image_1_start_task_processing_wakeup_request        (0xe40)
#define image_1_processing_wakeup_request        (0xe40)
#define image_1_start_task_debug_routine        (0x4f34)
#define image_1_debug_routine        (0x4f34)
#define image_1_start_task_cpu_rx_wakeup_request        (0x5db4)
#define image_1_cpu_rx_wakeup_request        (0x5db4)
#define image_1_info_string0        (0x60c8)
#define image_1_info_string1        (0x60c8)
#define image_1_info_string2        (0x60c8)
#define image_1_section_abbrev        (0x60c8)
#define image_1_section_info        (0x60c8)
#define image_1_cu_begin0        (0x60c8)
#define image_1_debug_range        (0x60c8)
#define image_1_debug_macinfo        (0x60c8)
#define image_1_cu_macro_begin0        (0x60c8)
#define image_1_line_table_start0        (0x60c8)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x60c8)
#define image_1_cpu_recycle_wakeup_request        (0x60c8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x6c60)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x6c60)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x621c)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x621c)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x5060)
#define image_1_cpu_rx_copy_wakeup_request        (0x5060)
#define image_1_start_task_dhd_tx_complete_wakeup_request        (0x62dc)
#define image_1_dhd_tx_complete_wakeup_request        (0x62dc)
#define image_1_start_task_dhd_rx_complete_wakeup_request        (0x661c)
#define image_1_dhd_rx_complete_wakeup_request        (0x661c)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x6d24)
#define image_1_spdsvc_gen_wakeup_request        (0x6d24)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x7abc)
#define image_1_common_reprocessing_wakeup_request        (0x7abc)
#define image_1_debug_routine_handler        (0xc)
#define image_1_action_exception        (0x58)
#define image_1_processing_header_update_length_calc        (0x2a6c)
#define image_1_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2b34)
#define image_1_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2b3c)
#define image_1_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2b44)
#define image_1_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2b58)
#define image_1_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2b68)
#define image_1_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2b78)
#define image_1_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2b98)
#define image_1_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2ba4)
#define image_1_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2bc8)
#define image_1_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2bd4)
#define image_1_tcam_cmd_ic_submit        (0x3c94)
#define image_1_tcam_cmd_outer_tpid        (0x3cd8)
#define image_1_tcam_cmd_inner_tpid        (0x3cf0)
#define image_1_tcam_cmd_ethertype        (0x3d08)
#define image_1_tcam_cmd_outer_vid        (0x3d20)
#define image_1_tcam_cmd_inner_vid        (0x3d38)
#define image_1_tcam_cmd_outer_pbit        (0x3d50)
#define image_1_tcam_cmd_inner_pbit        (0x3d68)
#define image_1_tcam_cmd_vlan_num        (0x3d80)
#define image_1_tcam_cmd_ip_protocol        (0x3d98)
#define image_1_tcam_cmd_l3_protocol        (0x3db0)
#define image_1_tcam_cmd_tos        (0x3dc8)
#define image_1_tcam_cmd_network_layer        (0x3de0)
#define image_1_tcam_cmd_ingress_port        (0x3e00)
#define image_1_tcam_cmd_gem_flow        (0x3e18)
#define image_1_tcam_cmd_ipv6_label        (0x3e30)
#define image_1_tcam_cmd_src_ip        (0x3e5c)
#define image_1_tcam_cmd_src_ipv6_masked        (0x3eb0)
#define image_1_tcam_cmd_dst_ip        (0x3ee4)
#define image_1_tcam_cmd_dst_ipv6_masked        (0x3f38)
#define image_1_tcam_cmd_src_port        (0x3f6c)
#define image_1_tcam_cmd_dst_port        (0x3f84)
#define image_1_tcam_cmd_src_mac        (0x3f9c)
#define image_1_tcam_cmd_dst_mac        (0x3fc8)
#define image_1_tcam_cmd_generic_l2        (0x3ff4)
#define image_1_tcam_cmd_generic_l3        (0x4028)
#define image_1_tcam_cmd_generic_l4        (0x405c)
#define image_1_gpe_cmd_replace_16        (0x4608)
#define image_1_gpe_cmd_replace_32        (0x4610)
#define image_1_gpe_cmd_replace_bits_16        (0x4628)
#define image_1_gpe_cmd_copy_bits_16        (0x4648)
#define image_1_gpe_cmd_skip_if        (0x4678)
#define image_1_gpe_vlan_action_cmd_drop        (0x4698)
#define image_1_gpe_vlan_action_cmd_dscp        (0x469c)
#define image_1_gpe_vlan_action_cmd_mac_hdr_copy        (0x46ec)

#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#define image_2_start_task_initialization_task        (0x18)
#define image_2_initialization_task        (0x18)
#define image_2_start_task_processing_wakeup_request        (0xf6c)
#define image_2_processing_wakeup_request        (0xf6c)
#define image_2_start_task_cpu_tx_wakeup_request        (0x5060)
#define image_2_cpu_tx_wakeup_request        (0x5060)
#define image_2_cpu_tx_read_ring_indices        (0x5060)
#define image_2_start_task_debug_routine        (0x58)
#define image_2_debug_routine        (0x58)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x55e4)
#define image_2_cpu_recycle_wakeup_request        (0x55e4)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5a28)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5a28)
#define image_2_start_task_dhd_tx_post_wakeup_request        (0x5f30)
#define image_2_dhd_tx_post_wakeup_request        (0x5f30)
#define image_2_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x5ed8)
#define image_2_dhd_tx_post_update_fifo_wakeup_request        (0x5ed8)
#define image_2_start_task_dhd_timer_1st_wakeup_request        (0x5aa0)
#define image_2_dhd_timer_1st_wakeup_request        (0x5aa0)
#define image_2_start_task_dhd_mcast_wakeup_request        (0x6b60)
#define image_2_dhd_mcast_wakeup_request        (0x6b60)
#define image_2_debug_routine_handler        (0xc)
#define image_2_action_exception        (0x184)
#define image_2_processing_header_update_length_calc        (0x2b98)
#define image_2_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x2c60)
#define image_2_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x2c68)
#define image_2_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x2c70)
#define image_2_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x2c84)
#define image_2_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x2c94)
#define image_2_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x2ca4)
#define image_2_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2cc4)
#define image_2_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x2cd0)
#define image_2_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2cf4)
#define image_2_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x2d00)
#define image_2_tcam_cmd_ic_submit        (0x3dc0)
#define image_2_tcam_cmd_outer_tpid        (0x3e04)
#define image_2_tcam_cmd_inner_tpid        (0x3e1c)
#define image_2_tcam_cmd_ethertype        (0x3e34)
#define image_2_tcam_cmd_outer_vid        (0x3e4c)
#define image_2_tcam_cmd_inner_vid        (0x3e64)
#define image_2_tcam_cmd_outer_pbit        (0x3e7c)
#define image_2_tcam_cmd_inner_pbit        (0x3e94)
#define image_2_tcam_cmd_vlan_num        (0x3eac)
#define image_2_tcam_cmd_ip_protocol        (0x3ec4)
#define image_2_tcam_cmd_l3_protocol        (0x3edc)
#define image_2_tcam_cmd_tos        (0x3ef4)
#define image_2_tcam_cmd_network_layer        (0x3f0c)
#define image_2_tcam_cmd_ingress_port        (0x3f2c)
#define image_2_tcam_cmd_gem_flow        (0x3f44)
#define image_2_tcam_cmd_ipv6_label        (0x3f5c)
#define image_2_tcam_cmd_src_ip        (0x3f88)
#define image_2_tcam_cmd_src_ipv6_masked        (0x3fdc)
#define image_2_tcam_cmd_dst_ip        (0x4010)
#define image_2_tcam_cmd_dst_ipv6_masked        (0x4064)
#define image_2_tcam_cmd_src_port        (0x4098)
#define image_2_tcam_cmd_dst_port        (0x40b0)
#define image_2_tcam_cmd_src_mac        (0x40c8)
#define image_2_tcam_cmd_dst_mac        (0x40f4)
#define image_2_tcam_cmd_generic_l2        (0x4120)
#define image_2_tcam_cmd_generic_l3        (0x4154)
#define image_2_tcam_cmd_generic_l4        (0x4188)
#define image_2_gpe_cmd_replace_16        (0x4734)
#define image_2_gpe_cmd_replace_32        (0x473c)
#define image_2_gpe_cmd_replace_bits_16        (0x4754)
#define image_2_gpe_cmd_copy_bits_16        (0x4774)
#define image_2_gpe_cmd_skip_if        (0x47a4)
#define image_2_gpe_vlan_action_cmd_drop        (0x47c4)
#define image_2_gpe_vlan_action_cmd_dscp        (0x47c8)
#define image_2_gpe_vlan_action_cmd_mac_hdr_copy        (0x4818)

#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ee4, 0x4010}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f38, 0x4064}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3fc8, 0x40f4}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f84, 0x40b0}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d08, 0x3e34}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e18, 0x3f44}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3ff4, 0x4120}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x4028, 0x4154}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x405c, 0x4188}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3c94, 0x3dc0}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e00, 0x3f2c}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d68, 0x3e94}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cf0, 0x3e1c}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d38, 0x3e64}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d98, 0x3ec4}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e30, 0x3f5c}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3db0, 0x3edc}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3de0, 0x3f0c}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d50, 0x3e7c}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3cd8, 0x3e04}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d20, 0x3e4c}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3e5c, 0x3f88}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3eb0, 0x3fdc}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f9c, 0x40c8}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3f6c, 0x4098}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3dc8, 0x3ef4}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, 0x3d80, 0x3eac}

#endif

