# Verilog

This is all related to my verilog works
