
---------- Begin Simulation Statistics ----------
final_tick                               2198585982000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59186                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703296                       # Number of bytes of host memory used
host_op_rate                                    59377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39785.96                       # Real time elapsed on the host
host_tick_rate                               55260349                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354770157                       # Number of instructions simulated
sim_ops                                    2362379063                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.198586                       # Number of seconds simulated
sim_ticks                                2198585982000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.281415                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              293000160                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           335695931                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19454682                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        458328591                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          38958547                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       39325661                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          367114                       # Number of indirect misses.
system.cpu0.branchPred.lookups              583169931                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962098                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801863                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13731472                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555011440                       # Number of branches committed
system.cpu0.commit.bw_lim_events             62202633                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419482                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105348654                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224713255                       # Number of instructions committed
system.cpu0.commit.committedOps            2228520405                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4069208404                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.547655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.304056                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2968047264     72.94%     72.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    678704083     16.68%     89.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145140757      3.57%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    146109687      3.59%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40885148      1.00%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15714653      0.39%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5358427      0.13%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      7045752      0.17%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     62202633      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4069208404                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161735                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150817858                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691532471                       # Number of loads committed
system.cpu0.commit.membars                    7608880                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608886      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238706532     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316825      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695334326     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264752379     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228520405                       # Class of committed instruction
system.cpu0.commit.refs                     960086729                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224713255                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228520405                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.972454                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.972454                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            757491860                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5740452                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           291393813                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2366906986                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1667136154                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1642630968                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13753445                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10759178                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             10545025                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  583169931                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                414817547                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2415419048                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8879846                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2388982318                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 154                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          288                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38953386                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.132897                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1656661149                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         331958707                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544417                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4091557452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584812                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.874318                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2382664384     58.23%     58.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1267852536     30.99%     89.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               267005574      6.53%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               142140136      3.47%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14359543      0.35%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9571957      0.23%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  344548      0.01%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809461      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3809313      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4091557452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      296587566                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13928766                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566401981                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527580                       # Inst execution rate
system.cpu0.iew.exec_refs                  1009375618                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 274432880                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              612127542                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            733489839                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810933                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4371655                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           279093274                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2333813625                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            734942738                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         12980109                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2315098660                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2485232                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15035104                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13753445                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             22078815                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       257091                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        34281178                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76453                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24525                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8698423                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41957368                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10539016                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24525                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1975796                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11952970                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                947665506                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2294922121                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.895146                       # average fanout of values written-back
system.cpu0.iew.wb_producers                848299332                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.522982                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2295084410                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2825882636                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1470800592                       # number of integer regfile writes
system.cpu0.ipc                              0.506983                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506983                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611914      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1281523639     55.05%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18329564      0.79%     56.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802509      0.16%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           742943765     31.91%     88.24% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          273867331     11.76%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2328078770                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 98                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               790                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4750959                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002041                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 810289     17.06%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3467085     72.98%     90.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               473583      9.97%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2325217765                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8752767721                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2294922075                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2439129218                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2322393346                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2328078770                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420279                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105293216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           301869                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           797                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     42935932                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4091557452                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568996                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.795691                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2392515551     58.47%     58.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1187160121     29.01%     87.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          425413423     10.40%     97.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           67166982      1.64%     99.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11711607      0.29%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4954956      0.12%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1778586      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             551675      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             304551      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4091557452                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530538                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         35601808                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4984349                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           733489839                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          279093274                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4388145018                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9027752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              664678432                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421268988                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              27120218                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1683409335                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              32592394                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               131213                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2877337538                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2353109878                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1512398752                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1634009050                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34719869                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13753445                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             95477610                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                91129756                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2877337498                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        229580                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8858                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55907231                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8857                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6340837715                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4690140594                       # The number of ROB writes
system.cpu0.timesIdled                       54192240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.765006                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               18185481                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19394742                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1801164                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32949188                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            924870                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         937634                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12764                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36163864                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46759                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801574                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1396200                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515152                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3351236                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405408                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15759896                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130056902                       # Number of instructions committed
system.cpu1.commit.committedOps             133858658                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    741910915                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180424                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.845782                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    687569591     92.68%     92.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26638625      3.59%     96.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8435603      1.14%     97.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8835826      1.19%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2491315      0.34%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       748816      0.10%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3557200      0.48%     99.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       282703      0.04%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3351236      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    741910915                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456845                       # Number of function calls committed.
system.cpu1.commit.int_insts                125262912                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888324                       # Number of loads committed
system.cpu1.commit.membars                    7603280                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603280      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444251     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689898     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121085      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133858658                       # Class of committed instruction
system.cpu1.commit.refs                      48810995                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130056902                       # Number of Instructions Simulated
system.cpu1.committedOps                    133858658                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.737185                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.737185                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            665913102                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               422394                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17400381                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             155521449                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18087201                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50648199                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1397711                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1146465                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8797079                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36163864                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19934710                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    721831978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               150635                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     157450571                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3605350                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048467                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21208638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          19110351                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211014                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         744843292                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.216492                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.655682                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               648989520     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                53919938      7.24%     94.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                25515800      3.43%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10328222      1.39%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5200671      0.70%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  822651      0.11%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65525      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     780      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           744843292                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1317161                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1523436                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31708517                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.194204                       # Inst execution rate
system.cpu1.iew.exec_refs                    52230037                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12368819                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              569994407                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40360314                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802269                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1206616                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12721513                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          149602010                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39861218                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1519191                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144906995                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3231298                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6404265                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1397711                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13918138                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        69290                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1150745                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        35751                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1799                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5939                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3471990                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       798842                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1799                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       520990                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1002446                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83379831                       # num instructions consuming a value
system.cpu1.iew.wb_count                    143764064                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853102                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71131506                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.192672                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143809010                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               180176584                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96706767                       # number of integer regfile writes
system.cpu1.ipc                              0.174302                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.174302                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603382      5.19%      5.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86156481     58.84%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            44044598     30.08%     94.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8621580      5.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             146426186                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4191297                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028624                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 737320     17.59%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     17.59% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3090233     73.73%     91.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               363742      8.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             143014087                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1042191141                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    143764052                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        165346887                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138196191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                146426186                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405819                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15743351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           304206                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           411                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6480359                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    744843292                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.196587                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.662215                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          656865154     88.19%     88.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55641396      7.47%     95.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18543025      2.49%     98.15% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6034139      0.81%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5397149      0.72%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             861314      0.12%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             979007      0.13%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             349749      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             172359      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      744843292                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.196240                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23728060                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2222667                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40360314                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12721513                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       746160453                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3651002525                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              612961830                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318342                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25105347                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21394374                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6464999                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               144290                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191503158                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             153409702                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          103062983                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54225539                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22284991                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1397711                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             54831314                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13744641                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191503146                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32524                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               621                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49194534                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           621                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   888178038                       # The number of ROB reads
system.cpu1.rob.rob_writes                  302177980                       # The number of ROB writes
system.cpu1.timesIdled                          16740                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24719243                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21090658                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            48300705                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             249792                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4118638                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27861982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      55612642                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4169488                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       145967                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    123874837                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8355857                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    247756432                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8501824                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           22925318                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5681659                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22068880                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            256                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4934405                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4934402                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      22925318                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     83472355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               83472355                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2146648256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2146648256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              535                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27862096                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27862096    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27862096                       # Request fanout histogram
system.membus.respLayer1.occupancy       143023281933                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         83697305361                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    752313166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   895061265.738590                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       177000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1984275500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2194072103000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4513879000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    348456037                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       348456037                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    348456037                       # number of overall hits
system.cpu0.icache.overall_hits::total      348456037                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     66361509                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      66361509                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     66361509                       # number of overall misses
system.cpu0.icache.overall_misses::total     66361509                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 870621067494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 870621067494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 870621067494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 870621067494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    414817546                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    414817546                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    414817546                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    414817546                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.159978                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.159978                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.159978                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.159978                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13119.368149                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13119.368149                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13119.368149                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13119.368149                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3120                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          356                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.793103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     62592955                       # number of writebacks
system.cpu0.icache.writebacks::total         62592955                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3768521                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3768521                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3768521                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3768521                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     62592988                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     62592988                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     62592988                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     62592988                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 772742138998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 772742138998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 772742138998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 772742138998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.150893                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.150893                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.150893                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.150893                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12345.506481                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12345.506481                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12345.506481                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12345.506481                       # average overall mshr miss latency
system.cpu0.icache.replacements              62592955                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    348456037                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      348456037                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     66361509                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     66361509                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 870621067494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 870621067494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    414817546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    414817546                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.159978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.159978                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13119.368149                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13119.368149                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3768521                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3768521                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     62592988                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     62592988                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 772742138998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 772742138998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.150893                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.150893                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12345.506481                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12345.506481                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          411048772                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         62592955                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.567013                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        892228079                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       892228079                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    861764995                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       861764995                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    861764995                       # number of overall hits
system.cpu0.dcache.overall_hits::total      861764995                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     93876092                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      93876092                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     93876092                       # number of overall misses
system.cpu0.dcache.overall_misses::total     93876092                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2583322929879                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2583322929879                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2583322929879                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2583322929879                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    955641087                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    955641087                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    955641087                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    955641087                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.098234                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.098234                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.098234                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.098234                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27518.432807                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27518.432807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27518.432807                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27518.432807                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17426974                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2070455                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           279826                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17668                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.277894                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.186722                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     57581781                       # number of writebacks
system.cpu0.dcache.writebacks::total         57581781                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37753617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37753617                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37753617                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37753617                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     56122475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56122475                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     56122475                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56122475                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1041667683662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1041667683662                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1041667683662                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1041667683662                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058728                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058728                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058728                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058728                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18560.615576                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18560.615576                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18560.615576                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18560.615576                       # average overall mshr miss latency
system.cpu0.dcache.replacements              57581781                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    621362083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      621362083                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69532482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69532482                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1628295571000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1628295571000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    690894565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    690894565                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100641                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100641                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23417.768562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23417.768562                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     23794089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     23794089                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     45738393                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     45738393                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 737824032500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 737824032500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066202                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066202                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16131.393871                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16131.393871                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    240402912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     240402912                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     24343610                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     24343610                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 955027358879                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 955027358879                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264746522                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264746522                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.091951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.091951                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39231.131245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39231.131245                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13959528                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13959528                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     10384082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10384082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 303843651162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 303843651162                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29260.521167                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29260.521167                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3337                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3337                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2605                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2605                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     13818500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     13818500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.438405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438405                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5304.606526                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5304.606526                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2594                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2594                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       653500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001851                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001851                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59409.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59409.090909                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5732                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          141                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       592000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       592000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.024008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4198.581560                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4198.581560                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       451000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       451000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.024008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024008                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3198.581560                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3198.581560                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2334995                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2334995                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1466868                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1466868                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127458387000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127458387000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801863                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385829                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385829                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86891.517846                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86891.517846                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1466868                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1466868                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125991519000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125991519000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385829                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385829                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85891.517846                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85891.517846                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995347                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          921697936                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         57589105                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.004728                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995347                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999855                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1976498667                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1976498667                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            62404392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            53008256                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7551                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              626594                       # number of demand (read+write) hits
system.l2.demand_hits::total                116046793                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           62404392                       # number of overall hits
system.l2.overall_hits::.cpu0.data           53008256                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7551                       # number of overall hits
system.l2.overall_hits::.cpu1.data             626594                       # number of overall hits
system.l2.overall_hits::total               116046793                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            188592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4570750                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8613                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3040556                       # number of demand (read+write) misses
system.l2.demand_misses::total                7808511                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           188592                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4570750                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8613                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3040556                       # number of overall misses
system.l2.overall_misses::total               7808511                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  16323567494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 495292332465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    839343998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 347808322677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     860263566634                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  16323567494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 495292332465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    839343998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 347808322677                       # number of overall miss cycles
system.l2.overall_miss_latency::total    860263566634                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        62592984                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        57579006                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16164                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3667150                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            123855304                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       62592984                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       57579006                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16164                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3667150                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           123855304                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.532851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.829133                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063045                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.532851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.829133                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063045                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86554.930718                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108361.282605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97450.829908                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114389.711183                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110169.988444                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86554.930718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108361.282605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97450.829908                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114389.711183                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110169.988444                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2260516                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     66604                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.939643                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  19721920                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5681659                       # number of writebacks
system.l2.writebacks::total                   5681659                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            330                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         350997                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         150011                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              501353                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           330                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        350997                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        150011                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             501353                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       188262                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4219753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2890545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7307158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       188262                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4219753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2890545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     20830971                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28138129                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  14423003494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 423240819704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    752608498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 303591594345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 742008026041                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  14423003494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 423240819704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    752608498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 303591594345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2004089635152                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2746097661193                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.073286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.531923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.788227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058998                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.073286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.531923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.788227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.227185                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76611.336828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100299.903739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87532.972552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 105029.188041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101545.364975                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76611.336828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100299.903739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87532.972552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 105029.188041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96207.211615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97593.470454                       # average overall mshr miss latency
system.l2.replacements                       35919870                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     15157870                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15157870                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15157870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15157870                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    108338582                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        108338582                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    108338582                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    108338582                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     20830971                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       20830971                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2004089635152                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2004089635152                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96207.211615                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96207.211615                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 40                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       268500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               48                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9589.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6712.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       558000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       238000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       796000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.933333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19900                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       278500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       298000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19892.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19866.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8898546                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           286847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               9185393                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2970333                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2196795                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5167128                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 309796947379                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 237693750134                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  547490697513                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11868879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2483642                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          14352521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.250262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.884505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.360015                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104297.042580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108200.241777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105956.480566                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       166084                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        72844                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           238928                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2804249                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2123951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4928200                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 266142612427                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 208177014959                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 474319627386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.236269                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.855176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.343368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94906.911771                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98014.038440                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96246.018300                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      62404392                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7551                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           62411943                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       188592                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8613                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           197205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  16323567494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    839343998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17162911492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     62592984                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16164                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       62609148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.532851                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86554.930718                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97450.829908                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87030.813073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          330                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           15                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       188262                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       196860                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  14423003494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    752608498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  15175611992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003008                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.531923                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003144                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76611.336828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87532.972552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77088.347008                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     44109710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       339747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          44449457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1600417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       843761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2444178                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 185495385086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 110114572543                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 295609957629                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     45710127                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1183508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      46893635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.035012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.712932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 115904.408092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 130504.458660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120944.529256                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       184913                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        77167                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       262080                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1415504                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       766594                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2182098                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 157098207277                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  95414579386                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 252512786663                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030967                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.647730                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046533                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 110983.937366                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 124465.596373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 115720.186107                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          146                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           51                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               197                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1909                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          452                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2361                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     43397403                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5614451                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     49011854                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2055                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          503                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2558                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928954                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.898608                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.922987                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22733.055526                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12421.351770                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20758.938585                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          510                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           74                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          584                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1399                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          378                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1777                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     27983430                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      7741967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     35725397                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.680779                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.751491                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.694683                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20002.451751                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20481.394180                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20104.331458                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999961                       # Cycle average of tags in use
system.l2.tags.total_refs                   267335693                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  35920647                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.442396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.591894                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.866935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.411134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002099                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.321670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.806230                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.509248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.029171                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.115799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.340722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2014755735                       # Number of tag accesses
system.l2.tags.data_accesses               2014755735                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      12048768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     270438336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        550272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     185182784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1314801920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1783022080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     12048768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       550272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12599040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    363626176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       363626176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         188262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4225599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2893481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     20543780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27859720                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5681659                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5681659                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5480235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        123005576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           250285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         84228129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    598021606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             810985831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5480235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       250285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5730520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165390928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165390928                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165390928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5480235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       123005576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          250285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        84228129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    598021606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            976376759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5486481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    188259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4002547.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2807450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  20522612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017848796750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336569                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336569                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            45092781                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5167268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27859720                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5681659                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27859720                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5681659                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 330254                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                195178                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1481029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1481728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1819942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3154210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1733073                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1911017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1655094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1672720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1784648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1608748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1593090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1509794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1617295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1511466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1464978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1530634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            291031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            292045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            345048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            341590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            394734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            410123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            387840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            398495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            403465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            367023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           340659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           308560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           286671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           296200                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1278010202003                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               137647330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1794187689503                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46423.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65173.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         7                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22362749                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2935464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27859720                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5681659                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3811388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3807738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2819561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2153437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1659728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1611377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1559615                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1474111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1298242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  958741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1068233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2208176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 973277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 585704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 509187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 439820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 363923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 202502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  36146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 310139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 330849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 335634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 341341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 348472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 363243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 352136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 349516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 339686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 330139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  17427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  19633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  20623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  20194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  19824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  19687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  19351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  18985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  18360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  17183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  16956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  18293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   9252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7717700                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    273.788180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   166.065415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.190733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2910537     37.71%     37.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2193078     28.42%     66.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       516506      6.69%     72.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       445246      5.77%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       583255      7.56%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       266809      3.46%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       121872      1.58%     91.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        73546      0.95%     92.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       606851      7.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7717700                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      81.794366                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1286.447145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336568    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::720896-753663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336569                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.301139                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.280844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.857115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           292123     86.79%     86.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6526      1.94%     88.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            26271      7.81%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7325      2.18%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2543      0.76%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1018      0.30%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              452      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              202      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               80      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336569                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1761885824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                21136256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               351133312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1783022080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            363626176                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       801.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       159.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    810.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2198585873000                       # Total gap between requests
system.mem_ctrls.avgGap                      65548.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     12048576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    256163008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       550272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    179676800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1313447168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    351133312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5480147.739793967456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 116512617.699388206005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 250284.503087493998                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 81723799.510698422790                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 597405413.640083909035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 159708701.353850454092                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       188262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4225599                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2893481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     20543780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5681659                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   6631533992                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 249936680856                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    389859875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 183974680091                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1353254934689                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 52776182131573                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35225.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59148.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45343.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63582.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65871.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9288868.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26372753820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14017432110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         90111462420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13705381440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     173554052880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     503376353130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     420361140960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1241498576760                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.680475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1086558595665                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  73415420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1038611966335                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28731702720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15271239390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        106448924820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14933929320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     173554052880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     704290546500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     251170241280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1294400636910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        588.742331                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 644664132781                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  73415420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1480506429219                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20979039770.114941                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101146391352.556885                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       101500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 787780881500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   373409522000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1825176460000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19917149                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19917149                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19917149                       # number of overall hits
system.cpu1.icache.overall_hits::total       19917149                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17561                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17561                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17561                       # number of overall misses
system.cpu1.icache.overall_misses::total        17561                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1008029500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1008029500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1008029500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1008029500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19934710                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19934710                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19934710                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19934710                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000881                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000881                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000881                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000881                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57401.600137                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57401.600137                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57401.600137                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57401.600137                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16132                       # number of writebacks
system.cpu1.icache.writebacks::total            16132                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1397                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1397                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1397                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1397                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16164                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16164                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16164                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    946964000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    946964000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    946964000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    946964000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000811                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000811                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000811                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000811                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58584.756248                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58584.756248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58584.756248                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58584.756248                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16132                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19917149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19917149                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17561                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17561                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1008029500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1008029500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19934710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19934710                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000881                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57401.600137                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57401.600137                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1397                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1397                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16164                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    946964000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    946964000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000811                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000811                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58584.756248                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58584.756248                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995187                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19799913                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16132                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1227.368770                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        329441500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995187                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999850                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999850                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         39885584                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        39885584                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37653011                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37653011                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37653011                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37653011                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8905250                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8905250                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8905250                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8905250                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1012042655271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1012042655271                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1012042655271                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1012042655271                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46558261                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46558261                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46558261                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46558261                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.191271                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.191271                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.191271                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.191271                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 113645.619749                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 113645.619749                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 113645.619749                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 113645.619749                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5013197                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1381834                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            69813                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10711                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.808932                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   129.010737                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3667439                       # number of writebacks
system.cpu1.dcache.writebacks::total          3667439                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6576746                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6576746                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6576746                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6576746                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2328504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2328504                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2328504                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2328504                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 242503089332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 242503089332                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 242503089332                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 242503089332                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050013                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050013                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050013                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050013                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104145.446747                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104145.446747                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104145.446747                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104145.446747                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3667439                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33192214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33192214                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5245402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5245402                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 562020839000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 562020839000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38437616                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38437616                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.136465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136465                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 107145.427367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 107145.427367                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4061558                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4061558                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1183844                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1183844                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 116645551500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 116645551500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030799                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030799                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98531.184430                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98531.184430                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4460797                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4460797                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3659848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3659848                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 450021816271                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 450021816271                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120645                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.450684                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.450684                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 122961.887016                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 122961.887016                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2515188                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2515188                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1144660                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1144660                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 125857537832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 125857537832                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 109951.896486                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 109951.896486                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          305                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8397000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8397000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          461                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338395                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338395                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 53826.923077                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 53826.923077                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          111                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4033500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4033500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097614                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097614                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 89633.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89633.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       857500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       857500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.256637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.256637                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7392.241379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7392.241379                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       742500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       742500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.256637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.256637                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6400.862069                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6400.862069                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2454889                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2454889                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346685                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346685                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121321117000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121321117000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801574                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354244                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354244                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90088.711911                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90088.711911                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346685                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346685                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119974432000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119974432000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354244                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354244                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89088.711911                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89088.711911                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.706196                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43781436                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3675092                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.913018                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        329453000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.706196                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928319                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928319                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104396614                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104396614                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2198585982000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         109504013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     20839529                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    108700429                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        30238211                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         35876365                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            595                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         14366834                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        14366834                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      62609152                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     46894862                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2558                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2558                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    187778926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    172752367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48460                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11010475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             371590228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   8011900032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   7370290240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2066944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    469413504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            15853670720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        71812315                       # Total snoops (count)
system.tol2bus.snoopTraffic                 364621248                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        195683893                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              183006607     93.52%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1               12521207      6.40%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 150475      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   5604      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          195683893                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       247748166089                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       86388449736                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       93966834981                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5513635309                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24258475                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3342479557000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 140190                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704884                       # Number of bytes of host memory used
host_op_rate                                   140534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22126.06                       # Real time elapsed on the host
host_tick_rate                               51698932                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3101853691                       # Number of instructions simulated
sim_ops                                    3109464019                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.143894                       # Number of seconds simulated
sim_ticks                                1143893575000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.007064                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              169596244                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           173044918                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7149083                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188415097                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              7961                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          12179                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            4218                       # Number of indirect misses.
system.cpu0.branchPred.lookups              192097721                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1694                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           767                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7147362                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 122823062                       # Number of branches committed
system.cpu0.commit.bw_lim_events             30650650                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           2894                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      172867577                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           542446683                       # Number of instructions committed
system.cpu0.commit.committedOps             542447333                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2250540935                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.241030                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.193167                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2118002956     94.11%     94.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     29597169      1.32%     95.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     40972747      1.82%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      5256314      0.23%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1957054      0.09%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3007555      0.13%     97.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       610893      0.03%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     20485597      0.91%     98.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     30650650      1.36%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2250540935                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               10461                       # Number of function calls committed.
system.cpu0.commit.int_insts                539298482                       # Number of committed integer instructions.
system.cpu0.commit.loads                    166838825                       # Number of loads committed
system.cpu0.commit.membars                       1028                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1079      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       372564257     68.68%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult            803      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             238      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.68% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      166839536     30.76%     99.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3041105      0.56%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        542447333                       # Class of committed instruction
system.cpu0.commit.refs                     169880735                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  542446683                       # Number of Instructions Simulated
system.cpu0.committedOps                    542447333                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.201725                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.201725                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1880808530                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 1776                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           148717699                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             760231129                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                91651526                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                262010426                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7147909                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 3298                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             36196158                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  192097721                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                172558787                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2094987819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2131920                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     857171999                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  44                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14299260                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.084283                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         175676950                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         169604205                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.376083                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2277814549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.376314                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.703855                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1648632440     72.38%     72.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               437298956     19.20%     91.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               174991712      7.68%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6753123      0.30%     99.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5588743      0.25%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24427      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 4523341      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     448      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    1359      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2277814549                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        1397257                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7457430                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               141802879                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.407374                       # Inst execution rate
system.cpu0.iew.exec_refs                   488401103                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   3082878                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              194870057                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            219801945                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              2044                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5370999                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             3866849                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          710560418                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            485318225                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6327432                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            928491087                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1834328                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1142351174                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7147909                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1144846530                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     30370544                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            2081                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          491                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     52963120                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       824939                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           491                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1575048                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5882382                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                537520120                       # num instructions consuming a value
system.cpu0.iew.wb_count                    630423699                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738735                       # average fanout of values written-back
system.cpu0.iew.wb_producers                397085017                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.276597                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     631940281                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1140391871                       # number of integer regfile reads
system.cpu0.int_regfile_writes              487061229                       # number of integer regfile writes
system.cpu0.ipc                              0.237997                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.237997                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             1346      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            442267812     47.31%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                 988      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  271      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     47.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           489355405     52.35%     99.66% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3192377      0.34%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             934818518                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               329                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   60636043                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.064864                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4548405      7.50%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56086544     92.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1094      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             995452896                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4214517280                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    630423382                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        878673469                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 710557225                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                934818518                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               3193                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      168113088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          6430289                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           299                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    107268090                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2277814549                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.410402                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.117686                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1879062181     82.49%     82.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          181744883      7.98%     90.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           76941006      3.38%     93.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           35522557      1.56%     95.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           56632210      2.49%     97.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           30877142      1.36%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           10094145      0.44%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4378868      0.19%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            2561557      0.11%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2277814549                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.410150                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4977491                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1313416                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           219801945                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            3866849                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    590                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      2279211806                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8575344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             1357649705                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            416588329                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              49536960                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               111730365                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             507117259                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               479126                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            984360372                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             734160426                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          566180759                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                272264615                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3462574                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7147909                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            528928294                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               149592438                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              314                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       984360058                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93661                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1152                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                212805161                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1148                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2935202075                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1457925454                       # The number of ROB writes
system.cpu0.timesIdled                          16909                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  267                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.990451                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               70925510                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            75460336                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9238703                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        108430427                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              6517                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          40403                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           33886                       # Number of indirect misses.
system.cpu1.branchPred.lookups              112733922                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          323                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           452                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9238397                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  46691470                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11114731                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           2563                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      188229863                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           204636851                       # Number of instructions committed
system.cpu1.commit.committedOps             204637623                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    749510022                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.273029                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.168157                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    681000181     90.86%     90.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29529904      3.94%     94.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15829826      2.11%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4441257      0.59%     97.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2040122      0.27%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2756199      0.37%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       319649      0.04%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2478153      0.33%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11114731      1.48%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    749510022                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                4162                       # Number of function calls committed.
system.cpu1.commit.int_insts                201490298                       # Number of committed integer instructions.
system.cpu1.commit.loads                     53952832                       # Number of loads committed
system.cpu1.commit.membars                       1114                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         1114      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       146965752     71.82%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             160      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.82% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       53953284     26.37%     98.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3717233      1.82%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        204637623                       # Class of committed instruction
system.cpu1.commit.refs                      57670517                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  204636851                       # Number of Instructions Simulated
system.cpu1.committedOps                    204637623                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.822186                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.822186                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            480959123                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  332                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            60283498                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             442293957                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                66559651                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                215943019                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9252539                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1230                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9203791                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  112733922                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 78445500                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    691562825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2925685                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     516680805                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               18505690                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.144132                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          81102453                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          70932027                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.660582                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         781918123                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.660790                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.013978                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               452374976     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               208550676     26.67%     84.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                91343097     11.68%     96.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 9543728      1.22%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11863242      1.52%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   92747      0.01%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 8149098      1.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      52      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     507      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           781918123                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         241947                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9792230                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                66930477                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.417582                       # Inst execution rate
system.cpu1.iew.exec_refs                   103191505                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4207657                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              183605503                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            103216477                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              1581                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12441329                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7334157                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          390933890                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             98983848                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          7781101                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            326616159                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1100876                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            181211197                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9252539                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            182823882                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      3023397                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          572965                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         3042                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        14000                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     49263645                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      3616472                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         14000                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4122014                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5670216                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                244315087                       # num instructions consuming a value
system.cpu1.iew.wb_count                    298559412                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.734235                       # average fanout of values written-back
system.cpu1.iew.wb_producers                179384615                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.381711                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     299856057                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               422345173                       # number of integer regfile reads
system.cpu1.int_regfile_writes              228721499                       # number of integer regfile writes
system.cpu1.ipc                              0.261630                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.261630                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             1311      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            227554189     68.05%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                3872      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  160      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           102249135     30.58%     98.63% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4588593      1.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             334397260                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4653726                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013917                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 862620     18.54%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3790566     81.45%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  540      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             339049675                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1456969439                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    298559412                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        577244142                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 390931033                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                334397260                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               2857                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      186296267                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1603070                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           294                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    125780524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    781918123                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.427663                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.967865                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          595591618     76.17%     76.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          107094724     13.70%     89.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           42903587      5.49%     95.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           16725011      2.14%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           12265543      1.57%     99.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            3823350      0.49%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2046983      0.26%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             878947      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             588360      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      781918123                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.427530                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15011151                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2390282                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           103216477                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7334157                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    197                       # number of misc regfile reads
system.cpu1.numCycles                       782160070                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1505526724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              386112634                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            154230767                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10020878                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                76994783                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              86707948                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               615532                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            568720634                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             422644619                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          323036119                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                211297861                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               3505363                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9252539                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             98201904                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               168805352                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       568720634                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         58402                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              1361                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 37933904                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          1360                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1131262270                       # The number of ROB reads
system.cpu1.rob.rob_writes                  818186286                       # The number of ROB writes
system.cpu1.timesIdled                           2418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         65325159                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             12194124                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            80033969                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                677                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3420027                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     99667498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     198986271                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       979367                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       351500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     48065483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     42053214                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     96124217                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       42404714                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           99610211                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1193740                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         98125336                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1392                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            459                       # Transaction distribution
system.membus.trans_dist::ReadExReq             55130                       # Transaction distribution
system.membus.trans_dist::ReadExResp            55121                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      99610213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    298651603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              298651603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6454980672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6454980672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1339                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          99667194                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                99667194    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            99667194                       # Request fanout histogram
system.membus.respLayer1.occupancy       515372643092                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             45.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        228815433173                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 52                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           26                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    164910961.538462                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   130065463.269611                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      1940500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    278248500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             26                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1139605890000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4287685000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    172541816                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       172541816                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    172541816                       # number of overall hits
system.cpu0.icache.overall_hits::total      172541816                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        16968                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         16968                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        16968                       # number of overall misses
system.cpu0.icache.overall_misses::total        16968                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1136349498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1136349498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1136349498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1136349498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    172558784                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    172558784                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    172558784                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    172558784                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000098                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000098                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000098                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000098                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 66970.149576                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66970.149576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 66970.149576                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66970.149576                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2039                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    34.559322                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        15351                       # number of writebacks
system.cpu0.icache.writebacks::total            15351                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         1616                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1616                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         1616                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1616                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        15352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        15352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        15352                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        15352                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1038471498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1038471498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1038471498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1038471498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67644.052762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67644.052762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67644.052762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67644.052762                       # average overall mshr miss latency
system.cpu0.icache.replacements                 15351                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    172541816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      172541816                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        16968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        16968                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1136349498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1136349498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    172558784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    172558784                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000098                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 66970.149576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66970.149576                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         1616                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1616                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        15352                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        15352                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1038471498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1038471498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67644.052762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67644.052762                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          172557419                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            15383                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11217.410063                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        345132919                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       345132919                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    129196823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       129196823                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    129196823                       # number of overall hits
system.cpu0.dcache.overall_hits::total      129196823                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     70645387                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      70645387                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     70645387                       # number of overall misses
system.cpu0.dcache.overall_misses::total     70645387                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 5907459847054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5907459847054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 5907459847054                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5907459847054                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    199842210                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    199842210                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    199842210                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    199842210                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.353506                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.353506                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.353506                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.353506                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83621.310576                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83621.310576                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83621.310576                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83621.310576                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   1505204585                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       287797                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         30896141                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5419                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.718207                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    53.108876                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     39824575                       # number of writebacks
system.cpu0.dcache.writebacks::total         39824575                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30819127                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30819127                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30819127                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30819127                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39826260                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39826260                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39826260                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39826260                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3737937990923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3737937990923                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3737937990923                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3737937990923                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.199289                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.199289                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.199289                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.199289                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 93856.113803                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 93856.113803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 93856.113803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 93856.113803                       # average overall mshr miss latency
system.cpu0.dcache.replacements              39824575                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    127143402                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      127143402                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     69658446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     69658446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5834166159000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5834166159000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196801848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196801848                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.353952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.353952                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 83753.894811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 83753.894811                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     29937615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     29937615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     39720831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     39720831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3731005242000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3731005242000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.201832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.201832                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 93930.694501                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 93930.694501                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2053421                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2053421                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       986941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       986941                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  73293688054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  73293688054                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3040362                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3040362                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.324613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.324613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 74263.495036                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74263.495036                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       881512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       881512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       105429                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       105429                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6932748923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6932748923                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.034676                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034676                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 65757.513805                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65757.513805                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          687                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          687                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          164                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      7632000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7632000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          851                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.192714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.192714                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46536.585366                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46536.585366                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005875                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005875                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        51000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          542                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          238                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          238                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1139500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1139500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          780                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          780                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.305128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.305128                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4787.815126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4787.815126                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          238                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          238                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       901500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       901500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.305128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.305128                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3787.815126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3787.815126                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          669                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            669                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           98                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       487500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       487500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          767                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          767                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.127771                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.127771                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4974.489796                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4974.489796                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           97                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       386000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       386000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.126467                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.126467                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3979.381443                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3979.381443                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999526                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          169027373                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         39825349                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.244216                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999526                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        439514533                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       439514533                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                4180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             5122745                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1221750                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6349137                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               4180                       # number of overall hits
system.l2.overall_hits::.cpu0.data            5122745                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                462                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1221750                       # number of overall hits
system.l2.overall_hits::total                 6349137                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             11172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          34701272                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6956903                       # number of demand (read+write) misses
system.l2.demand_misses::total               41671390                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            11172                       # number of overall misses
system.l2.overall_misses::.cpu0.data         34701272                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2043                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6956903                       # number of overall misses
system.l2.overall_misses::total              41671390                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    969465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3600268819250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    186783498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 825830301409                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     4427255369157                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    969465000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3600268819250                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    186783498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 825830301409                       # number of overall miss cycles
system.l2.overall_miss_latency::total    4427255369157                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           15352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        39824017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         8178653                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             48020527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          15352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       39824017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        8178653                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            48020527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.727723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.871365                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.815569                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850617                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.867783                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.727723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.871365                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.815569                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850617                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.867783                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86776.315789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103750.341464                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91426.088106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118706.599964                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106242.085257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86776.315789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103750.341464                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91426.088106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118706.599964                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106242.085257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4929037                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    243042                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      20.280598                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  59436075                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1193740                       # number of writebacks
system.l2.writebacks::total                   1193740                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2300634                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         179980                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             2480659                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2300634                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        179980                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            2480659                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        11137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     32400638                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6776923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          39190731                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        11137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     32400638                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6776923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     61183219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        100373950                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    855978000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3131782002317                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    165917998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 745054823271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3877858721586                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    855978000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3131782002317                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    165917998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 745054823271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5310344117376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9188202838962                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.725443                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.813595                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.811577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.828611                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816125                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.725443                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.813595                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.811577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.828611                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.090230                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76858.938673                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96658.035015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81612.394491                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109939.986521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98948.364132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76858.938673                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96658.035015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81612.394491                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109939.986521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 86794.127608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91539.715623                       # average overall mshr miss latency
system.l2.replacements                      140944055                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316623                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316623                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316623                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     45728612                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         45728612                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     45728613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     45728613                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     61183219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       61183219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5310344117376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5310344117376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 86794.127608                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 86794.127608                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              70                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           413                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                489                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      2392500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       390500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2783000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          483                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              572                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.855072                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.853933                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.854895                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5792.978208                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5138.157895                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5691.206544                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          410                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           76                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           486                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      8341500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1532500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9874000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848861                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.853933                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.849650                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20345.121951                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20164.473684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20316.872428                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        44000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        44000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.861111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1419.354839                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       134500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       503500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       638000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        26900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20140                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21266.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            43442                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            47269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 90711                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          61074                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          59246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              120320                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   6274835499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6153608499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12428443998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       104516                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       106515                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            211031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.584351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.556222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102741.518469                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103865.383300                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103294.913547                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        32536                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        32782                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            65318                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        28538                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        26464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          55002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3412387500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3244172000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6656559500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.273049                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.248453                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.260635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 119573.463452                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 122588.119710                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 121023.953674                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          4180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        11172                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            13215                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    969465000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    186783498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1156248498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        15352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17857                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.727723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.815569                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740046                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86776.315789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91426.088106                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87495.156867                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           10                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        11137                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2033                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        13170                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    855978000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    165917998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1021895998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.725443                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.811577                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.737526                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76858.938673                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81612.394491                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77592.710554                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      5079303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1174481                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6253784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     34640198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      6897657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        41537855                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3593993983751                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 819676692910                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 4413670676661                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     39719501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      8072138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      47791639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.872121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.854502                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.869145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103752.120116                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118834.075529                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106256.586351                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      2268098                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       147198                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      2415296                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     32372100                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      6750459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     39122559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 3128369614817                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 741810651271                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3870180266088                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.815018                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.818607                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 96637.833654                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 109890.401715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98924.517338                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   153127377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 140944119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.086440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.175045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.001429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.513711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.624681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.684822                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.518360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.054902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.009761                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.416950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 901479495                       # Number of tag accesses
system.l2.tags.data_accesses                901479495                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        712704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    2077354944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     434161152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3866222144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         6378581312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       712704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        843072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     76399360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        76399360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          11136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       32458671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6783768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     60409721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            99665333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1193740                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1193740                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           623051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1816038650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           113969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        379546805                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3379879237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5576201713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       623051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       113969                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           737020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66788871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66788871                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66788871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          623051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1816038650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          113969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       379546805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3379879237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5642990583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1110963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     11137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  32378505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   6688164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  60365818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.067133668250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        68372                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        68372                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           143172104                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1049089                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    99665334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1193741                       # Number of write requests accepted
system.mem_ctrls.readBursts                  99665334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1193741                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 219673                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82778                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4712767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4916533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4547359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4414285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8850568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10469281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8496774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7553729                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6857592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6813554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6306388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4741096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          6143999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5414974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4541858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4664904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             69804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             79774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65545                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             78185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             74053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             61985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             59574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             61886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            70857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            66078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            80131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            73824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            65533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            67579                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3792480413381                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               497228305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5657086557131                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38136.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56886.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 77431554                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  805293                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              99665334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1193741                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6698770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9091585                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10658874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11214307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10301440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 9033128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 7590512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6412965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5299797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4825150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4547043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                5434081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3744851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1793761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1229537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 828522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 490107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 220231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  26389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   4611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  38348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  68091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  71876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  73303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  74917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  78379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  73629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  71557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  70987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  70962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22319776                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    288.337348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.562090                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.323426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2431136     10.89%     10.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10699471     47.94%     58.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3128321     14.02%     72.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2000268      8.96%     81.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1374694      6.16%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       495451      2.22%     90.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       360782      1.62%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       389314      1.74%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1440339      6.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22319776                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        68372                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1454.478953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    170.948292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  51633.297207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-131071        68340     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.44179e+06-1.57286e+06           16      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3.01466e+06-3.14573e+06           16      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         68372                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        68372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.248815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            61270     89.61%     89.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1346      1.97%     91.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3417      5.00%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1442      2.11%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              487      0.71%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              186      0.27%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              105      0.15%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               49      0.07%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               27      0.04%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         68372                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             6364522304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14059072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71101696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              6378581376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             76399424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5563.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5576.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1143893660500                       # Total gap between requests
system.mem_ctrls.avgGap                      11341.50                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       712768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   2072224320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    428042496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3863412352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     71101696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 623106.917966559879                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1811553421.829473733902                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 113968.644329521645                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 374197832.171581149101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3377422897.055785655975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62157614.618999846280                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        11137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     32458671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6783768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     60409721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1193741                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    394116660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1782886043875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     81038531                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 463380524203                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3410344833862                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29393876092954                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35388.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     54927.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39783.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68307.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56453.58                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24623327.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74905925640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39813439875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        324758366100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2880573480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     90297991680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     513319601280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6985994880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1052961892935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        920.506869                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13641914899                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38197120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1092054540101                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          84457289280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44890110045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        385283653440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2918658600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     90297991680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     515918913570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4797100320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1128563716935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        986.598528                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8046354287                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38197120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1097650100713                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                316                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4734676849.056603                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9460585965.682987                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       102000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  24571966500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            159                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   391079956000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 752813619000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     78442866                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        78442866                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     78442866                       # number of overall hits
system.cpu1.icache.overall_hits::total       78442866                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2634                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2634                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2634                       # number of overall misses
system.cpu1.icache.overall_misses::total         2634                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    206874500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    206874500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    206874500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    206874500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     78445500                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     78445500                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     78445500                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     78445500                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78540.053151                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78540.053151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78540.053151                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78540.053151                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2505                       # number of writebacks
system.cpu1.icache.writebacks::total             2505                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          129                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          129                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          129                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          129                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2505                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2505                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2505                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2505                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    196215500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    196215500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    196215500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    196215500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78329.540918                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78329.540918                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78329.540918                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78329.540918                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2505                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     78442866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       78442866                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2634                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    206874500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    206874500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     78445500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     78445500                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78540.053151                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78540.053151                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          129                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          129                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2505                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2505                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    196215500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    196215500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78329.540918                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78329.540918                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           78578771                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2537                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30973.106425                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        156893505                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       156893505                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62862652                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62862652                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62862652                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62862652                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     18504409                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      18504409                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     18504409                       # number of overall misses
system.cpu1.dcache.overall_misses::total     18504409                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1628712268265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1628712268265                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1628712268265                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1628712268265                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     81367061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     81367061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     81367061                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     81367061                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227419                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227419                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227419                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227419                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88017.524270                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88017.524270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88017.524270                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88017.524270                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    210078418                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        59416                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          3186288                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1048                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.932024                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.694656                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8179002                       # number of writebacks
system.cpu1.dcache.writebacks::total          8179002                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10323715                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10323715                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10323715                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10323715                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      8180694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8180694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      8180694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8180694                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 856708068848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 856708068848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 856708068848                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 856708068848                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.100541                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.100541                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.100541                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.100541                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104723.152932                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104723.152932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104723.152932                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104723.152932                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8179000                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     60135144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       60135144                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     17515484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     17515484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1555008365500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1555008365500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     77650628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77650628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.225568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.225568                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88779.069165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88779.069165                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      9441293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      9441293                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      8074191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      8074191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 849829301500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 849829301500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.103981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.103981                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105252.563570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105252.563570                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2727508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2727508                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       988925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       988925                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  73703902765                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  73703902765                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3716433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3716433                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.266095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.266095                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74529.314928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74529.314928                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       882422                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       882422                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       106503                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       106503                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6878767348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6878767348                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.028657                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028657                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64587.545402                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64587.545402                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          681                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          681                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          145                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     12909000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12909000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          826                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.175545                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.175545                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 89027.586207                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 89027.586207                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           60                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           85                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      7599500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7599500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102906                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 89405.882353                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 89405.882353                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          573                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          226                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          226                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1670500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1670500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          799                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.282854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.282854                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7391.592920                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7391.592920                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          226                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          226                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1444500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1444500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.282854                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.282854                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6391.592920                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6391.592920                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            310                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          142                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          142                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       766000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       766000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          452                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          452                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.314159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.314159                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5394.366197                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5394.366197                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          142                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          142                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       624000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       624000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.314159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.314159                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4394.366197                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4394.366197                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.996806                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71047921                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8180529                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.685003                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.996806                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999900                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999900                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        170918779                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       170918779                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1143893575000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47812450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2510363                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     46704810                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       139750315                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         95230761                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1474                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           464                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1938                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           211228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          211228                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17857                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     47794594                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        46054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    119475684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     24538933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             144068186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1964928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5097509888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       320640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1046890048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6146685504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       236179300                       # Total snoops (count)
system.tol2bus.snoopTraffic                  76601216                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        284235964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153878                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364243                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              240849872     84.74%     84.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1               43034592     15.14%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 351500      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          284235964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        96120111214                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       59748404392                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23031989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       12276764615                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3758997                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
