// Seed: 2472862956
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4
);
  wire [-1 : 1] id_6;
  assign id_4 = id_2 - 1'b0 ? id_1 : 1 ? id_2 : id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd9,
    parameter id_9 = 32'd90
) (
    input tri0 id_0,
    input tri id_1,
    input tri0 id_2,
    input wire id_3,
    output supply1 _id_4,
    output tri0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wor id_8,
    output wor _id_9,
    input supply1 id_10,
    output tri1 id_11,
    output uwire id_12,
    output wor id_13
);
  logic [id_9 : id_4] id_15 = id_7;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_7,
      id_3,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
