srcscan starts
INFO: analyzing module AXI4_Lite_Slave (VERI-9002)
INFO: analyzing module AXIS_MLDSA_Wrapper (VERI-9002)
INFO: analyzing module Address_generate (VERI-9002)
INFO: analyzing module BU (VERI-9002)
INFO: analyzing module CONTR (VERI-9002)
INFO: analyzing module CoeffFromHalfByte (VERI-9002)
INFO: analyzing module Controller (VERI-9002)
INFO: analyzing module Data_Mem (VERI-9002)
INFO: analyzing module Data_Path (VERI-9002)
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP4/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/Data_Path.v(2687): INFO: undeclared symbol 'sha_reset', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module Decoder (VERI-9002)
INFO: analyzing module Decomposer (VERI-9002)
INFO: analyzing module Encoder (VERI-9002)
INFO: analyzing module ExpandA (VERI-9002)
INFO: analyzing module ExpandMASK (VERI-9002)
INFO: analyzing module ExpandS (VERI-9002)
INFO: analyzing module F_Permutation (VERI-9002)
INFO: analyzing module Keccak (VERI-9002)
INFO: analyzing module Keccak_Ctrl (VERI-9002)
INFO: analyzing module MLDSA (VERI-9002)
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP4/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v(127): INFO: undeclared symbol 'sha_out_ready', assumed default net type 'wire' (VERI-2561)
C:/Users/USER/Desktop/ML_DSA_syn_new/IMP4/MLDSA/MLDSA.srcs/sources_1/imports/MLDSA/MLDSA.v(139): INFO: undeclared symbol 'NTT_mode', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module Modular_Reduction (VERI-9002)
INFO: analyzing module NTT (VERI-9002)
INFO: analyzing module PWM (VERI-9002)
INFO: analyzing module Padder (VERI-9002)
INFO: analyzing module RU (VERI-9002)
INFO: analyzing module SampleInBall (VERI-9002)
INFO: analyzing module Sampler (VERI-9002)
INFO: analyzing module coeff_decomposer (VERI-9002)
INFO: analyzing module decomp_map1 (VERI-9002)
INFO: analyzing module makehint (VERI-9002)
INFO: analyzing module mod_add (VERI-9002)
INFO: analyzing module mod_mul (VERI-9002)
INFO: analyzing module mod_sub (VERI-9002)
INFO: analyzing module padder1 (VERI-9002)
INFO: analyzing module rconst (VERI-9002)
INFO: analyzing module round_A (VERI-9002)
INFO: analyzing module round_B (VERI-9002)
INFO: analyzing module uncenter_coeff (VERI-9002)
INFO: analyzing module usehint (VERI-9002)
INFO: analyzing module zero_strip (VERI-9002)
INFO: analyzing module MLDSA_AXI_Top (VERI-9002)
srcscan exits with return value 0
