{"sha": "0f525c3e59929888046e686ec8375514b5c381f5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MGY1MjVjM2U1OTkyOTg4ODA0NmU2ODZlYzgzNzU1MTRiNWMzODFmNQ==", "commit": {"author": {"name": "Walter Lee", "email": "walt@tilera.com", "date": "2016-11-23T04:33:43Z"}, "committer": {"name": "Walter Lee", "email": "walt@gcc.gnu.org", "date": "2016-11-23T04:33:43Z"}, "message": "TILE-Gx...\n\nTILE-Gx: fixes the zero_extract/sign_extract patterns so that they\nproperly handle the case when pos + size > number of bits in a word.\n\n\t* config/tilegx/tilegx.md (*zero_extract): Use\n\t  define_insn_and_split instead of define_insn; Handle pos +\n\t  size > 64.\n\t  (*sign_extract): Likewise.\n\nFrom-SVN: r242734", "tree": {"sha": "410cb308cfc4126288617deeef8a6e72cf1e25e6", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/410cb308cfc4126288617deeef8a6e72cf1e25e6"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0f525c3e59929888046e686ec8375514b5c381f5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0f525c3e59929888046e686ec8375514b5c381f5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0f525c3e59929888046e686ec8375514b5c381f5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0f525c3e59929888046e686ec8375514b5c381f5/comments", "author": {"login": "walt-tilera", "id": 6602917, "node_id": "MDQ6VXNlcjY2MDI5MTc=", "avatar_url": "https://avatars.githubusercontent.com/u/6602917?v=4", "gravatar_id": "", "url": "https://api.github.com/users/walt-tilera", "html_url": "https://github.com/walt-tilera", "followers_url": "https://api.github.com/users/walt-tilera/followers", "following_url": "https://api.github.com/users/walt-tilera/following{/other_user}", "gists_url": "https://api.github.com/users/walt-tilera/gists{/gist_id}", "starred_url": "https://api.github.com/users/walt-tilera/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/walt-tilera/subscriptions", "organizations_url": "https://api.github.com/users/walt-tilera/orgs", "repos_url": "https://api.github.com/users/walt-tilera/repos", "events_url": "https://api.github.com/users/walt-tilera/events{/privacy}", "received_events_url": "https://api.github.com/users/walt-tilera/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "3135d8fe8a2ac2a88c9681494c6f1ea68d3ae614", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3135d8fe8a2ac2a88c9681494c6f1ea68d3ae614", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3135d8fe8a2ac2a88c9681494c6f1ea68d3ae614"}], "stats": {"total": 35, "additions": 33, "deletions": 2}, "files": [{"sha": "a7a776e70e17f852ea669397b9ac240bc719def7", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0f525c3e59929888046e686ec8375514b5c381f5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0f525c3e59929888046e686ec8375514b5c381f5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0f525c3e59929888046e686ec8375514b5c381f5", "patch": "@@ -1,3 +1,10 @@\n+2016-11-22  Walter Lee  <walt@tilera.com>\n+\n+\t* config/tilegx/tilegx.md (*zero_extract): Use\n+\tdefine_insn_and_split instead of define_insn; Handle pos + size >\n+\t64.\n+\t(*sign_extract): Likewise.\n+\n 2016-11-22  Marek Polacek  <polacek@redhat.com>\n \n \tPR tree-optimization/78455"}, {"sha": "3ad5a873b1f7d0abd3b1ef3c69ecffd139553453", "filename": "gcc/config/tilegx/tilegx.md", "status": "modified", "additions": 26, "deletions": 2, "changes": 28, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0f525c3e59929888046e686ec8375514b5c381f5/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0f525c3e59929888046e686ec8375514b5c381f5/gcc%2Fconfig%2Ftilegx%2Ftilegx.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Ftilegx%2Ftilegx.md?ref=0f525c3e59929888046e686ec8375514b5c381f5", "patch": "@@ -1237,14 +1237,26 @@\n   \"ld<four_s_if_si>_tls\\t%0, %1, tls_ie_load(%2)\"\n   [(set_attr \"type\" \"X1_2cycle\")])\n \n-(define_insn \"*zero_extract<mode>\"\n+(define_insn_and_split \"*zero_extract<mode>\"\n   [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")\n \t(zero_extract:I48MODE\n          (match_operand:I48MODE 1 \"reg_or_0_operand\" \"r\")\n          (match_operand:I48MODE 2 \"u6bit_cint_operand\" \"n\")\n          (match_operand:I48MODE 3 \"u6bit_cint_operand\" \"n\")))]\n   \"\"\n   \"bfextu\\t%0, %r1, %3, %3+%2-1\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0) (zero_extract:I48MODE\n+                       (match_dup 1)\n+                       (match_dup 2)\n+                       (match_dup 3)))]\n+{\n+  HOST_WIDE_INT bit_width = INTVAL (operands[2]);\n+  HOST_WIDE_INT bit_offset = INTVAL (operands[3]);\n+\n+  if (bit_offset + bit_width > 64)\n+    operands[2] = GEN_INT (64 - bit_offset);\n+}\n   [(set_attr \"type\" \"X0\")])\n \n (define_insn \"*sign_extract_low32\"\n@@ -1256,14 +1268,26 @@\n   \"INTVAL (operands[3]) == 0 && INTVAL (operands[2]) == 32\"\n   \"addxi\\t%0, %r1, 0\")\n \n-(define_insn \"*sign_extract\"\n+(define_insn_and_split \"*sign_extract\"\n   [(set (match_operand:I48MODE 0 \"register_operand\" \"=r\")\n \t(sign_extract:I48MODE\n          (match_operand:I48MODE 1 \"reg_or_0_operand\" \"r\")\n          (match_operand:I48MODE 2 \"u6bit_cint_operand\" \"n\")\n          (match_operand:I48MODE 3 \"u6bit_cint_operand\" \"n\")))]\n   \"\"\n   \"bfexts\\t%0, %r1, %3, %3+%2-1\"\n+  \"&& reload_completed\"\n+  [(set (match_dup 0) (sign_extract:I48MODE\n+                       (match_dup 1)\n+                       (match_dup 2)\n+                       (match_dup 3)))]\n+{\n+  HOST_WIDE_INT bit_width = INTVAL (operands[2]);\n+  HOST_WIDE_INT bit_offset = INTVAL (operands[3]);\n+\n+  if (bit_offset + bit_width > 64)\n+    operands[2] = GEN_INT (64 - bit_offset);\n+}\n   [(set_attr \"type\" \"X0\")])\n \n \f"}]}