
*** Running vivado
    with args -log Main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp' for cell 'Prog_Mem'
INFO: [Project 1-454] Reading design checkpoint '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.dcp' for cell 'data_Mem'
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/constrs_1/imports/Lab-6 initial/lab8usb.xdc]
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/constrs_1/imports/Lab-6 initial/lab8usb.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_1_1/dist_mem_gen_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 32 instances

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1426.266 ; gain = 89.031 ; free physical = 576 ; free virtual = 14062
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1cddca269

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16559e6c5

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 218 ; free virtual = 13721

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 64 cells.
Phase 2 Constant propagation | Checksum: 1cc68bab5

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 217 ; free virtual = 13721

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 285 unconnected nets.
INFO: [Opt 31-11] Eliminated 104 unconnected cells.
Phase 3 Sweep | Checksum: 1ea2f4477

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 217 ; free virtual = 13721

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1ea2f4477

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 217 ; free virtual = 13721

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 217 ; free virtual = 13721
Ending Logic Optimization Task | Checksum: 1ea2f4477

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 217 ; free virtual = 13721

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ea2f4477

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1853.695 ; gain = 0.000 ; free physical = 217 ; free virtual = 13721
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1853.695 ; gain = 516.461 ; free physical = 217 ; free virtual = 13721
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1877.707 ; gain = 0.000 ; free physical = 215 ; free virtual = 13720
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/Main_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/Main_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.727 ; gain = 0.000 ; free physical = 182 ; free virtual = 13686
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.727 ; gain = 0.000 ; free physical = 181 ; free virtual = 13686

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11f2f3c57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1921.711 ; gain = 3.984 ; free physical = 175 ; free virtual = 13685

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 171c67900

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.754 ; gain = 43.027 ; free physical = 164 ; free virtual = 13677

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 171c67900

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.754 ; gain = 43.027 ; free physical = 163 ; free virtual = 13677
Phase 1 Placer Initialization | Checksum: 171c67900

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1960.754 ; gain = 43.027 ; free physical = 163 ; free virtual = 13677

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16469f881

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 158 ; free virtual = 13674

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16469f881

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 158 ; free virtual = 13674

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1241f4c19

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 158 ; free virtual = 13674

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1531ca2a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 158 ; free virtual = 13674

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1531ca2a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 158 ; free virtual = 13674

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 195eced33

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 158 ; free virtual = 13674

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24cedc4bb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 157 ; free virtual = 13674

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 217fda8c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 157 ; free virtual = 13674

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 217fda8c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 157 ; free virtual = 13674
Phase 3 Detail Placement | Checksum: 217fda8c9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 157 ; free virtual = 13674

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.523. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 231ac1480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674
Phase 4.1 Post Commit Optimization | Checksum: 231ac1480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 231ac1480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 231ac1480

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a5acf864

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a5acf864

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674
Ending Placer Task | Checksum: 107d5b1f5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.781 ; gain = 99.055 ; free physical = 156 ; free virtual = 13674
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2016.781 ; gain = 0.000 ; free physical = 153 ; free virtual = 13674
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/Main_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2016.781 ; gain = 0.000 ; free physical = 151 ; free virtual = 13669
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2016.781 ; gain = 0.000 ; free physical = 151 ; free virtual = 13669
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2016.781 ; gain = 0.000 ; free physical = 150 ; free virtual = 13669
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c3ff63a9 ConstDB: 0 ShapeSum: 43d64e4c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 089b87e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 113 ; free virtual = 13543

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 089b87e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 112 ; free virtual = 13543

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 089b87e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 117 ; free virtual = 13523

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 089b87e1

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 126 ; free virtual = 13519
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 166bec953

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 117 ; free virtual = 13511
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.705  | TNS=0.000  | WHS=-0.065 | THS=-0.342 |

Phase 2 Router Initialization | Checksum: 1aa9c332e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 118 ; free virtual = 13512

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20a608d38

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 116 ; free virtual = 13509

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 503
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: a05d60fd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 29272892d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
Phase 4 Rip-up And Reroute | Checksum: 29272892d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 252cef955

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.156  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 252cef955

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 252cef955

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
Phase 5 Delay and Skew Optimization | Checksum: 252cef955

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 204b161d5

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.156  | TNS=0.000  | WHS=0.248  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e82b63dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
Phase 6 Post Hold Fix | Checksum: 1e82b63dd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.877063 %
  Global Horizontal Routing Utilization  = 1.20393 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24afc4d0d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24afc4d0d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 222e95203

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.156  | TNS=0.000  | WHS=0.248  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 222e95203

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:14 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2021.426 ; gain = 4.645 ; free physical = 115 ; free virtual = 13509
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2021.426 ; gain = 0.000 ; free physical = 111 ; free virtual = 13509
INFO: [Common 17-1381] The checkpoint '/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/Main_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/Main_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/Main_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file Main_power_routed.rpt -pb Main_power_summary_routed.pb -rpx Main_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile Main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[0]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[0]_i_2/O, cell temp_CPU/i_decoded_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[1]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[1]_i_2/O, cell temp_CPU/i_decoded_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[2]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[2]_i_2/O, cell temp_CPU/i_decoded_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[3]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[3]_i_2/O, cell temp_CPU/i_decoded_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][7]_LDC_i_1/O, cell temp_CPU/rf_reg[15][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][8]_LDC_i_1/O, cell temp_CPU/rf_reg[15][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][9]_LDC_i_1/O, cell temp_CPU/rf_reg[15][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13839360 bits.
Writing bitstream ./Main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2347.125 ; gain = 206.617 ; free physical = 150 ; free virtual = 13145
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Main.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 16:58:56 2019...

*** Running vivado
    with args -log Main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace


*** Running vivado
    with args -log Main.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Main.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: open_checkpoint Main_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 987.910 ; gain = 0.000 ; free physical = 996 ; free virtual = 14214
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/.Xil/Vivado-1471-indus/dcp/Main.xdc]
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/.Xil/Vivado-1471-indus/dcp/Main.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1271.688 ; gain = 1.000 ; free physical = 581 ; free virtual = 13837
Restored from archive | CPU: 0.120000 secs | Memory: 2.435837 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1271.688 ; gain = 1.000 ; free physical = 581 ; free virtual = 13837
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
open_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1271.688 ; gain = 283.777 ; free physical = 585 ; free virtual = 13836
Command: write_bitstream -force -no_partial_bitfile Main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[0]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[0]_i_2/O, cell temp_CPU/i_decoded_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[1]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[1]_i_2/O, cell temp_CPU/i_decoded_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[2]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[2]_i_2/O, cell temp_CPU/i_decoded_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[3]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[3]_i_2/O, cell temp_CPU/i_decoded_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][7]_LDC_i_1/O, cell temp_CPU/rf_reg[15][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][8]_LDC_i_1/O, cell temp_CPU/rf_reg[15][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][9]_LDC_i_1/O, cell temp_CPU/rf_reg[15][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: open_checkpoint Main_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 987.910 ; gain = 0.000 ; free physical = 497 ; free virtual = 13749
Loading data files...
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Main' is not ideal for floorplanning, since the cellview 'CPU' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/.Xil/Vivado-1563-indus/dcp/Main.xdc]
Finished Parsing XDC File [/home/dual/cs5170417/Desktop/Lab-6/Lab-6.runs/impl_1/.Xil/Vivado-1563-indus/dcp/Main.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1271.688 ; gain = 1.000 ; free physical = 108 ; free virtual = 13238
Restored from archive | CPU: 0.110000 secs | Memory: 2.435837 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1271.688 ; gain = 1.000 ; free physical = 108 ; free virtual = 13238
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1756540
Command: write_bitstream -force -no_partial_bitfile Main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[0]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[0]_i_2/O, cell temp_CPU/i_decoded_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[1]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[1]_i_2/O, cell temp_CPU/i_decoded_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[2]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[2]_i_2/O, cell temp_CPU/i_decoded_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/i_decoded_reg[3]_i_2_n_1 is a gated clock net sourced by a combinational pin temp_CPU/i_decoded_reg[3]_i_2/O, cell temp_CPU/i_decoded_reg[3]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][7]_LDC_i_1/O, cell temp_CPU/rf_reg[15][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][8]_LDC_i_1/O, cell temp_CPU/rf_reg[15][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC 23-20] Rule violation (PDRC-153) Gated clock check - Net temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 is a gated clock net sourced by a combinational pin temp_CPU/rf_reg[15][9]_LDC_i_1/O, cell temp_CPU/rf_reg[15][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Creating bitstream...
Bitstream compression saved 13839360 bits.
Writing bitstream ./Main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 13839360 bits.
Writing bitstream ./Main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
14 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1672.344 ; gain = 400.656 ; free physical = 149 ; free virtual = 12810
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.344 ; gain = 400.656 ; free physical = 149 ; free virtual = 12810
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Main.hwdef
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file Main.hwdef
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 17:03:25 2019...
INFO: [Common 17-206] Exiting Vivado at Tue Feb 19 17:03:25 2019...
