

================================================================
== Vivado HLS Report for 'systolic_array_Loop_1'
================================================================
* Date:           Sat Aug 19 05:54:26 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770| 7.700 us | 7.700 us |  770|  770|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_drain  |      768|      768|         2|          1|          1|   768|    yes   |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_11_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2362, i32 0, i32 0, [1 x i8]* @p_str2363, [1 x i8]* @p_str2364, [1 x i8]* @p_str2365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2366, [1 x i8]* @p_str2367)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_10_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2271, i32 0, i32 0, [1 x i8]* @p_str2272, [1 x i8]* @p_str2273, [1 x i8]* @p_str2274, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2275, [1 x i8]* @p_str2276)"   --->   Operation 6 'specinterface' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_9_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2180, i32 0, i32 0, [1 x i8]* @p_str2181, [1 x i8]* @p_str2182, [1 x i8]* @p_str2183, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2184, [1 x i8]* @p_str2185)"   --->   Operation 7 'specinterface' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_8_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2089, i32 0, i32 0, [1 x i8]* @p_str2090, [1 x i8]* @p_str2091, [1 x i8]* @p_str2092, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2093, [1 x i8]* @p_str2094)"   --->   Operation 8 'specinterface' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_7_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1998, i32 0, i32 0, [1 x i8]* @p_str1999, [1 x i8]* @p_str2000, [1 x i8]* @p_str2001, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2002, [1 x i8]* @p_str2003)"   --->   Operation 9 'specinterface' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_6_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1907, i32 0, i32 0, [1 x i8]* @p_str1908, [1 x i8]* @p_str1909, [1 x i8]* @p_str1910, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1911, [1 x i8]* @p_str1912)"   --->   Operation 10 'specinterface' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_5_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1816, i32 0, i32 0, [1 x i8]* @p_str1817, [1 x i8]* @p_str1818, [1 x i8]* @p_str1819, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1820, [1 x i8]* @p_str1821)"   --->   Operation 11 'specinterface' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_4_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1725, i32 0, i32 0, [1 x i8]* @p_str1726, [1 x i8]* @p_str1727, [1 x i8]* @p_str1728, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1729, [1 x i8]* @p_str1730)"   --->   Operation 12 'specinterface' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_3_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1634, i32 0, i32 0, [1 x i8]* @p_str1635, [1 x i8]* @p_str1636, [1 x i8]* @p_str1637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1638, [1 x i8]* @p_str1639)"   --->   Operation 13 'specinterface' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_2_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1543, i32 0, i32 0, [1 x i8]* @p_str1544, [1 x i8]* @p_str1545, [1 x i8]* @p_str1546, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1547, [1 x i8]* @p_str1548)"   --->   Operation 14 'specinterface' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_1_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1452, i32 0, i32 0, [1 x i8]* @p_str1453, [1 x i8]* @p_str1454, [1 x i8]* @p_str1455, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1456, [1 x i8]* @p_str1457)"   --->   Operation 15 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(float* %B_fifo_0_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1361, i32 0, i32 0, [1 x i8]* @p_str1362, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366)"   --->   Operation 16 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_11_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1270, i32 0, i32 0, [1 x i8]* @p_str1271, [1 x i8]* @p_str1272, [1 x i8]* @p_str1273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275)"   --->   Operation 17 'specinterface' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_10_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1179, i32 0, i32 0, [1 x i8]* @p_str1180, [1 x i8]* @p_str1181, [1 x i8]* @p_str1182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184)"   --->   Operation 18 'specinterface' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_9_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1088, i32 0, i32 0, [1 x i8]* @p_str1089, [1 x i8]* @p_str1090, [1 x i8]* @p_str1091, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1092, [1 x i8]* @p_str1093)"   --->   Operation 19 'specinterface' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_8_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str997, i32 0, i32 0, [1 x i8]* @p_str998, [1 x i8]* @p_str999, [1 x i8]* @p_str1000, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1001, [1 x i8]* @p_str1002)"   --->   Operation 20 'specinterface' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_7_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str906, i32 0, i32 0, [1 x i8]* @p_str907, [1 x i8]* @p_str908, [1 x i8]* @p_str909, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str910, [1 x i8]* @p_str911)"   --->   Operation 21 'specinterface' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_6_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str815, i32 0, i32 0, [1 x i8]* @p_str816, [1 x i8]* @p_str817, [1 x i8]* @p_str818, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str819, [1 x i8]* @p_str820)"   --->   Operation 22 'specinterface' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_5_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str724, i32 0, i32 0, [1 x i8]* @p_str725, [1 x i8]* @p_str726, [1 x i8]* @p_str727, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str728, [1 x i8]* @p_str729)"   --->   Operation 23 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_4_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str633, i32 0, i32 0, [1 x i8]* @p_str634, [1 x i8]* @p_str635, [1 x i8]* @p_str636, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str637, [1 x i8]* @p_str638)"   --->   Operation 24 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_3_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str541, i32 0, i32 0, [1 x i8]* @p_str542, [1 x i8]* @p_str543, [1 x i8]* @p_str544, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str545, [1 x i8]* @p_str546)"   --->   Operation 25 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_2_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str450, i32 0, i32 0, [1 x i8]* @p_str451, [1 x i8]* @p_str452, [1 x i8]* @p_str453, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str454, [1 x i8]* @p_str455)"   --->   Operation 26 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_1_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str359, i32 0, i32 0, [1 x i8]* @p_str360, [1 x i8]* @p_str361, [1 x i8]* @p_str362, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str363, [1 x i8]* @p_str364)"   --->   Operation 27 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecInterface(float* %A_fifo_0_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str267, i32 0, i32 0, [1 x i8]* @p_str268, [1 x i8]* @p_str269, [1 x i8]* @p_str270, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str271, [1 x i8]* @p_str272)"   --->   Operation 28 'specinterface' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader17" [systolic_array.cpp:47]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%k10_0 = phi i10 [ %k, %data_drain ], [ 0, %newFuncRoot ]"   --->   Operation 30 'phi' 'k10_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.77ns)   --->   "%icmp_ln47 = icmp eq i10 %k10_0, -256" [systolic_array.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 32 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%k = add i10 %k10_0, 1" [systolic_array.cpp:47]   --->   Operation 33 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln47, label %.exitStub, label %data_drain" [systolic_array.cpp:47]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.63>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [systolic_array.cpp:47]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)" [systolic_array.cpp:47]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [systolic_array.cpp:48]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (3.63ns)   --->   "%empty_30 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_0_12)" [systolic_array.cpp:50]   --->   Operation 38 'read' 'empty_30' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 39 [1/1] (3.63ns)   --->   "%empty_31 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_1_12)" [systolic_array.cpp:50]   --->   Operation 39 'read' 'empty_31' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (3.63ns)   --->   "%empty_32 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_2_12)" [systolic_array.cpp:50]   --->   Operation 40 'read' 'empty_32' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 41 [1/1] (3.63ns)   --->   "%empty_33 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_3_12)" [systolic_array.cpp:50]   --->   Operation 41 'read' 'empty_33' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (3.63ns)   --->   "%empty_34 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_4_12)" [systolic_array.cpp:50]   --->   Operation 42 'read' 'empty_34' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 43 [1/1] (3.63ns)   --->   "%empty_35 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_5_12)" [systolic_array.cpp:50]   --->   Operation 43 'read' 'empty_35' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 44 [1/1] (3.63ns)   --->   "%empty_36 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_6_12)" [systolic_array.cpp:50]   --->   Operation 44 'read' 'empty_36' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (3.63ns)   --->   "%empty_37 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_7_12)" [systolic_array.cpp:50]   --->   Operation 45 'read' 'empty_37' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 46 [1/1] (3.63ns)   --->   "%empty_38 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_8_12)" [systolic_array.cpp:50]   --->   Operation 46 'read' 'empty_38' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (3.63ns)   --->   "%empty_39 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_9_12)" [systolic_array.cpp:50]   --->   Operation 47 'read' 'empty_39' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 48 [1/1] (3.63ns)   --->   "%empty_40 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_10_12)" [systolic_array.cpp:50]   --->   Operation 48 'read' 'empty_40' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 49 [1/1] (3.63ns)   --->   "%empty_41 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %A_fifo_11_12)" [systolic_array.cpp:50]   --->   Operation 49 'read' 'empty_41' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 50 [1/1] (3.63ns)   --->   "%empty_42 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_0_12)" [systolic_array.cpp:53]   --->   Operation 50 'read' 'empty_42' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (3.63ns)   --->   "%empty_43 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_1_12)" [systolic_array.cpp:53]   --->   Operation 51 'read' 'empty_43' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (3.63ns)   --->   "%empty_44 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_2_12)" [systolic_array.cpp:53]   --->   Operation 52 'read' 'empty_44' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 53 [1/1] (3.63ns)   --->   "%empty_45 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_3_12)" [systolic_array.cpp:53]   --->   Operation 53 'read' 'empty_45' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (3.63ns)   --->   "%empty_46 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_4_12)" [systolic_array.cpp:53]   --->   Operation 54 'read' 'empty_46' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 55 [1/1] (3.63ns)   --->   "%empty_47 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_5_12)" [systolic_array.cpp:53]   --->   Operation 55 'read' 'empty_47' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/1] (3.63ns)   --->   "%empty_48 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_6_12)" [systolic_array.cpp:53]   --->   Operation 56 'read' 'empty_48' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 57 [1/1] (3.63ns)   --->   "%empty_49 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_7_12)" [systolic_array.cpp:53]   --->   Operation 57 'read' 'empty_49' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/1] (3.63ns)   --->   "%empty_50 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_8_12)" [systolic_array.cpp:53]   --->   Operation 58 'read' 'empty_50' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (3.63ns)   --->   "%empty_51 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_9_12)" [systolic_array.cpp:53]   --->   Operation 59 'read' 'empty_51' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/1] (3.63ns)   --->   "%empty_52 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_10_12)" [systolic_array.cpp:53]   --->   Operation 60 'read' 'empty_52' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "%empty_53 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %B_fifo_11_12)" [systolic_array.cpp:53]   --->   Operation 61 'read' 'empty_53' <Predicate = (!icmp_ln47)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_s)" [systolic_array.cpp:55]   --->   Operation 62 'specregionend' 'empty_54' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader17" [systolic_array.cpp:47]   --->   Operation 63 'br' <Predicate = (!icmp_ln47)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('k') with incoming values : ('k', systolic_array.cpp:47) [51]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', systolic_array.cpp:47) [51]  (0 ns)
	'icmp' operation ('icmp_ln47', systolic_array.cpp:47) [52]  (1.77 ns)

 <State 3>: 3.63ns
The critical path consists of the following:
	fifo read on port 'A_fifo_0_12' (systolic_array.cpp:50) [60]  (3.63 ns)

 <State 4>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
