Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 14:25:29 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            3 |
|      5 |            2 |
|      6 |            1 |
|      8 |            7 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              90 |           32 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |              11 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |                                Enable Signal                               |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Skinny_DUT/FSM_sequential_current_state_reg[2]_CE_cooolgate_en_sig_8       |                                               |                1 |              1 |
|  clk_IBUF_BUFG | Skinny_DUT/FSM_sequential_current_state_reg[1]_CE_cooolgate_en_sig_7       |                                               |                1 |              1 |
|  clk_IBUF_BUFG |                                                                            |                                               |                3 |              4 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[40]                                |                                               |                4 |              4 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TK1_REG/temp_reg_reg[60]_CE_cooolgate_en_sig_6             |                                               |                2 |              4 |
|  clk_IBUF_BUFG | INST_CNT/ce                                                                | INST_CNT/cnt_internal_value[4]_i_3__0_n_0     |                2 |              5 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[0]_CE_cooolgate_en_sig_4 | Skinny_DUT/INST_SKINNY_CNT/rst_CNT_buf        |                1 |              5 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_LFSR/lfsr_internal[5]_i_2_n_0                              | Skinny_DUT/INST_LFSR/lfsr_internal[5]_i_1_n_0 |                2 |              6 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable4_buf                                  |                                               |                2 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[40]_0                              |                                               |                3 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/state                                           |                                               |                2 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf                                  |                                               |                2 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable1_buf                                  |                                               |                2 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable3_buf                                  |                                               |                2 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/state_0                                         |                                               |                2 |              8 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TK1_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_1             |                                               |                8 |             24 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TK2_REG/temp_reg_reg[32]_CE_cooolgate_en_sig_2             |                                               |                7 |             24 |
+----------------+----------------------------------------------------------------------------+-----------------------------------------------+------------------+----------------+


