{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588910985693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588910985709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 21:09:45 2020 " "Processing started: Thu May 07 21:09:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588910985709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910985709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switch_calc -c switch_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off switch_calc -c switch_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910985709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588910986764 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588910986764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file calc_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_fsm " "Found entity 1: calc_fsm" {  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910997082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_calc_top.v 1 1 " "Found 1 design units, including 1 entities, in source file switch_calc_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_calc " "Found entity 1: switch_calc" {  } { { "switch_calc_top.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910997087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_calc.v(31) " "Verilog HDL information at input_calc.v(31): always construct contains both blocking and non-blocking assignments" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 31 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588910997091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file input_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_calc " "Found entity 1: input_calc" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910997092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/segment_display.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/segment_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_display " "Found entity 1: segment_display" {  } { { "output_files/segment_display.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/segment_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910997094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clock_divider.v(20) " "Verilog HDL information at clock_divider.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "clock_divider.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/clock_divider.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588910997094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910997095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock_out_50ms switch_calc_top.v(35) " "Verilog HDL Implicit Net warning at switch_calc_top.v(35): created implicit net for \"clock_out_50ms\"" {  } { { "switch_calc_top.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910997097 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switch_calc " "Elaborating entity \"switch_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588910997379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_calc input_calc:i1 " "Elaborating entity \"input_calc\" for hierarchy \"input_calc:i1\"" {  } { { "switch_calc_top.v" "i1" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910997391 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 input_calc.v(41) " "Verilog HDL assignment warning at input_calc.v(41): truncated value with size 32 to match size of target (3)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sof_reset input_calc.v(50) " "Verilog HDL Always Construct warning at input_calc.v(50): variable \"sof_reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state input_calc.v(60) " "Verilog HDL Always Construct warning at input_calc.v(60): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 input_calc.v(96) " "Verilog HDL Always Construct warning at input_calc.v(96): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 input_calc.v(97) " "Verilog HDL Always Construct warning at input_calc.v(97): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "md_operator input_calc.v(98) " "Verilog HDL Always Construct warning at input_calc.v(98): variable \"md_operator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result input_calc.v(101) " "Verilog HDL Always Construct warning at input_calc.v(101): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand1 input_calc.v(106) " "Verilog HDL Always Construct warning at input_calc.v(106): variable \"operand1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "operand2 input_calc.v(107) " "Verilog HDL Always Construct warning at input_calc.v(107): variable \"operand2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "md_operator input_calc.v(108) " "Verilog HDL Always Construct warning at input_calc.v(108): variable \"md_operator\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand1 input_calc.v(47) " "Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable \"operand1\", which holds its previous value in one or more paths through the always construct" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588910997395 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand2 input_calc.v(47) " "Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable \"operand2\", which holds its previous value in one or more paths through the always construct" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "md_operator input_calc.v(47) " "Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable \"md_operator\", which holds its previous value in one or more paths through the always construct" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "show_res input_calc.v(47) " "Verilog HDL Always Construct warning at input_calc.v(47): inferring latch(es) for variable \"show_res\", which holds its previous value in one or more paths through the always construct" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_res input_calc.v(60) " "Inferred latch for \"show_res\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "md_operator\[0\] input_calc.v(60) " "Inferred latch for \"md_operator\[0\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "md_operator\[1\] input_calc.v(60) " "Inferred latch for \"md_operator\[1\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "md_operator\[2\] input_calc.v(60) " "Inferred latch for \"md_operator\[2\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand2\[0\] input_calc.v(60) " "Inferred latch for \"operand2\[0\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand2\[1\] input_calc.v(60) " "Inferred latch for \"operand2\[1\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand2\[2\] input_calc.v(60) " "Inferred latch for \"operand2\[2\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand2\[3\] input_calc.v(60) " "Inferred latch for \"operand2\[3\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand1\[0\] input_calc.v(60) " "Inferred latch for \"operand1\[0\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand1\[1\] input_calc.v(60) " "Inferred latch for \"operand1\[1\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand1\[2\] input_calc.v(60) " "Inferred latch for \"operand1\[2\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand1\[3\] input_calc.v(60) " "Inferred latch for \"operand1\[3\]\" at input_calc.v(60)" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910997396 "|switch_calc|input_calc:i1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calc_fsm calc_fsm:f1 " "Elaborating entity \"calc_fsm\" for hierarchy \"calc_fsm:f1\"" {  } { { "switch_calc_top.v" "f1" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910997398 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calc_fsm.v(62) " "Verilog HDL assignment warning at calc_fsm.v(62): truncated value with size 32 to match size of target (8)" {  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588910997400 "|switch_calc|calc_fsm:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_display segment_display:s1 " "Elaborating entity \"segment_display\" for hierarchy \"segment_display:s1\"" {  } { { "switch_calc_top.v" "s1" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910997401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:c1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:c1\"" {  } { { "switch_calc_top.v" "c1" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910997403 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calc_fsm:f1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calc_fsm:f1\|Mod0\"" {  } { { "calc_fsm.v" "Mod0" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588910997957 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calc_fsm:f1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calc_fsm:f1\|Mult0\"" {  } { { "calc_fsm.v" "Mult0" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588910997957 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "calc_fsm:f1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"calc_fsm:f1\|Div0\"" {  } { { "calc_fsm.v" "Div0" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588910997957 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "calc_fsm:f1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"calc_fsm:f1\|Mult1\"" {  } { { "calc_fsm.v" "Mult1" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588910997957 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588910997957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_fsm:f1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"calc_fsm:f1\|lpm_divide:Mod0\"" {  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910998105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_fsm:f1\|lpm_divide:Mod0 " "Instantiated megafunction \"calc_fsm:f1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998105 ""}  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588910998105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/lpm_divide_8kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_fsm:f1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"calc_fsm:f1\|lpm_mult:Mult0\"" {  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910998455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_fsm:f1\|lpm_mult:Mult0 " "Instantiated megafunction \"calc_fsm:f1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998456 ""}  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588910998456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9js.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9js.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9js " "Found entity 1: mult_9js" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_fsm:f1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"calc_fsm:f1\|lpm_divide:Div0\"" {  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910998545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_fsm:f1\|lpm_divide:Div0 " "Instantiated megafunction \"calc_fsm:f1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998545 ""}  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588910998545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5sl " "Found entity 1: lpm_divide_5sl" {  } { { "db/lpm_divide_5sl.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/lpm_divide_5sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588910998591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910998591 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "calc_fsm:f1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"calc_fsm:f1\|lpm_mult:Mult1\"" {  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588910998626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "calc_fsm:f1\|lpm_mult:Mult1 " "Instantiated megafunction \"calc_fsm:f1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588910998626 ""}  } { { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588910998626 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calc_fsm:f1\|lpm_mult:Mult1\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"calc_fsm:f1\|lpm_mult:Mult1\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 51 -1 0 } } { "switch_calc_top.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588910998658 "|switch_calc|calc_fsm:f1|lpm_mult:Mult1|mult_9js:auto_generated|le5a[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "calc_fsm:f1\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\] " "Synthesized away node \"calc_fsm:f1\|lpm_mult:Mult0\|mult_9js:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_9js.tdf" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/db/mult_9js.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "calc_fsm.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/calc_fsm.v" 36 -1 0 } } { "switch_calc_top.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 31 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588910998658 "|switch_calc|calc_fsm:f1|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588910998658 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588910998658 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "94 " "Ignored 94 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "8 " "Ignored 8 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1588910998837 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "86 " "Ignored 86 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1588910998837 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1588910998837 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_calc:i1\|operand2\[0\] " "Latch input_calc:i1\|operand2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_calc:i1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal input_calc:i1\|state\[1\]" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588910998839 ""}  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588910998839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_calc:i1\|operand2\[1\] " "Latch input_calc:i1\|operand2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_calc:i1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal input_calc:i1\|state\[1\]" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588910998839 ""}  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588910998839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_calc:i1\|operand2\[3\] " "Latch input_calc:i1\|operand2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_calc:i1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal input_calc:i1\|state\[1\]" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588910998839 ""}  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588910998839 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "input_calc:i1\|operand2\[2\] " "Latch input_calc:i1\|operand2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA input_calc:i1\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal input_calc:i1\|state\[1\]" {  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588910998840 ""}  } { { "input_calc.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/input_calc.v" 60 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588910998840 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_seg\[14\] VCC " "Pin \"display_seg\[14\]\" is stuck at VCC" {  } { { "switch_calc_top.v" "" { Text "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/switch_calc_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588910998939 "|switch_calc|display_seg[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588910998939 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588910999021 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/switch_calc.map.smsg " "Generated suppressed messages file C:/Users/soumy/Downloads/switch_calc_v1/switch_calc/output_files/switch_calc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588910999690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588911000007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588911000007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "320 " "Implemented 320 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588911000261 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588911000261 ""} { "Info" "ICUT_CUT_TM_LCELLS" "262 " "Implemented 262 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588911000261 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588911000261 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588911000310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 21:10:00 2020 " "Processing ended: Thu May 07 21:10:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588911000310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588911000310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588911000310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588911000310 ""}
