// Seed: 1717007005
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  inout id_1;
  type_2(
      1'b0, 1
  );
  assign id_1 = 1'b0;
  always @(posedge id_2 or posedge 1);
  assign id_1 = id_1;
endmodule
