<stg><name>conv_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1</name>


<trans_list>

<trans id="122" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="68" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %tmp_data_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:4 %zext_ln239_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln239

]]></Node>
<StgValue><ssdm name="zext_ln239_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:5 %zext_ln276_read = read i37 @_ssdm_op_Read.ap_auto.i37, i37 %zext_ln276

]]></Node>
<StgValue><ssdm name="zext_ln276_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="68" op_0_bw="37">
<![CDATA[
newFuncRoot:6 %zext_ln276_cast = sext i37 %zext_ln276_read

]]></Node>
<StgValue><ssdm name="zext_ln276_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="30">
<![CDATA[
newFuncRoot:7 %zext_ln239_cast = sext i30 %zext_ln239_read

]]></Node>
<StgValue><ssdm name="zext_ln239_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %zext_ln239_cast_cast = zext i32 %zext_ln239_cast

]]></Node>
<StgValue><ssdm name="zext_ln239_cast_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="0">
<![CDATA[
newFuncRoot:9 %specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 0, i1 %strm_in_V_last_V, i1 0, i1 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %strm_in_V_last_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_strb_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %strm_in_V_keep_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %strm_in_V_data_V, void @empty_15, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="68" op_1_bw="68">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i68 0, i68 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i64 0, i64 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i5 0, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln0 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="68" op_0_bw="68" op_1_bw="0">
<![CDATA[
for.body5.i:0 %indvar_flatten_load = load i68 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.body5.i:1 %icmp_ln239 = icmp_eq  i68 %indvar_flatten_load, i68 %zext_ln276_cast

]]></Node>
<StgValue><ssdm name="icmp_ln239"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="68" op_0_bw="68" op_1_bw="68">
<![CDATA[
for.body5.i:2 %add_ln239 = add i68 %indvar_flatten_load, i68 1

]]></Node>
<StgValue><ssdm name="add_ln239"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body5.i:3 %br_ln239 = br i1 %icmp_ln239, void %for.inc16.i, void %for.body.i2947.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc16.i:0 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc16.i:1 %i_1_load = load i64 %i_1

]]></Node>
<StgValue><ssdm name="i_1_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadBiasStreamsLOOP_VITIS_LOOP_240_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc16.i:3 %icmp_ln240 = icmp_eq  i5 %j_load, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln240"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc16.i:4 %select_ln232 = select i1 %icmp_ln240, i5 0, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln232"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc16.i:5 %add_ln239_1 = add i64 %i_1_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln239_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc16.i:6 %cmp6_i2921_mid1 = icmp_ult  i64 %add_ln239_1, i64 %zext_ln239_cast_cast

]]></Node>
<StgValue><ssdm name="cmp6_i2921_mid1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc16.i:7 %cmp6_i29211305 = icmp_ult  i64 %i_1_load, i64 %zext_ln239_cast_cast

]]></Node>
<StgValue><ssdm name="cmp6_i29211305"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc16.i:8 %select_ln232_1 = select i1 %icmp_ln240, i1 %cmp6_i2921_mid1, i1 %cmp6_i29211305

]]></Node>
<StgValue><ssdm name="select_ln232_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc16.i:9 %select_ln239 = select i1 %icmp_ln240, i64 %add_ln239_1, i64 %i_1_load

]]></Node>
<StgValue><ssdm name="select_ln239"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc16.i:10 %specpipeline_ln241 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17

]]></Node>
<StgValue><ssdm name="specpipeline_ln241"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc16.i:11 %specloopname_ln232 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln232"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc16.i:12 %br_ln242 = br i1 %select_ln232_1, void %for.inc.i, void %if.then.i2923

]]></Node>
<StgValue><ssdm name="br_ln242"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
if.then.i2923:0 %icmp_ln243 = icmp_eq  i5 %select_ln232, i5 0

]]></Node>
<StgValue><ssdm name="icmp_ln243"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i2923:1 %br_ln243 = br i1 %icmp_ln243, void %if.end.i2927, void %if.then8.i2924

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="161" op_0_bw="161" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="1">
<![CDATA[
if.then8.i2924:0 %empty = read i161 @_ssdm_op_Read.axis.volatile.i128P0A.i16P0A.i16P0A.i1P0A, i128 %strm_in_V_data_V, i16 %strm_in_V_keep_V, i16 %strm_in_V_strb_V, i1 %strm_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="161">
<![CDATA[
if.then8.i2924:1 %tmp_data_V_1 = extractvalue i161 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.then8.i2924:2 %store_ln245 = store i128 %tmp_data_V_1, i128 %tmp_data_V

]]></Node>
<StgValue><ssdm name="store_ln245"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="icmp_ln243" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
if.then8.i2924:3 %br_ln245 = br void %if.end.i2927

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="5">
<![CDATA[
if.end.i2927:1 %trunc_ln246 = trunc i5 %select_ln232

]]></Node>
<StgValue><ssdm name="trunc_ln246"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
if.end.i2927:20 %switch_ln246 = switch i4 %trunc_ln246, void %arrayidx.i2989.case.15, i4 0, void %arrayidx.i2989.case.0, i4 1, void %arrayidx.i2989.case.1, i4 2, void %arrayidx.i2989.case.2, i4 3, void %arrayidx.i2989.case.3, i4 4, void %arrayidx.i2989.case.4, i4 5, void %arrayidx.i2989.case.5, i4 6, void %arrayidx.i2989.case.6, i4 7, void %arrayidx.i2989.case.7, i4 8, void %arrayidx.i2989.case.8, i4 9, void %arrayidx.i2989.case.9, i4 10, void %arrayidx.i2989.case.10, i4 11, void %arrayidx.i2989.case.11, i4 12, void %arrayidx.i2989.case.12, i4 13, void %arrayidx.i2989.case.13, i4 14, void %arrayidx.i2989.case.14

]]></Node>
<StgValue><ssdm name="switch_ln246"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.14:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.13:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.12:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.11:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.10:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.9:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.8:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.7:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.6:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.5:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.4:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.3:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.2:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.1:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.0:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
<literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.case.15:2 %br_ln246 = br void %arrayidx.i2989.exit

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:0 %j_1 = add i5 %select_ln232, i5 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="68" op_1_bw="68" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:1 %store_ln240 = store i68 %add_ln239, i68 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:2 %store_ln240 = store i64 %select_ln239, i64 %i_1

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:3 %store_ln240 = store i5 %j_1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln240"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:4 %br_ln240 = br void %for.body5.i

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln239" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
for.body.i2947.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
if.end.i2927:0 %tmp_data_V_3 = load i128 %tmp_data_V

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
if.end.i2927:2 %shl_ln1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln246, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:3 %sub_ln247 = sub i7 120, i7 %shl_ln1

]]></Node>
<StgValue><ssdm name="sub_ln247"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:4 %xor_ln628 = xor i7 %shl_ln1, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln628"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:5 %icmp_ln628 = icmp_ugt  i7 %sub_ln247, i7 %xor_ln628

]]></Node>
<StgValue><ssdm name="icmp_ln628"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i2927:6 %tmp = partselect i128 @llvm.part.select.i128, i128 %tmp_data_V_3, i32 127, i32 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:7 %sub_ln628 = sub i7 %sub_ln247, i7 %xor_ln628

]]></Node>
<StgValue><ssdm name="sub_ln628"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:8 %or_ln628 = or i7 %shl_ln1, i7 7

]]></Node>
<StgValue><ssdm name="or_ln628"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:9 %sub_ln628_1 = sub i7 %xor_ln628, i7 %sub_ln247

]]></Node>
<StgValue><ssdm name="sub_ln628_1"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
if.end.i2927:10 %select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628, i7 %sub_ln628_1

]]></Node>
<StgValue><ssdm name="select_ln628"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end.i2927:11 %select_ln628_1 = select i1 %icmp_ln628, i128 %tmp, i128 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="select_ln628_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
if.end.i2927:12 %select_ln628_2 = select i1 %icmp_ln628, i7 %or_ln628, i7 %sub_ln247

]]></Node>
<StgValue><ssdm name="select_ln628_2"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end.i2927:13 %xor_ln628_1 = xor i7 %select_ln628, i7 127

]]></Node>
<StgValue><ssdm name="xor_ln628_1"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="7">
<![CDATA[
if.end.i2927:14 %zext_ln628 = zext i7 %select_ln628_2

]]></Node>
<StgValue><ssdm name="zext_ln628"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="7">
<![CDATA[
if.end.i2927:15 %zext_ln628_1 = zext i7 %xor_ln628_1

]]></Node>
<StgValue><ssdm name="zext_ln628_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i2927:16 %lshr_ln628 = lshr i128 %select_ln628_1, i128 %zext_ln628

]]></Node>
<StgValue><ssdm name="lshr_ln628"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i2927:17 %lshr_ln628_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_1

]]></Node>
<StgValue><ssdm name="lshr_ln628_1"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i2927:18 %p_Result_s = and i128 %lshr_ln628, i128 %lshr_ln628_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="128">
<![CDATA[
if.end.i2927:19 %trunc_ln358 = trunc i128 %p_Result_s

]]></Node>
<StgValue><ssdm name="trunc_ln358"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.14:0 %bias_V_14_addr = getelementptr i8 %bias_V_14, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_14_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.14:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.13:0 %bias_V_13_addr = getelementptr i8 %bias_V_13, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_13_addr"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.13:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.12:0 %bias_V_12_addr = getelementptr i8 %bias_V_12, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_12_addr"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.12:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.11:0 %bias_V_11_addr = getelementptr i8 %bias_V_11, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_11_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.11:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.10:0 %bias_V_10_addr = getelementptr i8 %bias_V_10, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_10_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.10:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.9:0 %bias_V_9_addr = getelementptr i8 %bias_V_9, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_9_addr"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.9:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.8:0 %bias_V_8_addr = getelementptr i8 %bias_V_8, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_8_addr"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.8:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.7:0 %bias_V_7_addr = getelementptr i8 %bias_V_7, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_7_addr"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.7:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.6:0 %bias_V_6_addr = getelementptr i8 %bias_V_6, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_6_addr"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.6:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.5:0 %bias_V_5_addr = getelementptr i8 %bias_V_5, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_5_addr"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.5:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.4:0 %bias_V_4_addr = getelementptr i8 %bias_V_4, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_4_addr"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.4:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.3:0 %bias_V_3_addr = getelementptr i8 %bias_V_3, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_3_addr"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.3:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.2:0 %bias_V_2_addr = getelementptr i8 %bias_V_2, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_2_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.2:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.1:0 %bias_V_1_addr = getelementptr i8 %bias_V_1, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_1_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.1:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.0:0 %bias_V_addr = getelementptr i8 %bias_V, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.0:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx.i2989.case.15:0 %bias_V_15_addr = getelementptr i8 %bias_V_15, i64 0, i64 %select_ln239

]]></Node>
<StgValue><ssdm name="bias_V_15_addr"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
<literal name="trunc_ln246" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="8" op_1_bw="3">
<![CDATA[
arrayidx.i2989.case.15:1 %store_ln246 = store i8 %trunc_ln358, i3 %bias_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln232_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.i2989.exit:0 %br_ln249 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
