# Pipelined-MIPS-Processor
A 5 staged pipelined MIPS Processor in Verilog with a forwarding unit that resolves data hazards
