Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun May 17 23:47:40 2020
| Host             : buflightdev running 64-bit Ubuntu 16.04.6 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.323        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.587        |
| Device Static (W)        | 0.736        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 95.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.199 |        4 |       --- |             --- |
| CLB Logic                |     0.246 |   141378 |       --- |             --- |
|   LUT as Distributed RAM |     0.142 |     4772 |    144000 |            3.31 |
|   LUT as Logic           |     0.067 |    41725 |    274080 |           15.22 |
|   LUT as Shift Register  |     0.028 |     6429 |    144000 |            4.46 |
|   Register               |     0.008 |    64318 |    548160 |           11.73 |
|   CARRY8                 |    <0.001 |      480 |     34260 |            1.40 |
|   Others                 |     0.000 |     7119 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2108 |    274080 |            0.77 |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.129 |   101363 |       --- |             --- |
| Block RAM                |     0.297 |    662.5 |       912 |           72.64 |
| PS8                      |     2.716 |        1 |       --- |             --- |
| Static Power             |     0.736 |          |           |                 |
|   PS Static              |     0.102 |          |           |                 |
|   PL Static              |     0.634 |          |           |                 |
| Total                    |     4.323 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.212 |       1.000 |      0.212 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.028 |       0.025 |      0.004 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.552 |       1.516 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.319 |       0.312 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.001 |       0.000 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.527 |       0.522 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.525 |       0.491 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO0_500  |       3.300 |     0.008 |       0.008 |      0.001 |
| VCCO_PSIO1_501  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                            | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+
| clk_pl_0                                                                                            | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]            |            10.3 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0 |            50.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                  |     3.587 |
|   dbg_hub                                                                                         |     0.002 |
|     inst                                                                                          |     0.002 |
|       BSCANID.u_xsdbm_id                                                                          |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                                      |     0.002 |
|           U_ICON_INTERFACE                                                                        |     0.001 |
|             U_CMD1                                                                                |    <0.001 |
|             U_CMD2                                                                                |    <0.001 |
|             U_CMD3                                                                                |    <0.001 |
|             U_CMD4                                                                                |    <0.001 |
|             U_CMD5                                                                                |    <0.001 |
|             U_CMD6_RD                                                                             |    <0.001 |
|               U_RD_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gr1.gr1_int.rfwft                                                       |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD6_WR                                                                             |    <0.001 |
|               U_WR_FIFO                                                                           |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                             |    <0.001 |
|                   inst_fifo_gen                                                                   |    <0.001 |
|                     gconvfifo.rf                                                                  |    <0.001 |
|                       grf.rf                                                                      |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                    |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                           gras.rsts                                                               |    <0.001 |
|                           rpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                           gwas.wsts                                                               |    <0.001 |
|                           wpntr                                                                   |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                           gdm.dm_gen.dm                                                           |    <0.001 |
|                             RAM_reg_0_15_0_5                                                      |    <0.001 |
|                             RAM_reg_0_15_6_11                                                     |    <0.001 |
|                         rstblk                                                                    |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                |    <0.001 |
|             U_CMD7_CTL                                                                            |    <0.001 |
|             U_CMD7_STAT                                                                           |    <0.001 |
|             U_STATIC_STATUS                                                                       |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                               |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                          |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                   |    <0.001 |
|             U_RD_ABORT_FLAG                                                                       |    <0.001 |
|             U_RD_REQ_FLAG                                                                         |    <0.001 |
|             U_TIMER                                                                               |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                           |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                      |    <0.001 |
|         CORE_XSDB.U_ICON                                                                          |    <0.001 |
|           U_CMD                                                                                   |    <0.001 |
|           U_STAT                                                                                  |    <0.001 |
|           U_SYNC                                                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                             |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                           |    <0.001 |
|   design_1_i                                                                                      |     3.585 |
|     axi_bram_ctrl_0                                                                               |     0.014 |
|       U0                                                                                          |     0.014 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.014 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.014 |
|             I_RD_CHNL                                                                             |     0.007 |
|               GEN_UA_NARROW.I_UA_NARROW                                                           |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |     0.007 |
|               BID_FIFO                                                                            |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                           |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_bram_ctrl_0_bram                                                                          |     0.184 |
|       U0                                                                                          |     0.184 |
|         inst_blk_mem_gen                                                                          |     0.184 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.184 |
|             valid.cstr                                                                            |     0.184 |
|               has_mux_b.B                                                                         |     0.003 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[100].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[101].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[102].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[103].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[104].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[105].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[106].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[107].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[108].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[109].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[10].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[110].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[111].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[112].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[113].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[114].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[115].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[116].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[117].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[118].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[119].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[11].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[120].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[121].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[122].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[123].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[124].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[125].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[126].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[127].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[128].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[129].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[12].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[130].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[131].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[132].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[133].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[134].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[135].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[136].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[137].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[138].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[139].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[13].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[140].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[141].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[142].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[143].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[144].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[145].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[146].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[147].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[148].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[149].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[14].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[150].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[151].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[152].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[153].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[154].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[155].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[156].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[157].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[158].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[159].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[15].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[160].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[161].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[162].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[163].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[164].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[165].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[166].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[167].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[168].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[169].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[16].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[170].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[171].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[172].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[173].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[174].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[175].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[176].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[177].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[178].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[179].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[17].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[180].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[181].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[182].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[183].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[184].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[185].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[186].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[187].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[188].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[189].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[18].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[190].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[191].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[192].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[193].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[194].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[195].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[196].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[197].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[198].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[199].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[19].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[200].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[201].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[202].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[203].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[204].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[205].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[206].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[207].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[208].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[209].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[20].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[210].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[211].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[212].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[213].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[214].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[215].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[216].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[217].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[218].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[219].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[21].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[220].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[221].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[222].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[223].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[224].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[225].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[226].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[227].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[228].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[229].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[22].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[230].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[231].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[232].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[233].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[234].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[235].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[236].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[237].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[238].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[239].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[23].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[240].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[241].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[242].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[243].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[244].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[245].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[246].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[247].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[248].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[249].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[24].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[250].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[251].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[252].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[253].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[254].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[255].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[256].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[257].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[258].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[259].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[25].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[260].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[261].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[262].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[263].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[264].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[265].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[266].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[267].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[268].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[269].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[26].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[270].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[271].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[272].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[273].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[274].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[275].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[276].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[277].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[278].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[279].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[27].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[280].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[281].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[282].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[283].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[284].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[285].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[286].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[287].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[288].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[289].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[28].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[290].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[291].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[292].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[293].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[294].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[295].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[296].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[297].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[298].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[299].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[29].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[2].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[300].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[301].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[302].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[303].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[304].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[305].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[306].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[307].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[308].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[309].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[30].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[310].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[311].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[312].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[313].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[314].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[315].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[316].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[317].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[318].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[319].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[31].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[320].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[321].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[322].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[323].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[324].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[325].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[326].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[327].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[328].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[329].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[32].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[330].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[331].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[332].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[333].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[334].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[335].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[336].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[337].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[338].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[339].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[33].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[340].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[341].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[342].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[343].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[344].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[345].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[346].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[347].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[348].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[349].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[34].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[350].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[351].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[352].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[353].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[354].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[355].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[356].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[357].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[358].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[359].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[35].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[360].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[361].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[362].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[363].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[364].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[365].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[366].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[367].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[368].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[369].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[36].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[370].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[371].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[372].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[373].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[374].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[375].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[376].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[377].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[378].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[379].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[37].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[380].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[381].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[382].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[383].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[384].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[385].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[386].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[387].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[388].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[389].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[38].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[390].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[391].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[392].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[393].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[394].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[395].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[396].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[397].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[398].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[399].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[39].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[3].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[400].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[401].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[402].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[403].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[404].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[405].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[406].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[407].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[408].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[409].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[40].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[410].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[411].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[412].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[413].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[414].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[415].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[416].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[417].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[418].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[419].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[41].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[420].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[421].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[422].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[423].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[424].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[425].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[426].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[427].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[428].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[429].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[42].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[430].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[431].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[432].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[433].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[434].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[435].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[436].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[437].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[438].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[439].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[43].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[440].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[441].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[442].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[443].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[444].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[445].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[446].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[447].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[448].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[449].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[44].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[450].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[451].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[452].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[453].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[454].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[455].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[456].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[457].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[458].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[459].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[45].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[460].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[461].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[462].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[463].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[464].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[465].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[466].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[467].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[468].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[469].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[46].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[470].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[471].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[472].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[473].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[474].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[475].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[476].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[477].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[478].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[479].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[47].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[480].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[481].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[482].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[483].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[484].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[485].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[486].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[487].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[488].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[489].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[48].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[490].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[491].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[492].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[493].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[494].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[495].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[496].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[497].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[498].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[499].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[49].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[4].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[500].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[501].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[502].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[503].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[504].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[505].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[506].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[507].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[508].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[509].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[50].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[510].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[511].ram.r                                                                  |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[51].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[52].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[53].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[54].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[55].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[56].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[57].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[58].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[59].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[5].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[60].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[61].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[62].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[63].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[64].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[65].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[66].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[67].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[68].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[69].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[6].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[70].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[71].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[72].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[73].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[74].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[75].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[76].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[77].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[78].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[79].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[7].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[80].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[81].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[82].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[83].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[84].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[85].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[86].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[87].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[88].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[89].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[8].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[90].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[91].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[92].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[93].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[94].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[95].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[96].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[97].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[98].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[99].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[9].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     axi_bram_ctrl_1                                                                               |     0.002 |
|       U0                                                                                          |     0.002 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.002 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.002 |
|             I_RD_CHNL                                                                             |     0.002 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |    <0.001 |
|               BID_FIFO                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_bram_ctrl_1_bram                                                                          |     0.002 |
|       U0                                                                                          |     0.002 |
|         inst_blk_mem_gen                                                                          |     0.002 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.002 |
|             valid.cstr                                                                            |     0.002 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     axi_bram_ctrl_2                                                                               |     0.003 |
|       U0                                                                                          |     0.003 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.003 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.003 |
|             I_RD_CHNL                                                                             |     0.002 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |     0.001 |
|               BID_FIFO                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_bram_ctrl_2_bram                                                                          |     0.014 |
|       U0                                                                                          |     0.014 |
|         inst_blk_mem_gen                                                                          |     0.014 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                   |     0.014 |
|             valid.cstr                                                                            |     0.014 |
|               ramloop[0].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[10].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[11].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[12].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[13].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[14].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[15].ram.r                                                                   |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[1].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[2].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[3].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[4].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[5].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[6].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[7].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[8].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|               ramloop[9].ram.r                                                                    |    <0.001 |
|                 prim_noinit.ram                                                                   |    <0.001 |
|     axi_dma_1                                                                                     |     0.008 |
|       U0                                                                                          |     0.008 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.002 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|             I_UPDT_SG                                                                             |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                      |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_WR_DATA_CNTL                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|           I_SG_FETCH_MNGR                                                                         |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|             I_FTCH_SG                                                                             |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                        |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                               |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |     0.001 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                   |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                    |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                     |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                          |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                    |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                   |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                           |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.004 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                         |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_dma_2                                                                                     |     0.008 |
|       U0                                                                                          |     0.008 |
|         GEN_SG_ENGINE.I_SG_ENGINE                                                                 |     0.002 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_MNGR                                                        |    <0.001 |
|             I_UPDT_CMDSTS_IF                                                                      |    <0.001 |
|             I_UPDT_SG                                                                             |    <0.001 |
|           GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE                                                       |    <0.001 |
|             GEN_QUEUE.I_UPDT_DESC_QUEUE                                                           |    <0.001 |
|           GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT                                                     |    <0.001 |
|           I_SG_AXI_DATAMOVER                                                                      |    <0.001 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_RD_DATA_CNTL                                                                      |    <0.001 |
|               I_RD_STATUS_CNTLR                                                                   |    <0.001 |
|               I_RESET                                                                             |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                                                   |    <0.001 |
|               I_ADDR_CNTL                                                                         |    <0.001 |
|               I_CMD_STATUS                                                                        |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                |    <0.001 |
|                 I_CMD_FIFO                                                                        |    <0.001 |
|               I_MSTR_SCC                                                                          |    <0.001 |
|               I_WR_DATA_CNTL                                                                      |    <0.001 |
|               I_WR_STATUS_CNTLR                                                                   |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                                               |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|           I_SG_FETCH_MNGR                                                                         |    <0.001 |
|             I_FTCH_CMDSTS_IF                                                                      |    <0.001 |
|             I_FTCH_PNTR_MNGR                                                                      |    <0.001 |
|             I_FTCH_SG                                                                             |    <0.001 |
|           I_SG_FETCH_QUEUE                                                                        |    <0.001 |
|             GEN_QUEUE.FTCH_QUEUE_I                                                                |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                            |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF                               |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM                                  |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                      |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                    |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_SOFEOF_GEN                                          |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                      |     0.002 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                           |     0.001 |
|             GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK                                                   |    <0.001 |
|             GEN_ASYNC_READ.REG_DATA2LITE_CLOCK                                                    |    <0.001 |
|             GEN_ASYNC_READ.REG_RADDR_TO_IPCLK                                                     |    <0.001 |
|             GEN_ASYNC_WRITE.AWVLD_CDC_TO                                                          |    <0.001 |
|             GEN_ASYNC_WRITE.REG2_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG3_WREADY                                                           |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK                                                    |    <0.001 |
|             GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1                                                   |    <0.001 |
|             GEN_ASYNC_WRITE.WVLD_CDC_TO                                                           |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                  |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                         |     0.004 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                       |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                 |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                   |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                               |    <0.001 |
|               I_DATA_FIFO                                                                         |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                       |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|               I_XD_FIFO                                                                           |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                   |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                            |    <0.001 |
|                     xpm_fifo_base_inst                                                            |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                                 |    <0.001 |
|                       rdp_inst                                                                    |    <0.001 |
|                       rdpp1_inst                                                                  |    <0.001 |
|                       wrp_inst                                                                    |    <0.001 |
|                       wrpp1_inst                                                                  |    <0.001 |
|                       xpm_fifo_rst_inst                                                           |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                 |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                |    <0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                    |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                  |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                  |    <0.001 |
|                 I_TSTRB_FIFO                                                                      |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                        |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                              |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                     |    <0.001 |
|                       DYNSHREG_F_I                                                                |    <0.001 |
|                 SLICE_INSERTION                                                                   |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                           |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                      |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_CMD_STATUS                                                                          |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                  |    <0.001 |
|               I_CMD_FIFO                                                                          |    <0.001 |
|             I_RESET                                                                               |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                  |    <0.001 |
|             I_WR_DATA_CNTL                                                                        |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                     |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                     |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                     DYNSHREG_F_I                                                                  |    <0.001 |
|         I_RST_MODULE                                                                              |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                              |    <0.001 |
|             GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS                                |    <0.001 |
|             GEN_ASYNC_RESET.REG_HALT_CMPLT_IN                                                     |    <0.001 |
|             GEN_ASYNC_RESET.REG_RESET_OUT                                                         |    <0.001 |
|           REG_HRD_RST                                                                             |    <0.001 |
|           REG_HRD_RST_OUT                                                                         |    <0.001 |
|     axi_perf_mon_0                                                                                |     0.002 |
|       inst                                                                                        |     0.002 |
|         GEN_PROFILE_Trace_Mode.profile_trace_mode_inst                                            |     0.002 |
|           GEN_SLOT0_TRACE.flags_generator_inst_0                                                  |    <0.001 |
|             ext_trig_cdc_sync                                                                     |    <0.001 |
|           GEN_TRACE_LOG.async_stream_fifo_inst                                                    |    <0.001 |
|             async_fifo_inst                                                                       |    <0.001 |
|               XPM_SYNC.inst                                                                       |    <0.001 |
|                 xpm_fifo_base_inst                                                                |    <0.001 |
|                   gen_fwft.rdpp1_inst                                                             |    <0.001 |
|                   gen_sdpram.xpm_memory_base_inst                                                 |    <0.001 |
|                   rdp_inst                                                                        |    <0.001 |
|                   rdpp1_inst                                                                      |    <0.001 |
|                   wrp_inst                                                                        |    <0.001 |
|                   wrpp1_inst                                                                      |    <0.001 |
|                   xpm_fifo_rst_inst                                                               |    <0.001 |
|           GEN_TRACE_LOG.streaming_fifo_write_logic_inst                                           |    <0.001 |
|             counter_inst                                                                          |    <0.001 |
|           axi_interface_inst                                                                      |    <0.001 |
|           interrupt_module_inst                                                                   |    <0.001 |
|           register_module_inst                                                                    |    <0.001 |
|             cdc_sync_inst1                                                                        |    <0.001 |
|             cdc_sync_inst2                                                                        |    <0.001 |
|             eventlog_fifo_rden                                                                    |    <0.001 |
|     axi_traffic_gen_0                                                                             |     0.003 |
|       inst                                                                                        |     0.003 |
|         ATG_MODE_STREAMING.streaming_top                                                          |     0.003 |
|           ATG_STREAMING_MST_ONLY_OR_LPBK_ON.stream_data_gen                                       |    <0.001 |
|         cdc_start_sync                                                                            |    <0.001 |
|         cdc_stop_sync                                                                             |    <0.001 |
|         ext_st_sync_flop_0                                                                        |    <0.001 |
|         ext_st_sync_flop_1                                                                        |    <0.001 |
|         ext_sync_flop_0                                                                           |    <0.001 |
|         ext_sync_flop_1                                                                           |    <0.001 |
|     axis_subset_converter                                                                         |     0.000 |
|       inst                                                                                        |     0.000 |
|     rst_ps8_0_96M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
|     smartconnect_0                                                                                |     0.254 |
|       inst                                                                                        |     0.254 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.005 |
|           m00_exit                                                                                |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.003 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.003 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |     0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                     null_beat_supress_0                                                           |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     gen_b_fifo.bid_fifo_0                                                         |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                       |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.013 |
|           m00_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         m01_exit_pipeline                                                                         |     0.006 |
|           m01_exit                                                                                |     0.006 |
|             inst                                                                                  |     0.006 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.003 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.003 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                     null_beat_supress_0                                                           |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     gen_b_fifo.bid_fifo_0                                                         |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                       |    <0.001 |
|               w_reg                                                                               |     0.001 |
|         m01_nodes                                                                                 |     0.014 |
|           m01_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m01_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m01_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m01_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         m02_exit_pipeline                                                                         |     0.006 |
|           m02_exit                                                                                |     0.006 |
|             inst                                                                                  |     0.006 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               splitter_inst                                                                       |     0.003 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.003 |
|                   RD.ar_channel_0                                                                 |    <0.001 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                   RD.r_channel_0                                                                  |    <0.001 |
|                     rd_data_fifo_0                                                                |    <0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |    <0.001 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |    <0.001 |
|                   WR.aw_channel_0                                                                 |    <0.001 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |    <0.001 |
|                       incr_cmd_0                                                                  |    <0.001 |
|                     null_beat_supress_0                                                           |    <0.001 |
|                   WR.b_channel_0                                                                  |    <0.001 |
|                     gen_b_fifo.bid_fifo_0                                                         |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                       |    <0.001 |
|               w_reg                                                                               |     0.001 |
|         m02_nodes                                                                                 |     0.013 |
|           m02_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m02_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m02_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m02_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m02_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         m03_exit_pipeline                                                                         |     0.003 |
|           m03_exit                                                                                |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m03_nodes                                                                                 |     0.015 |
|           m03_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m03_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m03_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m03_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m03_w_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         m04_exit_pipeline                                                                         |     0.007 |
|           m04_exit                                                                                |     0.007 |
|             inst                                                                                  |     0.007 |
|               ar_reg                                                                              |     0.001 |
|               aw_reg                                                                              |     0.002 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               w_reg                                                                               |     0.001 |
|         m04_nodes                                                                                 |     0.019 |
|           m04_ar_node                                                                             |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m04_aw_node                                                                             |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m04_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m04_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m04_w_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         m05_exit_pipeline                                                                         |     0.006 |
|           m05_exit                                                                                |     0.006 |
|             inst                                                                                  |     0.006 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|               r_reg                                                                               |     0.003 |
|               w_reg                                                                               |     0.001 |
|         m05_nodes                                                                                 |     0.017 |
|           m05_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m05_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|           m05_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m05_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m05_w_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.051 |
|           s00_mmu                                                                                 |     0.011 |
|             inst                                                                                  |     0.011 |
|               ar_reg_stall                                                                        |     0.001 |
|               ar_sreg                                                                             |     0.001 |
|               aw_reg_stall                                                                        |     0.001 |
|               aw_sreg                                                                             |     0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                                         |    <0.001 |
|                 gen_srls[0].srl_nx1                                                               |    <0.001 |
|                 gen_srls[1].srl_nx1                                                               |    <0.001 |
|                 gen_srls[2].srl_nx1                                                               |    <0.001 |
|                 gen_srls[3].srl_nx1                                                               |    <0.001 |
|                 gen_srls[4].srl_nx1                                                               |    <0.001 |
|                 gen_srls[5].srl_nx1                                                               |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                        |    <0.001 |
|               r_sreg                                                                              |     0.003 |
|               w_sreg                                                                              |     0.002 |
|           s00_si_converter                                                                        |     0.034 |
|             inst                                                                                  |     0.034 |
|               converter.wrap_narrow_inst                                                          |     0.028 |
|                 ar_reg_slice                                                                      |     0.002 |
|                 aw_reg_slice                                                                      |     0.002 |
|                 gen_thread_arb.r_thread_arb                                                       |     0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.003 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[104].srl_nx1                                                           |    <0.001 |
|                   gen_srls[105].srl_nx1                                                           |    <0.001 |
|                   gen_srls[106].srl_nx1                                                           |    <0.001 |
|                   gen_srls[107].srl_nx1                                                           |    <0.001 |
|                   gen_srls[108].srl_nx1                                                           |    <0.001 |
|                   gen_srls[109].srl_nx1                                                           |    <0.001 |
|                   gen_srls[110].srl_nx1                                                           |    <0.001 |
|                   gen_srls[111].srl_nx1                                                           |    <0.001 |
|                   gen_srls[112].srl_nx1                                                           |    <0.001 |
|                   gen_srls[113].srl_nx1                                                           |    <0.001 |
|                   gen_srls[114].srl_nx1                                                           |    <0.001 |
|                   gen_srls[115].srl_nx1                                                           |    <0.001 |
|                   gen_srls[116].srl_nx1                                                           |    <0.001 |
|                   gen_srls[117].srl_nx1                                                           |    <0.001 |
|                   gen_srls[118].srl_nx1                                                           |    <0.001 |
|                   gen_srls[119].srl_nx1                                                           |    <0.001 |
|                   gen_srls[120].srl_nx1                                                           |    <0.001 |
|                   gen_srls[121].srl_nx1                                                           |    <0.001 |
|                   gen_srls[122].srl_nx1                                                           |    <0.001 |
|                   gen_srls[123].srl_nx1                                                           |    <0.001 |
|                   gen_srls[124].srl_nx1                                                           |    <0.001 |
|                   gen_srls[125].srl_nx1                                                           |    <0.001 |
|                   gen_srls[126].srl_nx1                                                           |    <0.001 |
|                   gen_srls[127].srl_nx1                                                           |    <0.001 |
|                   gen_srls[128].srl_nx1                                                           |    <0.001 |
|                   gen_srls[129].srl_nx1                                                           |    <0.001 |
|                   gen_srls[130].srl_nx1                                                           |    <0.001 |
|                   gen_srls[131].srl_nx1                                                           |    <0.001 |
|                   gen_srls[132].srl_nx1                                                           |    <0.001 |
|                   gen_srls[133].srl_nx1                                                           |    <0.001 |
|                   gen_srls[134].srl_nx1                                                           |    <0.001 |
|                   gen_srls[135].srl_nx1                                                           |    <0.001 |
|                   gen_srls[136].srl_nx1                                                           |    <0.001 |
|                   gen_srls[137].srl_nx1                                                           |    <0.001 |
|                   gen_srls[138].srl_nx1                                                           |    <0.001 |
|                   gen_srls[139].srl_nx1                                                           |    <0.001 |
|                   gen_srls[140].srl_nx1                                                           |    <0.001 |
|                   gen_srls[141].srl_nx1                                                           |    <0.001 |
|                   gen_srls[142].srl_nx1                                                           |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[147].srl_nx1                                                           |    <0.001 |
|                   gen_srls[148].srl_nx1                                                           |    <0.001 |
|                   gen_srls[149].srl_nx1                                                           |    <0.001 |
|                   gen_srls[150].srl_nx1                                                           |     0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[36].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[43].srl_nx1                                                            |    <0.001 |
|                   gen_srls[44].srl_nx1                                                            |    <0.001 |
|                   gen_srls[45].srl_nx1                                                            |    <0.001 |
|                   gen_srls[46].srl_nx1                                                            |    <0.001 |
|                   gen_srls[47].srl_nx1                                                            |    <0.001 |
|                   gen_srls[48].srl_nx1                                                            |    <0.001 |
|                   gen_srls[49].srl_nx1                                                            |    <0.001 |
|                   gen_srls[50].srl_nx1                                                            |    <0.001 |
|                   gen_srls[51].srl_nx1                                                            |    <0.001 |
|                   gen_srls[52].srl_nx1                                                            |    <0.001 |
|                   gen_srls[53].srl_nx1                                                            |    <0.001 |
|                   gen_srls[54].srl_nx1                                                            |    <0.001 |
|                   gen_srls[55].srl_nx1                                                            |    <0.001 |
|                   gen_srls[56].srl_nx1                                                            |    <0.001 |
|                   gen_srls[57].srl_nx1                                                            |    <0.001 |
|                   gen_srls[58].srl_nx1                                                            |    <0.001 |
|                   gen_srls[59].srl_nx1                                                            |    <0.001 |
|                   gen_srls[60].srl_nx1                                                            |    <0.001 |
|                   gen_srls[61].srl_nx1                                                            |    <0.001 |
|                   gen_srls[62].srl_nx1                                                            |    <0.001 |
|                   gen_srls[63].srl_nx1                                                            |    <0.001 |
|                   gen_srls[64].srl_nx1                                                            |    <0.001 |
|                   gen_srls[65].srl_nx1                                                            |    <0.001 |
|                   gen_srls[66].srl_nx1                                                            |    <0.001 |
|                   gen_srls[67].srl_nx1                                                            |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|                 gen_thread_loop[1].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[1].r_payld_fifo                                                   |     0.004 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[104].srl_nx1                                                           |    <0.001 |
|                   gen_srls[105].srl_nx1                                                           |    <0.001 |
|                   gen_srls[106].srl_nx1                                                           |    <0.001 |
|                   gen_srls[107].srl_nx1                                                           |    <0.001 |
|                   gen_srls[108].srl_nx1                                                           |    <0.001 |
|                   gen_srls[109].srl_nx1                                                           |    <0.001 |
|                   gen_srls[110].srl_nx1                                                           |    <0.001 |
|                   gen_srls[111].srl_nx1                                                           |    <0.001 |
|                   gen_srls[112].srl_nx1                                                           |    <0.001 |
|                   gen_srls[113].srl_nx1                                                           |    <0.001 |
|                   gen_srls[114].srl_nx1                                                           |    <0.001 |
|                   gen_srls[115].srl_nx1                                                           |    <0.001 |
|                   gen_srls[116].srl_nx1                                                           |    <0.001 |
|                   gen_srls[117].srl_nx1                                                           |    <0.001 |
|                   gen_srls[118].srl_nx1                                                           |    <0.001 |
|                   gen_srls[119].srl_nx1                                                           |    <0.001 |
|                   gen_srls[120].srl_nx1                                                           |    <0.001 |
|                   gen_srls[121].srl_nx1                                                           |    <0.001 |
|                   gen_srls[122].srl_nx1                                                           |    <0.001 |
|                   gen_srls[123].srl_nx1                                                           |    <0.001 |
|                   gen_srls[124].srl_nx1                                                           |    <0.001 |
|                   gen_srls[125].srl_nx1                                                           |    <0.001 |
|                   gen_srls[126].srl_nx1                                                           |    <0.001 |
|                   gen_srls[127].srl_nx1                                                           |    <0.001 |
|                   gen_srls[128].srl_nx1                                                           |    <0.001 |
|                   gen_srls[129].srl_nx1                                                           |    <0.001 |
|                   gen_srls[130].srl_nx1                                                           |    <0.001 |
|                   gen_srls[131].srl_nx1                                                           |    <0.001 |
|                   gen_srls[132].srl_nx1                                                           |    <0.001 |
|                   gen_srls[133].srl_nx1                                                           |    <0.001 |
|                   gen_srls[134].srl_nx1                                                           |    <0.001 |
|                   gen_srls[135].srl_nx1                                                           |    <0.001 |
|                   gen_srls[136].srl_nx1                                                           |    <0.001 |
|                   gen_srls[137].srl_nx1                                                           |    <0.001 |
|                   gen_srls[138].srl_nx1                                                           |    <0.001 |
|                   gen_srls[139].srl_nx1                                                           |    <0.001 |
|                   gen_srls[140].srl_nx1                                                           |    <0.001 |
|                   gen_srls[141].srl_nx1                                                           |    <0.001 |
|                   gen_srls[142].srl_nx1                                                           |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[147].srl_nx1                                                           |    <0.001 |
|                   gen_srls[148].srl_nx1                                                           |    <0.001 |
|                   gen_srls[149].srl_nx1                                                           |    <0.001 |
|                   gen_srls[150].srl_nx1                                                           |     0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[36].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[43].srl_nx1                                                            |    <0.001 |
|                   gen_srls[44].srl_nx1                                                            |    <0.001 |
|                   gen_srls[45].srl_nx1                                                            |    <0.001 |
|                   gen_srls[46].srl_nx1                                                            |    <0.001 |
|                   gen_srls[47].srl_nx1                                                            |    <0.001 |
|                   gen_srls[48].srl_nx1                                                            |    <0.001 |
|                   gen_srls[49].srl_nx1                                                            |    <0.001 |
|                   gen_srls[50].srl_nx1                                                            |    <0.001 |
|                   gen_srls[51].srl_nx1                                                            |    <0.001 |
|                   gen_srls[52].srl_nx1                                                            |    <0.001 |
|                   gen_srls[53].srl_nx1                                                            |    <0.001 |
|                   gen_srls[54].srl_nx1                                                            |    <0.001 |
|                   gen_srls[55].srl_nx1                                                            |    <0.001 |
|                   gen_srls[56].srl_nx1                                                            |    <0.001 |
|                   gen_srls[57].srl_nx1                                                            |    <0.001 |
|                   gen_srls[58].srl_nx1                                                            |    <0.001 |
|                   gen_srls[59].srl_nx1                                                            |    <0.001 |
|                   gen_srls[60].srl_nx1                                                            |    <0.001 |
|                   gen_srls[61].srl_nx1                                                            |    <0.001 |
|                   gen_srls[62].srl_nx1                                                            |    <0.001 |
|                   gen_srls[63].srl_nx1                                                            |    <0.001 |
|                   gen_srls[64].srl_nx1                                                            |    <0.001 |
|                   gen_srls[65].srl_nx1                                                            |    <0.001 |
|                   gen_srls[66].srl_nx1                                                            |    <0.001 |
|                   gen_srls[67].srl_nx1                                                            |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|                 gen_thread_loop[2].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[2].r_payld_fifo                                                   |     0.003 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[104].srl_nx1                                                           |    <0.001 |
|                   gen_srls[105].srl_nx1                                                           |    <0.001 |
|                   gen_srls[106].srl_nx1                                                           |    <0.001 |
|                   gen_srls[107].srl_nx1                                                           |    <0.001 |
|                   gen_srls[108].srl_nx1                                                           |    <0.001 |
|                   gen_srls[109].srl_nx1                                                           |    <0.001 |
|                   gen_srls[110].srl_nx1                                                           |    <0.001 |
|                   gen_srls[111].srl_nx1                                                           |    <0.001 |
|                   gen_srls[112].srl_nx1                                                           |    <0.001 |
|                   gen_srls[113].srl_nx1                                                           |    <0.001 |
|                   gen_srls[114].srl_nx1                                                           |    <0.001 |
|                   gen_srls[115].srl_nx1                                                           |    <0.001 |
|                   gen_srls[116].srl_nx1                                                           |    <0.001 |
|                   gen_srls[117].srl_nx1                                                           |    <0.001 |
|                   gen_srls[118].srl_nx1                                                           |    <0.001 |
|                   gen_srls[119].srl_nx1                                                           |    <0.001 |
|                   gen_srls[120].srl_nx1                                                           |    <0.001 |
|                   gen_srls[121].srl_nx1                                                           |    <0.001 |
|                   gen_srls[122].srl_nx1                                                           |    <0.001 |
|                   gen_srls[123].srl_nx1                                                           |    <0.001 |
|                   gen_srls[124].srl_nx1                                                           |    <0.001 |
|                   gen_srls[125].srl_nx1                                                           |    <0.001 |
|                   gen_srls[126].srl_nx1                                                           |    <0.001 |
|                   gen_srls[127].srl_nx1                                                           |    <0.001 |
|                   gen_srls[128].srl_nx1                                                           |    <0.001 |
|                   gen_srls[129].srl_nx1                                                           |    <0.001 |
|                   gen_srls[130].srl_nx1                                                           |    <0.001 |
|                   gen_srls[131].srl_nx1                                                           |    <0.001 |
|                   gen_srls[132].srl_nx1                                                           |    <0.001 |
|                   gen_srls[133].srl_nx1                                                           |    <0.001 |
|                   gen_srls[134].srl_nx1                                                           |    <0.001 |
|                   gen_srls[135].srl_nx1                                                           |    <0.001 |
|                   gen_srls[136].srl_nx1                                                           |    <0.001 |
|                   gen_srls[137].srl_nx1                                                           |    <0.001 |
|                   gen_srls[138].srl_nx1                                                           |    <0.001 |
|                   gen_srls[139].srl_nx1                                                           |    <0.001 |
|                   gen_srls[140].srl_nx1                                                           |    <0.001 |
|                   gen_srls[141].srl_nx1                                                           |    <0.001 |
|                   gen_srls[142].srl_nx1                                                           |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[147].srl_nx1                                                           |    <0.001 |
|                   gen_srls[148].srl_nx1                                                           |    <0.001 |
|                   gen_srls[149].srl_nx1                                                           |    <0.001 |
|                   gen_srls[150].srl_nx1                                                           |     0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[36].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[43].srl_nx1                                                            |    <0.001 |
|                   gen_srls[44].srl_nx1                                                            |    <0.001 |
|                   gen_srls[45].srl_nx1                                                            |    <0.001 |
|                   gen_srls[46].srl_nx1                                                            |    <0.001 |
|                   gen_srls[47].srl_nx1                                                            |    <0.001 |
|                   gen_srls[48].srl_nx1                                                            |    <0.001 |
|                   gen_srls[49].srl_nx1                                                            |    <0.001 |
|                   gen_srls[50].srl_nx1                                                            |    <0.001 |
|                   gen_srls[51].srl_nx1                                                            |    <0.001 |
|                   gen_srls[52].srl_nx1                                                            |    <0.001 |
|                   gen_srls[53].srl_nx1                                                            |    <0.001 |
|                   gen_srls[54].srl_nx1                                                            |    <0.001 |
|                   gen_srls[55].srl_nx1                                                            |    <0.001 |
|                   gen_srls[56].srl_nx1                                                            |    <0.001 |
|                   gen_srls[57].srl_nx1                                                            |    <0.001 |
|                   gen_srls[58].srl_nx1                                                            |    <0.001 |
|                   gen_srls[59].srl_nx1                                                            |    <0.001 |
|                   gen_srls[60].srl_nx1                                                            |    <0.001 |
|                   gen_srls[61].srl_nx1                                                            |    <0.001 |
|                   gen_srls[62].srl_nx1                                                            |    <0.001 |
|                   gen_srls[63].srl_nx1                                                            |    <0.001 |
|                   gen_srls[64].srl_nx1                                                            |    <0.001 |
|                   gen_srls[65].srl_nx1                                                            |    <0.001 |
|                   gen_srls[66].srl_nx1                                                            |    <0.001 |
|                   gen_srls[67].srl_nx1                                                            |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|                 gen_thread_loop[3].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[3].r_payld_fifo                                                   |     0.003 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[104].srl_nx1                                                           |    <0.001 |
|                   gen_srls[105].srl_nx1                                                           |    <0.001 |
|                   gen_srls[106].srl_nx1                                                           |    <0.001 |
|                   gen_srls[107].srl_nx1                                                           |    <0.001 |
|                   gen_srls[108].srl_nx1                                                           |    <0.001 |
|                   gen_srls[109].srl_nx1                                                           |    <0.001 |
|                   gen_srls[110].srl_nx1                                                           |    <0.001 |
|                   gen_srls[111].srl_nx1                                                           |    <0.001 |
|                   gen_srls[112].srl_nx1                                                           |    <0.001 |
|                   gen_srls[113].srl_nx1                                                           |    <0.001 |
|                   gen_srls[114].srl_nx1                                                           |    <0.001 |
|                   gen_srls[115].srl_nx1                                                           |    <0.001 |
|                   gen_srls[116].srl_nx1                                                           |    <0.001 |
|                   gen_srls[117].srl_nx1                                                           |    <0.001 |
|                   gen_srls[118].srl_nx1                                                           |    <0.001 |
|                   gen_srls[119].srl_nx1                                                           |    <0.001 |
|                   gen_srls[120].srl_nx1                                                           |    <0.001 |
|                   gen_srls[121].srl_nx1                                                           |    <0.001 |
|                   gen_srls[122].srl_nx1                                                           |    <0.001 |
|                   gen_srls[123].srl_nx1                                                           |    <0.001 |
|                   gen_srls[124].srl_nx1                                                           |    <0.001 |
|                   gen_srls[125].srl_nx1                                                           |    <0.001 |
|                   gen_srls[126].srl_nx1                                                           |    <0.001 |
|                   gen_srls[127].srl_nx1                                                           |    <0.001 |
|                   gen_srls[128].srl_nx1                                                           |    <0.001 |
|                   gen_srls[129].srl_nx1                                                           |    <0.001 |
|                   gen_srls[130].srl_nx1                                                           |    <0.001 |
|                   gen_srls[131].srl_nx1                                                           |    <0.001 |
|                   gen_srls[132].srl_nx1                                                           |    <0.001 |
|                   gen_srls[133].srl_nx1                                                           |    <0.001 |
|                   gen_srls[134].srl_nx1                                                           |    <0.001 |
|                   gen_srls[135].srl_nx1                                                           |    <0.001 |
|                   gen_srls[136].srl_nx1                                                           |    <0.001 |
|                   gen_srls[137].srl_nx1                                                           |    <0.001 |
|                   gen_srls[138].srl_nx1                                                           |    <0.001 |
|                   gen_srls[139].srl_nx1                                                           |    <0.001 |
|                   gen_srls[140].srl_nx1                                                           |    <0.001 |
|                   gen_srls[141].srl_nx1                                                           |    <0.001 |
|                   gen_srls[142].srl_nx1                                                           |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[147].srl_nx1                                                           |    <0.001 |
|                   gen_srls[148].srl_nx1                                                           |    <0.001 |
|                   gen_srls[149].srl_nx1                                                           |    <0.001 |
|                   gen_srls[150].srl_nx1                                                           |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[36].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[43].srl_nx1                                                            |    <0.001 |
|                   gen_srls[44].srl_nx1                                                            |    <0.001 |
|                   gen_srls[45].srl_nx1                                                            |    <0.001 |
|                   gen_srls[46].srl_nx1                                                            |    <0.001 |
|                   gen_srls[47].srl_nx1                                                            |    <0.001 |
|                   gen_srls[48].srl_nx1                                                            |    <0.001 |
|                   gen_srls[49].srl_nx1                                                            |    <0.001 |
|                   gen_srls[50].srl_nx1                                                            |    <0.001 |
|                   gen_srls[51].srl_nx1                                                            |    <0.001 |
|                   gen_srls[52].srl_nx1                                                            |    <0.001 |
|                   gen_srls[53].srl_nx1                                                            |    <0.001 |
|                   gen_srls[54].srl_nx1                                                            |    <0.001 |
|                   gen_srls[55].srl_nx1                                                            |    <0.001 |
|                   gen_srls[56].srl_nx1                                                            |    <0.001 |
|                   gen_srls[57].srl_nx1                                                            |    <0.001 |
|                   gen_srls[58].srl_nx1                                                            |    <0.001 |
|                   gen_srls[59].srl_nx1                                                            |    <0.001 |
|                   gen_srls[60].srl_nx1                                                            |    <0.001 |
|                   gen_srls[61].srl_nx1                                                            |    <0.001 |
|                   gen_srls[62].srl_nx1                                                            |    <0.001 |
|                   gen_srls[63].srl_nx1                                                            |    <0.001 |
|                   gen_srls[64].srl_nx1                                                            |    <0.001 |
|                   gen_srls[65].srl_nx1                                                            |    <0.001 |
|                   gen_srls[66].srl_nx1                                                            |    <0.001 |
|                   gen_srls[67].srl_nx1                                                            |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_payld_fifo                                                                      |     0.003 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[104].srl_nx1                                                           |    <0.001 |
|                   gen_srls[105].srl_nx1                                                           |    <0.001 |
|                   gen_srls[106].srl_nx1                                                           |    <0.001 |
|                   gen_srls[107].srl_nx1                                                           |    <0.001 |
|                   gen_srls[108].srl_nx1                                                           |    <0.001 |
|                   gen_srls[109].srl_nx1                                                           |    <0.001 |
|                   gen_srls[110].srl_nx1                                                           |    <0.001 |
|                   gen_srls[111].srl_nx1                                                           |    <0.001 |
|                   gen_srls[112].srl_nx1                                                           |    <0.001 |
|                   gen_srls[113].srl_nx1                                                           |    <0.001 |
|                   gen_srls[114].srl_nx1                                                           |    <0.001 |
|                   gen_srls[115].srl_nx1                                                           |    <0.001 |
|                   gen_srls[116].srl_nx1                                                           |    <0.001 |
|                   gen_srls[117].srl_nx1                                                           |    <0.001 |
|                   gen_srls[118].srl_nx1                                                           |    <0.001 |
|                   gen_srls[119].srl_nx1                                                           |    <0.001 |
|                   gen_srls[120].srl_nx1                                                           |    <0.001 |
|                   gen_srls[121].srl_nx1                                                           |    <0.001 |
|                   gen_srls[122].srl_nx1                                                           |    <0.001 |
|                   gen_srls[123].srl_nx1                                                           |    <0.001 |
|                   gen_srls[124].srl_nx1                                                           |    <0.001 |
|                   gen_srls[125].srl_nx1                                                           |    <0.001 |
|                   gen_srls[126].srl_nx1                                                           |    <0.001 |
|                   gen_srls[127].srl_nx1                                                           |    <0.001 |
|                   gen_srls[128].srl_nx1                                                           |    <0.001 |
|                   gen_srls[129].srl_nx1                                                           |    <0.001 |
|                   gen_srls[130].srl_nx1                                                           |    <0.001 |
|                   gen_srls[131].srl_nx1                                                           |    <0.001 |
|                   gen_srls[132].srl_nx1                                                           |    <0.001 |
|                   gen_srls[133].srl_nx1                                                           |    <0.001 |
|                   gen_srls[134].srl_nx1                                                           |    <0.001 |
|                   gen_srls[135].srl_nx1                                                           |    <0.001 |
|                   gen_srls[136].srl_nx1                                                           |    <0.001 |
|                   gen_srls[137].srl_nx1                                                           |    <0.001 |
|                   gen_srls[138].srl_nx1                                                           |    <0.001 |
|                   gen_srls[139].srl_nx1                                                           |    <0.001 |
|                   gen_srls[140].srl_nx1                                                           |    <0.001 |
|                   gen_srls[141].srl_nx1                                                           |    <0.001 |
|                   gen_srls[142].srl_nx1                                                           |    <0.001 |
|                   gen_srls[143].srl_nx1                                                           |    <0.001 |
|                   gen_srls[144].srl_nx1                                                           |    <0.001 |
|                   gen_srls[145].srl_nx1                                                           |    <0.001 |
|                   gen_srls[146].srl_nx1                                                           |    <0.001 |
|                   gen_srls[147].srl_nx1                                                           |    <0.001 |
|                   gen_srls[148].srl_nx1                                                           |    <0.001 |
|                   gen_srls[149].srl_nx1                                                           |    <0.001 |
|                   gen_srls[150].srl_nx1                                                           |    <0.001 |
|                   gen_srls[151].srl_nx1                                                           |    <0.001 |
|                   gen_srls[152].srl_nx1                                                           |    <0.001 |
|                   gen_srls[153].srl_nx1                                                           |    <0.001 |
|                   gen_srls[154].srl_nx1                                                           |    <0.001 |
|                   gen_srls[155].srl_nx1                                                           |    <0.001 |
|                   gen_srls[156].srl_nx1                                                           |    <0.001 |
|                   gen_srls[157].srl_nx1                                                           |    <0.001 |
|                   gen_srls[158].srl_nx1                                                           |    <0.001 |
|                   gen_srls[159].srl_nx1                                                           |    <0.001 |
|                   gen_srls[160].srl_nx1                                                           |    <0.001 |
|                   gen_srls[161].srl_nx1                                                           |    <0.001 |
|                   gen_srls[162].srl_nx1                                                           |    <0.001 |
|                   gen_srls[163].srl_nx1                                                           |    <0.001 |
|                   gen_srls[164].srl_nx1                                                           |    <0.001 |
|                   gen_srls[165].srl_nx1                                                           |    <0.001 |
|                   gen_srls[166].srl_nx1                                                           |    <0.001 |
|                   gen_srls[167].srl_nx1                                                           |    <0.001 |
|                   gen_srls[168].srl_nx1                                                           |    <0.001 |
|                   gen_srls[169].srl_nx1                                                           |    <0.001 |
|                   gen_srls[170].srl_nx1                                                           |    <0.001 |
|                   gen_srls[171].srl_nx1                                                           |    <0.001 |
|                   gen_srls[172].srl_nx1                                                           |    <0.001 |
|                   gen_srls[173].srl_nx1                                                           |    <0.001 |
|                   gen_srls[174].srl_nx1                                                           |    <0.001 |
|                   gen_srls[175].srl_nx1                                                           |    <0.001 |
|                   gen_srls[176].srl_nx1                                                           |    <0.001 |
|                   gen_srls[177].srl_nx1                                                           |    <0.001 |
|                   gen_srls[178].srl_nx1                                                           |    <0.001 |
|                   gen_srls[179].srl_nx1                                                           |    <0.001 |
|                   gen_srls[180].srl_nx1                                                           |    <0.001 |
|                   gen_srls[181].srl_nx1                                                           |    <0.001 |
|                   gen_srls[182].srl_nx1                                                           |    <0.001 |
|                   gen_srls[183].srl_nx1                                                           |    <0.001 |
|                   gen_srls[184].srl_nx1                                                           |    <0.001 |
|                   gen_srls[185].srl_nx1                                                           |    <0.001 |
|                   gen_srls[186].srl_nx1                                                           |    <0.001 |
|                   gen_srls[187].srl_nx1                                                           |    <0.001 |
|                   gen_srls[188].srl_nx1                                                           |    <0.001 |
|                   gen_srls[189].srl_nx1                                                           |    <0.001 |
|                   gen_srls[190].srl_nx1                                                           |    <0.001 |
|                   gen_srls[191].srl_nx1                                                           |    <0.001 |
|                   gen_srls[192].srl_nx1                                                           |    <0.001 |
|                   gen_srls[193].srl_nx1                                                           |    <0.001 |
|                   gen_srls[194].srl_nx1                                                           |    <0.001 |
|                   gen_srls[195].srl_nx1                                                           |    <0.001 |
|                   gen_srls[196].srl_nx1                                                           |    <0.001 |
|                   gen_srls[197].srl_nx1                                                           |    <0.001 |
|                   gen_srls[198].srl_nx1                                                           |    <0.001 |
|                   gen_srls[199].srl_nx1                                                           |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[200].srl_nx1                                                           |    <0.001 |
|                   gen_srls[201].srl_nx1                                                           |    <0.001 |
|                   gen_srls[202].srl_nx1                                                           |    <0.001 |
|                   gen_srls[203].srl_nx1                                                           |    <0.001 |
|                   gen_srls[204].srl_nx1                                                           |    <0.001 |
|                   gen_srls[205].srl_nx1                                                           |    <0.001 |
|                   gen_srls[206].srl_nx1                                                           |    <0.001 |
|                   gen_srls[207].srl_nx1                                                           |    <0.001 |
|                   gen_srls[208].srl_nx1                                                           |    <0.001 |
|                   gen_srls[209].srl_nx1                                                           |    <0.001 |
|                   gen_srls[210].srl_nx1                                                           |    <0.001 |
|                   gen_srls[211].srl_nx1                                                           |    <0.001 |
|                   gen_srls[212].srl_nx1                                                           |    <0.001 |
|                   gen_srls[213].srl_nx1                                                           |    <0.001 |
|                   gen_srls[214].srl_nx1                                                           |    <0.001 |
|                   gen_srls[215].srl_nx1                                                           |    <0.001 |
|                   gen_srls[216].srl_nx1                                                           |    <0.001 |
|                   gen_srls[217].srl_nx1                                                           |    <0.001 |
|                   gen_srls[218].srl_nx1                                                           |    <0.001 |
|                   gen_srls[219].srl_nx1                                                           |    <0.001 |
|                   gen_srls[220].srl_nx1                                                           |    <0.001 |
|                   gen_srls[221].srl_nx1                                                           |    <0.001 |
|                   gen_srls[222].srl_nx1                                                           |    <0.001 |
|                   gen_srls[223].srl_nx1                                                           |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |     0.006 |
|                 ar_cmd_reg                                                                        |     0.002 |
|                 aw_cmd_reg                                                                        |     0.002 |
|                 b_reg                                                                             |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[0].b_split_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[1].b_split_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[2].b_split_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_wsplitter.gen_wthread_loop[3].b_split_fifo                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                 gen_wsplitter.w_split_fifo                                                        |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                 gen_wsplitter.wsplit_first_offset_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                 gen_wsplitter.wsplit_last_offset_fifo                                             |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|           s00_transaction_regulator                                                               |     0.005 |
|             inst                                                                                  |     0.005 |
|               gen_endpoint.gen_r_multithread.r_multithread                                        |     0.003 |
|                 aid_encode                                                                        |    <0.001 |
|                 allocate_queue                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 cmd_reg                                                                           |     0.001 |
|               gen_endpoint.gen_w_multithread.w_multithread                                        |     0.003 |
|                 aid_encode                                                                        |    <0.001 |
|                 allocate_queue                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 cmd_reg                                                                           |     0.001 |
|         s00_nodes                                                                                 |     0.020 |
|           s00_ar_node                                                                             |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_oh_to_bin_source                                                           |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter           |    <0.001 |
|           s00_r_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.006 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.006 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.006 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.005 |
|                       xpm_memory_base_inst                                                        |     0.005 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter           |    <0.001 |
|           s00_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.028 |
|           s01_mmu                                                                                 |     0.008 |
|             inst                                                                                  |     0.008 |
|               ar_reg_stall                                                                        |     0.001 |
|               ar_sreg                                                                             |     0.001 |
|               aw_reg_stall                                                                        |     0.001 |
|               aw_sreg                                                                             |     0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               gen_wroute_fifo.wroute_fifo                                                         |    <0.001 |
|                 gen_srls[0].srl_nx1                                                               |    <0.001 |
|                 gen_srls[1].srl_nx1                                                               |    <0.001 |
|                 gen_srls[2].srl_nx1                                                               |    <0.001 |
|                 gen_srls[3].srl_nx1                                                               |    <0.001 |
|                 gen_srls[4].srl_nx1                                                               |    <0.001 |
|                 gen_srls[5].srl_nx1                                                               |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                        |    <0.001 |
|               r_sreg                                                                              |     0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |     0.015 |
|             inst                                                                                  |     0.015 |
|               converter.wrap_narrow_inst                                                          |     0.015 |
|                 ar_reg_slice                                                                      |     0.003 |
|                 aw_reg_slice                                                                      |     0.002 |
|                 gen_thread_arb.r_thread_arb                                                       |    <0.001 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[1].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[1].r_payld_fifo                                                   |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[2].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[2].r_payld_fifo                                                   |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[3].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[3].r_payld_fifo                                                   |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |    <0.001 |
|                   gen_srls[41].srl_nx1                                                            |    <0.001 |
|                   gen_srls[42].srl_nx1                                                            |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_payld_fifo                                                                      |     0.001 |
|                   cmd_fifo                                                                        |    <0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[4].srl_nx1                                                           |    <0.001 |
|                     gen_srls[5].srl_nx1                                                           |    <0.001 |
|                     gen_srls[6].srl_nx1                                                           |    <0.001 |
|                     gen_srls[7].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|           s01_transaction_regulator                                                               |     0.005 |
|             inst                                                                                  |     0.005 |
|               gen_endpoint.gen_r_multithread.r_multithread                                        |     0.003 |
|                 aid_encode                                                                        |    <0.001 |
|                 allocate_queue                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 cmd_reg                                                                           |     0.002 |
|               gen_endpoint.gen_w_multithread.w_multithread                                        |     0.003 |
|                 aid_encode                                                                        |    <0.001 |
|                 allocate_queue                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 cmd_reg                                                                           |     0.001 |
|         s01_nodes                                                                                 |     0.019 |
|           s01_ar_node                                                                             |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_aw_node                                                                             |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_oh_to_bin_source                                                           |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter           |    <0.001 |
|           s01_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_oh_to_bin_source                                                           |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter           |    <0.001 |
|           s01_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.014 |
|           ar_switchboard                                                                          |     0.004 |
|             inst                                                                                  |     0.004 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[5].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |     0.002 |
|             inst                                                                                  |     0.002 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[5].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                             |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_onehot_to_binary_encoder                                             |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |     0.005 |
|             inst                                                                                  |     0.005 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                             |     0.002 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_onehot_to_binary_encoder                                             |     0.002 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |     0.003 |
|             inst                                                                                  |     0.003 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[5].inst_opipe_payld                                                          |    <0.001 |
|     smartconnect_1                                                                                |     0.084 |
|       inst                                                                                        |     0.084 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.003 |
|           m00_exit                                                                                |     0.003 |
|             inst                                                                                  |     0.003 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.018 |
|           m00_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.001 |
|                       xpm_memory_base_inst                                                        |     0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.004 |
|           s00_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |     0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |     0.000 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.014 |
|           s00_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.007 |
|           s01_mmu                                                                                 |     0.007 |
|             inst                                                                                  |     0.007 |
|               ar_sreg                                                                             |     0.001 |
|               aw_sreg                                                                             |     0.002 |
|               b_sreg                                                                              |    <0.001 |
|               r_sreg                                                                              |     0.002 |
|               w_sreg                                                                              |     0.002 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s01_nodes                                                                                 |     0.016 |
|           s01_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s02_entry_pipeline                                                                        |     0.004 |
|           s02_mmu                                                                                 |     0.004 |
|             inst                                                                                  |     0.004 |
|               ar_reg_stall                                                                        |    <0.001 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               r_sreg                                                                              |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s02_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |     0.000 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s02_nodes                                                                                 |     0.013 |
|           s02_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |     0.002 |
|                       xpm_memory_base_inst                                                        |     0.002 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_b_node                                                                              |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               inst_mi_handler                                                                     |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.003 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |     0.001 |
|             inst                                                                                  |     0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     smartconnect_2                                                                                |     0.053 |
|       inst                                                                                        |     0.053 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.002 |
|           m00_exit                                                                                |     0.002 |
|             inst                                                                                  |     0.002 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |    <0.001 |
|               w_reg                                                                               |    <0.001 |
|         m00_nodes                                                                                 |     0.014 |
|           m00_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|           m00_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_m_axis_arb_fifo.inst_axis_arb_fifo                                            |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|           m00_b_node                                                                              |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_downsizer.inst_downsizer                                      |    <0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late         |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo                    |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.001 |
|           s00_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s00_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s00_nodes                                                                                 |     0.006 |
|           s00_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s01_entry_pipeline                                                                        |     0.001 |
|           s01_mmu                                                                                 |     0.001 |
|             inst                                                                                  |     0.001 |
|               aw_reg_stall                                                                        |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                      |    <0.001 |
|               w_sreg                                                                              |    <0.001 |
|           s01_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|         s01_nodes                                                                                 |     0.006 |
|           s01_aw_node                                                                             |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s01_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fi_regulator.inst_fi_regulator                                |    <0.001 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.gen_upsizer.inst_upsizer                                          |    <0.001 |
|                   inst_upsizer_target_pipeline                                                    |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s02_entry_pipeline                                                                        |     0.005 |
|           s02_mmu                                                                                 |     0.005 |
|             inst                                                                                  |     0.005 |
|               ar_sreg                                                                             |    <0.001 |
|               aw_sreg                                                                             |    <0.001 |
|               b_sreg                                                                              |    <0.001 |
|               r_sreg                                                                              |     0.002 |
|               w_sreg                                                                              |     0.002 |
|           s02_si_converter                                                                        |    <0.001 |
|             inst                                                                                  |    <0.001 |
|         s02_nodes                                                                                 |     0.014 |
|           s02_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_mem_rep[1].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[1].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_b_node                                                                              |     0.001 |
|             inst                                                                                  |     0.001 |
|               inst_mi_handler                                                                     |     0.001 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_r_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       xpm_memory_base_inst                                                        |     0.004 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s02_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       xpm_memory_base_inst                                                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       xpm_memory_base_inst                                                        |     0.003 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                 |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.001 |
|           ar_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|           w_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_mux_payld                                                            |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|     system_ila_0                                                                                  |     0.037 |
|       inst                                                                                        |     0.037 |
|         g_inst                                                                                    |    <0.001 |
|           inst                                                                                    |    <0.001 |
|             SLOT_0.inst_slot0                                                                     |    <0.001 |
|         ila_lib                                                                                   |     0.036 |
|           inst                                                                                    |     0.036 |
|             ila_core_inst                                                                         |     0.036 |
|               ila_trace_memory_inst                                                               |     0.014 |
|                 SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                     |     0.014 |
|                   inst_blk_mem_gen                                                                |     0.014 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.014 |
|                       valid.cstr                                                                  |     0.014 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[10].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[11].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[12].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[13].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[14].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[1].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[2].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[3].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[4].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[5].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[6].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[7].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[8].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[9].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                 SUBCORE_RAM.trace_block_memory                                                    |    <0.001 |
|                   inst_blk_mem_gen                                                                |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |    <0.001 |
|                       valid.cstr                                                                  |    <0.001 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|               u_ila_cap_ctrl                                                                      |     0.001 |
|                 U_CDONE                                                                           |    <0.001 |
|                 U_NS0                                                                             |    <0.001 |
|                 U_NS1                                                                             |    <0.001 |
|                 u_cap_addrgen                                                                     |     0.001 |
|                   U_CMPRESET                                                                      |    <0.001 |
|                   u_cap_sample_counter                                                            |    <0.001 |
|                     U_SCE                                                                         |    <0.001 |
|                     U_SCMPCE                                                                      |    <0.001 |
|                     U_SCRST                                                                       |    <0.001 |
|                     u_scnt_cmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                   u_cap_window_counter                                                            |    <0.001 |
|                     U_WCE                                                                         |    <0.001 |
|                     U_WHCMPCE                                                                     |    <0.001 |
|                     U_WLCMPCE                                                                     |    <0.001 |
|                     u_wcnt_hcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                     u_wcnt_lcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|               u_ila_regs                                                                          |     0.006 |
|                 MU_SRL[0].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                              |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                              |    <0.001 |
|                 U_XSDB_SLAVE                                                                      |     0.001 |
|                 reg_15                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_16                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_17                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_18                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_19                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_1a                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_6                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_7                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_8                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_80                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_81                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_82                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_83                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_84                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_85                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_887                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_88d                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_890                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_9                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_srl_fff                                                                       |    <0.001 |
|                 reg_stream_ffd                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_stream_ffe                                                                    |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|               u_ila_reset_ctrl                                                                    |    <0.001 |
|                 arm_detection_inst                                                                |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                      |    <0.001 |
|                 halt_detection_inst                                                               |    <0.001 |
|               u_trig                                                                              |     0.007 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |    <0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 U_TM                                                                              |     0.007 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                        |     0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |     0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                        |     0.002 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |     0.002 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|               xsdb_memory_read_inst                                                               |     0.002 |
|         slot_0_ar                                                                                 |     0.000 |
|         slot_0_aw                                                                                 |     0.000 |
|         slot_0_b                                                                                  |     0.000 |
|         slot_0_r                                                                                  |     0.000 |
|         slot_0_w                                                                                  |     0.000 |
|     system_ila_1                                                                                  |     0.192 |
|       inst                                                                                        |     0.192 |
|         g_inst                                                                                    |    <0.001 |
|           inst                                                                                    |    <0.001 |
|             SLOT_0.inst_slot0                                                                     |    <0.001 |
|             SLOT_10.inst_slot0                                                                    |    <0.001 |
|             SLOT_11.inst_slot0                                                                    |    <0.001 |
|             SLOT_2.inst_slot0                                                                     |    <0.001 |
|             SLOT_3.inst_slot0                                                                     |    <0.001 |
|             SLOT_4.inst_slot0                                                                     |    <0.001 |
|             SLOT_6.inst_slot0                                                                     |    <0.001 |
|             SLOT_8.inst_slot0                                                                     |    <0.001 |
|             SLOT_9.inst_slot0                                                                     |    <0.001 |
|         ila_lib                                                                                   |     0.192 |
|           inst                                                                                    |     0.192 |
|             ila_core_inst                                                                         |     0.192 |
|               ila_trace_memory_inst                                                               |     0.106 |
|                 SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                     |     0.027 |
|                   inst_blk_mem_gen                                                                |     0.027 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.027 |
|                       valid.cstr                                                                  |     0.027 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[10].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[11].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[12].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[13].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[14].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[15].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[16].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[17].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[18].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[19].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[1].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[20].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[21].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[22].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[23].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[24].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[25].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[26].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[27].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[28].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[2].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[3].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[4].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[5].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[6].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[7].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[8].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[9].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                 SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                                     |     0.027 |
|                   inst_blk_mem_gen                                                                |     0.027 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.027 |
|                       valid.cstr                                                                  |     0.027 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[10].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[11].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[12].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[13].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[14].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[15].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[16].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[17].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[18].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[19].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[1].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[20].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[21].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[22].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[23].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[24].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[25].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[26].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[27].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[28].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[2].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[3].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[4].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[5].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[6].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[7].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[8].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[9].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                 SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory                                     |     0.027 |
|                   inst_blk_mem_gen                                                                |     0.027 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.027 |
|                       valid.cstr                                                                  |     0.027 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[10].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[11].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[12].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[13].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[14].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[15].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[16].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[17].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[18].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[19].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[1].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[20].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[21].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[22].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[23].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[24].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[25].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[26].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[27].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[28].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[2].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[3].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[4].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[5].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[6].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[7].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[8].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[9].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                 SUBCORE_RAM.trace_block_memory                                                    |     0.025 |
|                   inst_blk_mem_gen                                                                |     0.025 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                          |     0.025 |
|                       valid.cstr                                                                  |     0.025 |
|                         ramloop[0].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[10].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[11].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[12].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[13].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[14].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[15].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[16].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[17].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[18].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[19].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[1].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[20].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[21].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[22].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[23].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[24].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[25].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[2].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[3].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[4].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[5].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[6].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[7].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[8].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|                         ramloop[9].ram.r                                                          |    <0.001 |
|                           prim_noinit.ram                                                         |    <0.001 |
|               u_ila_cap_ctrl                                                                      |     0.003 |
|                 U_CDONE                                                                           |    <0.001 |
|                 U_NS0                                                                             |    <0.001 |
|                 U_NS1                                                                             |    <0.001 |
|                 u_cap_addrgen                                                                     |     0.003 |
|                   U_CMPRESET                                                                      |    <0.001 |
|                   u_cap_sample_counter                                                            |    <0.001 |
|                     U_SCE                                                                         |    <0.001 |
|                     U_SCMPCE                                                                      |    <0.001 |
|                     U_SCRST                                                                       |    <0.001 |
|                     u_scnt_cmp                                                                    |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                   u_cap_window_counter                                                            |    <0.001 |
|                     U_WCE                                                                         |    <0.001 |
|                     U_WHCMPCE                                                                     |    <0.001 |
|                     U_WLCMPCE                                                                     |    <0.001 |
|                     u_wcnt_hcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                     u_wcnt_lcmp                                                                   |    <0.001 |
|                       allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                     |    <0.001 |
|                         DUT                                                                       |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|                           I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                            |    <0.001 |
|                             u_srlA                                                                |    <0.001 |
|                             u_srlB                                                                |    <0.001 |
|                             u_srlC                                                                |    <0.001 |
|                             u_srlD                                                                |    <0.001 |
|               u_ila_regs                                                                          |     0.030 |
|                 MU_SRL[0].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[100].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[101].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[102].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[103].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[104].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[105].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[106].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[107].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[108].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[109].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[10].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[110].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[111].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[112].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[113].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[114].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[115].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[116].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[117].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[118].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[119].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[11].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[120].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[121].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[122].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[123].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[124].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[125].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[126].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[127].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[128].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[129].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[12].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[130].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[131].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[132].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[133].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[134].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[135].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[136].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[137].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[138].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[139].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[13].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[140].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[141].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[142].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[143].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[144].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[145].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[146].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[147].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[148].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[149].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[14].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[150].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[151].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[152].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[153].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[154].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[155].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[156].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[157].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[158].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[159].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[15].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[160].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[161].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[162].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[163].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[164].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[165].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[166].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[167].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[168].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[169].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[16].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[170].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[171].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[172].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[173].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[174].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[175].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[176].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[177].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[178].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[179].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[17].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[180].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[181].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[182].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[183].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[184].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[185].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[186].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[187].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[188].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[189].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[18].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[190].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[191].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[192].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[193].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[194].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[195].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[196].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[197].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[198].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[199].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[19].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[1].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[200].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[201].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[202].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[203].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[204].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[205].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[206].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[207].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[208].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[209].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[20].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[210].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[211].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[212].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[213].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[214].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[215].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[216].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[217].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[218].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[219].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[21].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[220].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[221].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[222].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[223].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[224].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[225].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[226].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[227].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[228].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[229].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[22].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[230].mu_srl_reg                                                            |    <0.001 |
|                 MU_SRL[23].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[24].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[25].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[26].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[27].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[28].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[29].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[2].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[30].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[31].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[32].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[33].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[34].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[35].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[36].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[37].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[38].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[39].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[3].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[40].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[41].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[42].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[43].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[44].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[45].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[46].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[47].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[48].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[49].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[4].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[50].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[51].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[52].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[53].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[54].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[55].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[56].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[57].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[58].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[59].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[5].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[60].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[61].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[62].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[63].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[64].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[65].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[66].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[67].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[68].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[69].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[6].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[70].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[71].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[72].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[73].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[74].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[75].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[76].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[77].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[78].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[79].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[7].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[80].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[81].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[82].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[83].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[84].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[85].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[86].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[87].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[88].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[89].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[8].mu_srl_reg                                                              |    <0.001 |
|                 MU_SRL[90].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[91].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[92].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[93].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[94].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[95].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[96].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[97].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[98].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[99].mu_srl_reg                                                             |    <0.001 |
|                 MU_SRL[9].mu_srl_reg                                                              |    <0.001 |
|                 TC_SRL[0].tc_srl_reg                                                              |    <0.001 |
|                 U_XSDB_SLAVE                                                                      |     0.002 |
|                 reg_15                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_16                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_17                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_18                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_19                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_1a                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_6                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_7                                                                             |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_8                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_80                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_81                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_82                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_83                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_84                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_85                                                                            |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_887                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_88d                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_890                                                                           |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_9                                                                             |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|                 reg_srl_fff                                                                       |    <0.001 |
|                 reg_stream_ffd                                                                    |    <0.001 |
|                   I_EN_CTL_EQ1.U_CTL                                                              |    <0.001 |
|                 reg_stream_ffe                                                                    |    <0.001 |
|                   I_EN_STAT_EQ1.U_STAT                                                            |    <0.001 |
|               u_ila_reset_ctrl                                                                    |    <0.001 |
|                 arm_detection_inst                                                                |    <0.001 |
|                 asyncrounous_transfer.arm_in_transfer_inst                                        |    <0.001 |
|                 asyncrounous_transfer.arm_out_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_in_transfer_inst                                       |    <0.001 |
|                 asyncrounous_transfer.halt_out_transfer_inst                                      |    <0.001 |
|                 halt_detection_inst                                                               |    <0.001 |
|               u_trig                                                                              |     0.029 |
|                 N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                    |     0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                         |     0.001 |
|                     DUT                                                                           |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                               |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                                |    <0.001 |
|                         u_srlA                                                                    |    <0.001 |
|                         u_srlB                                                                    |    <0.001 |
|                         u_srlC                                                                    |    <0.001 |
|                         u_srlD                                                                    |    <0.001 |
|                 U_TM                                                                              |     0.027 |
|                   N_DDR_MODE.G_NMU[0].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[100].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[101].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[102].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[103].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[104].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[105].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[106].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[107].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[108].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[109].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[10].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[110].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[111].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[112].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[113].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[114].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[115].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[116].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[117].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[118].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[119].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[11].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[120].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[121].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[122].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[123].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[124].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[125].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[126].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[127].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[128].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[129].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[12].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[130].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[131].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[132].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[133].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[134].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[135].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[136].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[137].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[138].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[139].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[13].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[140].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[141].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[142].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[143].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[144].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[145].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[146].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[147].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[148].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[149].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[14].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[150].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[151].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[152].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[153].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[154].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[155].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[156].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[157].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[158].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[159].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[15].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[160].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[161].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[162].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[163].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[164].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[165].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[166].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[167].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[168].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[169].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[16].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[170].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[171].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[172].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[173].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[174].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[175].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[176].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[177].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[178].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[179].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[17].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[180].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[181].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[182].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[183].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[184].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[185].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[186].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[187].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[188].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[189].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[18].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[190].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[191].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[192].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[193].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[194].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[195].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[196].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[197].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[198].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[199].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[19].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[1].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[200].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[201].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[202].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[203].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[204].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[205].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[206].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[207].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[208].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[209].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[20].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[210].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[211].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[212].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[213].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[214].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[215].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[216].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[217].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[218].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[219].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[21].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[220].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[221].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[222].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[223].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[224].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[225].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[226].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[227].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[228].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[229].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[22].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[230].U_M                                                       |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[23].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[24].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[25].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[26].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[27].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[28].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[29].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[2].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[30].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[31].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[32].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[33].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[34].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[35].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[36].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[37].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[38].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[39].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[3].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[40].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[41].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[42].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[43].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[44].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[45].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[46].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[47].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[48].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[49].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[4].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[50].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[51].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[52].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[53].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[54].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[55].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[56].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[57].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[58].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[59].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[5].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[60].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[61].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[62].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[63].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[64].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[65].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[66].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[67].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[68].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[69].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[6].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[70].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[71].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[72].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[73].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[74].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[75].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[76].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[77].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[78].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[79].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[7].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[80].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[81].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[82].U_M                                                        |     0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |     0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[83].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[84].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[85].U_M                                                        |     0.002 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |     0.002 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                             |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[86].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[87].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[88].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[89].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[8].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[90].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[91].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[92].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[93].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[94].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[95].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[96].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[97].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[98].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[99].U_M                                                        |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                   N_DDR_MODE.G_NMU[9].U_M                                                         |    <0.001 |
|                     allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                       |    <0.001 |
|                       DUT                                                                         |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|                         I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                              |    <0.001 |
|                           u_srlA                                                                  |    <0.001 |
|                           u_srlB                                                                  |    <0.001 |
|                           u_srlC                                                                  |    <0.001 |
|                           u_srlD                                                                  |    <0.001 |
|               xsdb_memory_read_inst                                                               |     0.005 |
|         slot_0_ar                                                                                 |     0.000 |
|         slot_0_aw                                                                                 |     0.000 |
|         slot_0_b                                                                                  |     0.000 |
|         slot_0_r                                                                                  |     0.000 |
|         slot_0_w                                                                                  |     0.000 |
|         slot_10_ar                                                                                |     0.000 |
|         slot_10_aw                                                                                |     0.000 |
|         slot_10_b                                                                                 |     0.000 |
|         slot_10_r                                                                                 |     0.000 |
|         slot_10_w                                                                                 |     0.000 |
|         slot_11_ar                                                                                |     0.000 |
|         slot_11_aw                                                                                |     0.000 |
|         slot_11_b                                                                                 |     0.000 |
|         slot_11_r                                                                                 |     0.000 |
|         slot_11_w                                                                                 |     0.000 |
|         slot_2_ar                                                                                 |     0.000 |
|         slot_2_aw                                                                                 |     0.000 |
|         slot_2_b                                                                                  |     0.000 |
|         slot_2_r                                                                                  |     0.000 |
|         slot_2_w                                                                                  |     0.000 |
|         slot_3_ar                                                                                 |     0.000 |
|         slot_3_aw                                                                                 |     0.000 |
|         slot_3_b                                                                                  |     0.000 |
|         slot_3_r                                                                                  |     0.000 |
|         slot_3_w                                                                                  |     0.000 |
|         slot_4_ar                                                                                 |     0.000 |
|         slot_4_aw                                                                                 |     0.000 |
|         slot_4_b                                                                                  |     0.000 |
|         slot_4_r                                                                                  |     0.000 |
|         slot_4_w                                                                                  |     0.000 |
|         slot_6_ar                                                                                 |     0.000 |
|         slot_6_aw                                                                                 |     0.000 |
|         slot_6_b                                                                                  |     0.000 |
|         slot_6_r                                                                                  |     0.000 |
|         slot_6_w                                                                                  |     0.000 |
|         slot_8_ar                                                                                 |     0.000 |
|         slot_8_aw                                                                                 |     0.000 |
|         slot_8_b                                                                                  |     0.000 |
|         slot_8_r                                                                                  |     0.000 |
|         slot_8_w                                                                                  |     0.000 |
|         slot_9_ar                                                                                 |     0.000 |
|         slot_9_aw                                                                                 |     0.000 |
|         slot_9_b                                                                                  |     0.000 |
|         slot_9_r                                                                                  |     0.000 |
|         slot_9_w                                                                                  |     0.000 |
|     vio_0                                                                                         |    <0.001 |
|       inst                                                                                        |    <0.001 |
|         DECODER_INST                                                                              |    <0.001 |
|         PROBE_OUT_ALL_INST                                                                        |    <0.001 |
|           G_PROBE_OUT[0].PROBE_OUT0_INST                                                          |    <0.001 |
|           G_PROBE_OUT[1].PROBE_OUT0_INST                                                          |    <0.001 |
|         U_XSDB_SLAVE                                                                              |    <0.001 |
|     zynq_ultra_ps_e_0                                                                             |     2.723 |
|       inst                                                                                        |     2.723 |
+---------------------------------------------------------------------------------------------------+-----------+


