

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         150 # DRAM latency (default 30)
-dram_write_latency                   150 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               adda8e58574106fd26e85d273a499eea  /home/pli11/Desktop/re_test/megakv/delete/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/delete/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/delete/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_deleteP7ielem_sP8bucket_sii : hostFun 0x0x40246f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_deleteP7ielem_sP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' : regs=15, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmuP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmoP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z16hash_delete_nvmbP7ielem_sP8bucket_sii' : regs=17, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40231f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402225, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmuP7ielem_sP8bucket_sii : hostFun 0x0x402108, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmoP7ielem_sP8bucket_sii : hostFun 0x0x401f95, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_delete_nvmbP7ielem_sP8bucket_sii : hostFun 0x0x401e22, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0d8b6768..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0d8b6760..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0d8b675c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0d8b6758..

GPGPU-Sim PTX: cudaLaunch for 0x0x40246f (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hash_deleteP7ielem_sP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z11hash_deleteP7ielem_sP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x980 (run.1.sm_70.ptx:504) @%p4 bra BB5_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (run.1.sm_70.ptx:583) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa20 (run.1.sm_70.ptx:527) @%p6 bra BB5_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (run.1.sm_70.ptx:534) mov.u32 %r20, -1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa68 (run.1.sm_70.ptx:539) @%p7 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa0 (run.1.sm_70.ptx:550) shr.s32 %r26, %r6, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa88 (run.1.sm_70.ptx:544) @%p8 bra BB5_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa0 (run.1.sm_70.ptx:550) shr.s32 %r26, %r6, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xab8 (run.1.sm_70.ptx:553) @%p9 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb50 (run.1.sm_70.ptx:577) cvt.u32.u64%r38, %rd4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb18 (run.1.sm_70.ptx:566) @%p10 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb50 (run.1.sm_70.ptx:577) cvt.u32.u64%r38, %rd4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb38 (run.1.sm_70.ptx:571) @%p11 bra BB5_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb50 (run.1.sm_70.ptx:577) cvt.u32.u64%r38, %rd4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb68 (run.1.sm_70.ptx:580) @%p12 bra BB5_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb70 (run.1.sm_70.ptx:583) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hash_deleteP7ielem_sP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hash_deleteP7ielem_sP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z11hash_deleteP7ielem_sP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hash_deleteP7ielem_sP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hash_deleteP7ielem_sP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 93643
gpu_sim_insn = 15730188
gpu_ipc =     167.9804
gpu_tot_sim_cycle = 93643
gpu_tot_sim_insn = 15730188
gpu_tot_ipc =     167.9804
gpu_tot_issued_cta = 8
gpu_occupancy = 49.1218% 
gpu_tot_occupancy = 49.1218% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3622
partiton_level_parallism_total  =       2.3622
partiton_level_parallism_util =       2.7110
partiton_level_parallism_util_total  =       2.7110
L2_BW  =      85.5678 GB/Sec
L2_BW_total  =      85.5678 GB/Sec
gpu_total_sim_rate=91454

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 61446, Miss = 20068, Miss_rate = 0.327, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 61447, Miss = 19835, Miss_rate = 0.323, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 61447, Miss = 19766, Miss_rate = 0.322, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 61449, Miss = 19914, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 61444, Miss = 19950, Miss_rate = 0.325, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 61440, Miss = 20018, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 61446, Miss = 19896, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61449, Miss = 20004, Miss_rate = 0.326, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 491568
	L1D_total_cache_misses = 159451
	L1D_total_cache_miss_rate = 0.3244
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.475
	L1D_cache_fill_port_util = 0.223
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 266581
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 83245
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 426032
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2450, 2468, 2450, 2450, 2450, 2450, 2468, 2450, 2450, 
gpgpu_n_tot_thrd_icount = 20080768
gpgpu_n_tot_w_icount = 627524
gpgpu_n_stall_shd_mem = 327620
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 155666
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2883980
gpgpu_n_store_insn = 65536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 32768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 327620
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26553	W0_Idle:19705	W0_Scoreboard:2122666	W1:108	W2:0	W3:162	W4:147294	W5:0	W6:0	W7:0	W8:216	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:479744
single_issue_nums: WS0:156872	WS1:156854	WS2:156890	WS3:156908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1245328 {8:155666,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2621440 {40:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6226640 {40:155666,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 524288 {8:65536,}
maxmflatency = 676 
max_icnt2mem_latency = 26 
maxmrqlatency = 273 
max_icnt2sh_latency = 22 
averagemflatency = 317 
avg_icnt2mem_latency = 23 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:84127 	49797 	1891 	3521 	7400 	8857 	2719 	263 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	83083 	137709 	410 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	221202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	193112 	26629 	1452 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	173 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         2         2         2         2         6         8         8         8         5         5         2         2         2         2 
dram[1]:         2         2         2         2         2         2        10         4         5         7         6         7         4         2         2         4 
dram[2]:         3         2         2         2         2         4         3         6         7         7        10         6         2         2         2         4 
dram[3]:         2         2         2         2         2         2         3         8         5         5         6         7         2         2         2         4 
dram[4]:         2         2         3         2         2         2         3         4         7         4         6         6         2         2         2         2 
dram[5]:         2         2         2         2         6         3         4         5         5         7         6         5         2         2         2         2 
dram[6]:         2         2         2         2         2         2         4         3         4         8         8         5         2         2         2         2 
dram[7]:         3         3         2         2         2         3         3         4         4         6         7         7         2         2         2         2 
dram[8]:         2         2         2         2         2         2         3         4         6         6         5         4         2         2         3         2 
dram[9]:         2         2         2         2         2         2         4         4         4         6        11         7         2         4         2         2 
dram[10]:         2         2         2         2         2         2         5        12         6         7         5        13         2         2         2         2 
dram[11]:         2         2         2         2         2         4         4         7         8         7         6         7         2         2         2         2 
dram[12]:         2         2         2         2         2         2         4         6         5         6         9         7         2         3         2         2 
dram[13]:         2         2         2         2         2         2         6         4         4         6         5         8         2         2         2         2 
dram[14]:         2         2         4         2         2         2         5         5        12         8         7         7         2         2         2         4 
dram[15]:         2         2         2         2         2         2         4         4         8         7         8         9         2         2         2         2 
dram[16]:         2         2         2         2         2         2         3         4         6        10         9         8         2         2         2         2 
dram[17]:         3         2         3         2         2         2         3         3         4         7         7         6         2         2         2         4 
dram[18]:         2         2         2         2         2         3         4         5         9         8         8         7         2         3         2         2 
dram[19]:         2         3         2         2         2         2         6         2         4         5         8         9         2         2         2         2 
dram[20]:         2         2         2         2         2         2         6         6         4        10         5         7         2         2         2         2 
dram[21]:         2         2         3         2         2         2         4         4         8        10         8        11         2         2         3         2 
dram[22]:         2         2         2         2         4         4         5         3         4         5         7         7         2         2         2         2 
dram[23]:         2         2         2         2         2         4         3         4         9         5         8        12         2         2         2         2 
dram[24]:         2         2         2         2         2         2         4         8        11         5         8         6         2         2         2         3 
dram[25]:         2         2         2         2         4         3         4         8         5         8         6        11         2         2         2         2 
dram[26]:         4         2         2         2         4         2         4         6         6         7         9         4         3         2         2         2 
dram[27]:         2         2         2         3         3         2         4         4         6         7         6         7         2         2         2         3 
dram[28]:         2         2         2         2         2         4         4         4         8         6         6        12         2         2         2         2 
dram[29]:         2         2         2         2         2         2         5         4         7         4         8        11         2         2         2         2 
dram[30]:         2         2         2         2         2         2         3         4         7         8         5        10         2         2         2         3 
dram[31]:         2         2         2         2         2         2         4         6         7        10        12         9         2         2         2         2 
maximum service time to same row:
dram[0]:      5818      5811      5798      5815      5864      5819      5951      5812      5795      5850      5788      5787      7422      5800      5838      5831 
dram[1]:      5927      5826      5779      5788      5831      5823      5859      5832      5808      7449      5870      7217      5790      5834      5838      7386 
dram[2]:      5854      5943      7203      5870      5815      5931      5787      5923      5961      5838      5804      5800      5807      5796      7445      7365 
dram[3]:      5796      7400      7343      5827      5863      5859      7055      5788      5811      5808      5867      7181      5804      5876      5826      9756 
dram[4]:      5826      5811      5875      5815      5945      5835      7109      5860      5788      5880      5930      5944      5822      5831      5804      5867 
dram[5]:      5831      5963      5804      7023      5835      5779      5928      5850      5862      5854      5796      5822      5943      5856      5838      5874 
dram[6]:      5875      5945      5957      7042      5858      7215      5879      5783      5903      5878      5964      5810      5803      5955      5890      5782 
dram[7]:      5866      5927      7112      5931      5932      7344      5854      5859      5780      5826      7157      5790      7137      5862      5782      7413 
dram[8]:      5818      5903      5831      5826      5895      5806      5788      5855      7252      5875      5927      5854      5804      5822      5838      5867 
dram[9]:      5788      5822      5795      7181      7351      5959      5826      5823      7307      5804      7442      5807      5914      5867      5798      5818 
dram[10]:      5808      5795      5957      5800      5899      8810      5834      5898      5855      5782      5815      5876      5906      5874      5943      5827 
dram[11]:      5810      7145      5862      5811      5815      5851      5834      5855      5783      5807      5796      5780      5782      5812      5870      7113 
dram[12]:      5927      5804      5838      5903      5960      7304      5938      5858      5894      5810      5808     10949      5811      5907      5779      7418 
dram[13]:      5796      5863      5815      5804      5851      5931      5807      5964      5800      5808      5819      5835      5862      5798      5802      5870 
dram[14]:      5875      7074      5922      5826      5814      5862      5830      5850      5827      5818      5928      7288      5796      5890      5927      5911 
dram[15]:      5824      5803      5822      5823      5790      5887      7473      5826      5795      5807      5874      5782      5899      5779      5791      5811 
dram[16]:      5955      5806      5812      5819      5807      5874      5788      5878      5804      5808      5790      8733      5823      5834      5871      5796 
dram[17]:      5811      7089      5862      5939      5879      7446      5899      7324      5922      5822      5863      7153      5818      5866      5795      5835 
dram[18]:      5835      5796      5827      5894      5947      7079      5836      5902      5895      5811      5803      5855      5957      7201      5858      7426 
dram[19]:      5938      7525      5788      5878      5894      5912      5859      5780      7051      5800      8497      5961      5822      5790      5806      5890 
dram[20]:      5854      7453      5808      5815      5807      5834      5811      5951      5788      5802      5790      5855      5806      7406      5835      5899 
dram[21]:      5911      5815      5838      5851      5863      5939      5839      5830      5807      5906      7347      5780      5806      7058      7283      5871 
dram[22]:      5839      5808      5788      5783      5811      5832      5850      5871      5911      5923      5867      5780      5838      5831      5795      7247 
dram[23]:      5808      5787      5850      5824      7256      5802      5867      5855      5964      7089      5961      5823      5827      5836      5780      5851 
dram[24]:      5800      5854      5834      5924      5806      5827      7444      5802      5779      5807      5894      5948      5895      5804      5931      5803 
dram[25]:      5811      5787      5930      5818      5862      5827      7153      5804      5938      5779      5888      5780      5810      5854      7311      7088 
dram[26]:      5822      5862      5931      5938      5827      5871      5863      5851      5907      5798      5870      5782      5780      5803      5787      5887 
dram[27]:      5927      5859      5811      5780      5796      5815      5810      5834      5823      5890      5826      8273      7450      5899      5790      5802 
dram[28]:      5788      5795      5858      5859      5932      5951      5815      5875      5798      7426      5876      5894      5870      5818      5940      5955 
dram[29]:      5826      5796      5831      5839      5780      5815      5788      5875      7101      5818      5957      5912      5835      5828      5787      5808 
dram[30]:      5798      5788      5807      5874      5851      5850      7273      5855      5800      7508      5835      5930      5867      5834      5822      5799 
dram[31]:      5780      5858      5810      5855      5800      5872      5798      5879      5806      5811      5863      5790      5783      5782      5870      5787 
average row accesses per activate:
dram[0]:  1.097473  1.077703  1.120000  1.096154  1.111511  1.113208  1.143333  1.142857  1.218750  1.220472  1.193443  1.251908  1.062112  1.097222  1.118182  1.131455 
dram[1]:  1.063830  1.150000  1.072727  1.096552  1.100000  1.079310  1.167382  1.118750  1.133987  1.175084  1.170029  1.234201  1.097826  1.102881  1.164319  1.115385 
dram[2]:  1.100402  1.120536  1.073718  1.087108  1.137339  1.125000  1.130081  1.123077  1.161870  1.167260  1.233716  1.146199  1.098214  1.138528  1.082474  1.098246 
dram[3]:  1.119048  1.082143  1.097015  1.085271  1.077703  1.089552  1.095385  1.148289  1.183824  1.154341  1.197452  1.184953  1.125581  1.120968  1.134387  1.118774 
dram[4]:  1.131274  1.111511  1.128099  1.131707  1.120000  1.144105  1.109091  1.146789  1.144695  1.191057  1.227586  1.221739  1.133891  1.121212  1.135965  1.120301 
dram[5]:  1.089744  1.094203  1.070122  1.072202  1.073746  1.123134  1.125448  1.156934  1.212903  1.201413  1.169492  1.316872  1.106164  1.065217  1.096085  1.127854 
dram[6]:  1.125000  1.054054  1.089347  1.109091  1.079861  1.187500  1.136213  1.135135  1.155462  1.162079  1.247104  1.180064  1.123404  1.072727  1.096774  1.100358 
dram[7]:  1.129555  1.135593  1.106227  1.123188  1.087413  1.120968  1.162162  1.089552  1.153846  1.160000  1.246269  1.296000  1.153509  1.111524  1.095745  1.128319 
dram[8]:  1.100372  1.104377  1.127660  1.122047  1.118518  1.063604  1.115646  1.161943  1.172794  1.204301  1.147632  1.253968  1.087248  1.120332  1.133333  1.079422 
dram[9]:  1.095588  1.113402  1.082474  1.094890  1.083333  1.165854  1.115385  1.108911  1.176030  1.130699  1.199357  1.202749  1.113879  1.134545  1.139640  1.101562 
dram[10]:  1.074830  1.116541  1.096296  1.066667  1.069307  1.084211  1.223301  1.142857  1.151943  1.204545  1.171821  1.217391  1.136170  1.111111  1.092664  1.112727 
dram[11]:  1.117391  1.058419  1.096234  1.098425  1.121864  1.069079  1.212871  1.165323  1.176056  1.192308  1.191419  1.295154  1.109375  1.113139  1.136000  1.125523 
dram[12]:  1.097826  1.099315  1.083916  1.137615  1.097902  1.142322  1.140625  1.150183  1.126888  1.131148  1.211073  1.255906  1.079114  1.105455  1.092527  1.131222 
dram[13]:  1.115672  1.158140  1.092308  1.159664  1.127413  1.135965  1.172131  1.155844  1.174051  1.180392  1.172727  1.199336  1.093103  1.111111  1.068259  1.072243 
dram[14]:  1.095238  1.119522  1.117021  1.106996  1.112000  1.091912  1.120521  1.238095  1.225681  1.155963  1.157191  1.195946  1.085809  1.106481  1.087121  1.090909 
dram[15]:  1.134752  1.133621  1.070671  1.146018  1.078370  1.103053  1.093750  1.134100  1.279412  1.228571  1.285141  1.192429  1.148438  1.106870  1.112450  1.095057 
dram[16]:  1.095057  1.092466  1.078498  1.099567  1.096154  1.061151  1.091177  1.103704  1.189003  1.190184  1.228873  1.202532  1.087108  1.093863  1.087273  1.092742 
dram[17]:  1.115880  1.067524  1.141593  1.092050  1.083612  1.122605  1.116000  1.116667  1.189964  1.167224  1.204778  1.181303  1.076087  1.080386  1.102459  1.103976 
dram[18]:  1.106481  1.089655  1.112000  1.119149  1.125984  1.097015  1.111554  1.200873  1.201550  1.190813  1.220280  1.209836  1.107438  1.117647  1.089888  1.088889 
dram[19]:  1.104651  1.137778  1.160870  1.129032  1.069536  1.161572  1.156134  1.109091  1.173611  1.176101  1.216393  1.215827  1.050000  1.097315  1.110320  1.192708 
dram[20]:  1.075758  1.103571  1.155660  1.106061  1.104089  1.094737  1.143382  1.148000  1.169550  1.309091  1.232727  1.251799  1.108333  1.088235  1.072607  1.119565 
dram[21]:  1.145631  1.082474  1.127273  1.097643  1.098182  1.113208  1.074303  1.168350  1.221402  1.213768  1.219512  1.229452  1.080769  1.150215  1.134831  1.113793 
dram[22]:  1.105882  1.104418  1.132296  1.093426  1.091743  1.082019  1.146429  1.093939  1.181538  1.183391  1.232143  1.270588  1.067340  1.086792  1.108000  1.106870 
dram[23]:  1.122530  1.107639  1.084388  1.068182  1.103321  1.181818  1.076412  1.120438  1.180077  1.191837  1.187302  1.262774  1.083086  1.132812  1.072165  1.081181 
dram[24]:  1.071174  1.044872  1.116541  1.129555  1.124424  1.156379  1.154867  1.182186  1.209877  1.163763  1.304167  1.203571  1.114754  1.088028  1.100671  1.107639 
dram[25]:  1.109312  1.106557  1.160000  1.120000  1.143969  1.123595  1.105263  1.148148  1.166667  1.193133  1.192547  1.205970  1.087379  1.102273  1.135371  1.076364 
dram[26]:  1.166667  1.102990  1.083942  1.125000  1.107807  1.102767  1.111969  1.101156  1.167939  1.194805  1.255061  1.170492  1.124514  1.081560  1.118774  1.117845 
dram[27]:  1.095395  1.108209  1.128440  1.073718  1.110345  1.129707  1.100000  1.105455  1.163265  1.168539  1.134111  1.267176  1.117925  1.087302  1.090278  1.084249 
dram[28]:  1.119048  1.135246  1.131687  1.103321  1.082803  1.155844  1.106227  1.133333  1.254902  1.203571  1.161017  1.199346  1.082822  1.119718  1.095563  1.076271 
dram[29]:  1.099379  1.097744  1.094406  1.122172  1.104000  1.083612  1.127660  1.111913  1.233333  1.177536  1.193443  1.257353  1.076364  1.089965  1.118110  1.085409 
dram[30]:  1.101887  1.085106  1.052023  1.111111  1.106061  1.103093  1.124542  1.089783  1.176871  1.218391  1.193939  1.200637  1.098305  1.081325  1.073944  1.083969 
dram[31]:  1.094890  1.064057  1.083045  1.079137  1.120301  1.095420  1.126761  1.164835  1.170807  1.217228  1.209150  1.267399  1.120996  1.098182  1.096000  1.108787 
average row locality = 158578/140082 = 1.132037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       262       278       218       298       272       254       300       298       280       270       318       296       292       276       214       202 
dram[1]:       304       256       254       270       266       264       232       310       300       308       356       294       266       228       218       280 
dram[2]:       240       214       286       270       228       238       248       312       288       292       284       342       322       230       264       260 
dram[3]:       236       264       256       236       270       252       316       266       284       314       336       334       208       242       252       252 
dram[4]:       260       280       240       204       244       230       262       228       316       266       316       252       232       228       230       260 
dram[5]:       286       262       298       256       302       264       272       284       330       300       358       282       282       288       254       216 
dram[6]:       242       274       276       216       266       226       306       224       238       326       286       320       234       308       238       266 
dram[7]:       238       236       266       274       272       240       270       256       262       308       294       286       228       266       270       220 
dram[8]:       252       286       276       246       260       262       284       252       280       300       354       284       284       236       242       258 
dram[9]:       256       278       268       262       292       210       278       292       274       318       336       314       268       262       218       244 
dram[10]:       270       254       262       296       282       272       222       270       284       280       308       298       230       250       244       250 
dram[11]:       228       264       228       244       274       278       214       260       304       298       318       258       242       266       250       236 
dram[12]:       264       276       260       222       268       262       254       276       332       312       306       286       294       260       260       212 
dram[13]:       260       222       246       242       250       234       248       236       328       266       338       326       270       252       274       248 
dram[14]:       258       244       278       234       240       250       296       258       280       336       304       326       284       204       242       246 
dram[15]:       282       234       250       226       294       250       268       260       306       316       292       342       258       240       240       242 
dram[16]:       252       276       270       220       240       258       324       266       308       342       300       329       270       262       256       230 
dram[17]:       226       284       232       222       276       258       242       286       294       306       314       360       258       286       238       300 
dram[18]:       204       268       248       228       252       248       246       244       276       298       316       336       236       244       256       262 
dram[19]:       248       228       232       214       278       232       272       270       300       330       328       304       262       284       276       202 
dram[20]:       254       272       208       246       258       274       274       258       296       260       310       302       228       252       282       270 
dram[21]:       204       264       270       282       266       244       300       306       298       288       312       320       236       238       260       280 
dram[22]:       242       240       248       272       304       294       276       314       336       300       306       296       280       242       238       246 
dram[23]:       244       274       224       282       260       244       288       270       268       251       336       316       304       248       264       256 
dram[24]:       266       286       256       246       216       244       236       250       268       288       276       298       236       268       286       274 
dram[25]:       238       240       248       272       256       258       296       270       296       246       340       358       292       246       224       252 
dram[26]:       224       282       258       248       258       236       246       332       274       314       284       318       258       266       254       282 
dram[27]:       284       256       216       288       280       238       290       270       308       278       334       300       204       234       268       248 
dram[28]:       244       240       238       250       292       232       262       254       286       296       348       326       302       280       278       324 
dram[29]:       304       248       274       222       240       280       278       264       294       290       314       306       248       276       250       258 
dram[30]:       252       257       312       262       250       278       262       308       300       274       340       332       282       304       260       244 
dram[31]:       256       262       272       262       262       242       274       276       330       290       322       312       272       260       230       230 
total dram reads = 138113
bank skew: 360/202 = 1.78
chip skew: 4534/4048 = 1.12
number of total write accesses:
dram[0]:        42        41        34        44        37        41        43        46        32        40        46        32        50        40        32        39 
dram[1]:        46        43        41        48        42        49        40        48        47        41        50        38        37        40        30        39 
dram[2]:        34        37        49        42        37        32        30        53        35        36        38        50        48        33        51        53 
dram[3]:        46        39        38        44        49        40        40        36        38        45        40        44        34        36        36        40 
dram[4]:        33        29        33        28        36        32        43        22        41        27        40        29        39        31        29        38 
dram[5]:        54        40        55        41        62        37        42        33        47        40        56        38        41        55        54        31 
dram[6]:        28        38        41        28        45        40        36        28        37        54        37        47        30        46        34        41 
dram[7]:        41        32        36        36        39        38        31        36        39        40        40        38        35        33        39        35 
dram[8]:        44        42        42        39        42        39        44        35        39        36        58        32        40        35        47        41 
dram[9]:        42        46        47        38        46        29        41        44        40        54        38        36        45        50        35        38 
dram[10]:        46        43        34        40        42        37        30        42        42        38        33        38        37        30        39        56 
dram[11]:        29        44        34        35        39        47        31        29        30        43        43        36        42        39        34        33 
dram[12]:        39        45        50        26        46        43        38        38        41        33        44        33        47        44        47        38 
dram[13]:        39        27        39        34        42        25        38        31        44        36        49        35        47        38        39        34 
dram[14]:        41        37        37        35        38        48        48        28        35        42        42        29        45        35        45        42 
dram[15]:        38        29        53        33        50        39        47        36        42        28        28        36        36        50        37        46 
dram[16]:        36        43        46        34        45        37        47        32        38        46        49        51        42        41        43        41 
dram[17]:        34        48        26        39        48        35        37        49        39        43        39        57        39        50        31        62 
dram[18]:        35        48        30        35        34        46        33        31        34        39        33        33        32        41        35        32 
dram[19]:        37        28        35        31        46        34        39        35        38        44        43        34        53        43        36        27 
dram[20]:        30        37        37        46        39        38        37        29        42        28        29        46        38        44        43        39 
dram[21]:        32        51        40        44        36        51        47        41        33        47        38        39        45        30        43        43 
dram[22]:        40        35        43        44        53        49        45        47        48        42        40        28        37        46        39        44 
dram[23]:        40        45        33        47        39        29        36        37        40        41        38        30        61        42        48        37 
dram[24]:        35        40        41        33        28        37        25        42        26        46        37        39        36        41        42        45 
dram[25]:        36        30        42        36        38        42        40        40        47        32        44        46        44        45        36        44 
dram[26]:        35        50        39        40        40        43        42        49        32        54        26        39        31        39        38        50 
dram[27]:        49        41        30        47        42        32        51        34        34        34        55        32        33        40        46        49 
dram[28]:        38        37        37        49        48        35        40        35        34        41        63        41        51        38        43        57 
dram[29]:        50        44        39        26        36        44        40        44        39        35        50        36        48        39        34        47 
dram[30]:        40        49        52        48        42        43        45        44        46        44        54        45        42        55        45        40 
dram[31]:        44        37        41        38        36        45        46        42        47        35        48        34        43        42        44        35 
total dram writes = 20484
bank skew: 63/22 = 2.86
chip skew: 734/530 = 1.38
average mf latency per bank:
dram[0]:        463       464       471       464       472       463       442       442       447       429       417       423       422       429       424       413
dram[1]:        465       458       463       456       462       453       442       452       427       437       419       416       430       421       427       428
dram[2]:        471       463       458       463       463       474       458       441       442       442       421       418       430       430       413       407
dram[3]:        456       466       467       454       447       465       456       453       433       429       422       419       417       424       428       426
dram[4]:        477       483       473       480       471       473       446       484       439       453       420       441       417       430       434       427
dram[5]:        449       471       448       465       438       468       445       459       428       431       414       414       429       414       407       430
dram[6]:        483       475       464       481       457       457       463       474       443       417       416       422       431       427       427       425
dram[7]:        459       472       471       472       471       464       464       469       444       431       419       413       424       432       428       422
dram[8]:        457       465       463       466       462       468       447       456       432       432       416       424       430       426       406       426
dram[9]:        460       456       457       466       460       476       443       450       432       425       427       428       417       416       422       422
dram[10]:        457       459       475       471       465       473       462       444       430       434       442       418       423       438       425       401
dram[11]:        479       462       471       472       467       455       459       468       451       426       424       424       420       426       435       430
dram[12]:        465       458       454       488       453       459       453       454       436       456       418       427       428       419       416       412
dram[13]:        466       484       464       469       458       487       450       458       424       434       419       433       418       425       430       433
dram[14]:        464       468       473       471       465       452       440       460       436       442       425       440       425       420       418       421
dram[15]:        469       480       445       470       456       464       448       450       419       445       432       437       433       404       421       412
dram[16]:        471       461       456       469       453       468       449       462       432       428       409       417       426       428       421       416
dram[17]:        470       456       485       464       456       467       453       443       440       427       424       411       426       420       431       407
dram[18]:        466       452       480       474       467       453       466       449       441       440       432       429       428       422       429       438
dram[19]:        468       481       469       477       458       469       441       465       435       432       419       427       408       424       432       431
dram[20]:        480       469       461       452       464       471       451       465       432       432       433       410       421       416       423       429
dram[21]:        474       451       464       460       471       445       447       442       441       425       427       421       413       431       418       428
dram[22]:        464       470       457       459       446       461       437       443       426       426       415       434       439       414       419       417
dram[23]:        463       460       475       457       466       470       459       450       432       429       435       431       412       419       418       427
dram[24]:        477       468       462       477       486       465       486       442       452       422       415       425       422       425       427       419
dram[25]:        469       482       464       472       464       457       453       446       422       439       424       423       427       415       420       421
dram[26]:        468       456       467       463       460       455       446       448       445       408       437       420       435       426       427       415
dram[27]:        453       461       478       460       463       478       434       456       442       459       419       427       420       419       421       408
dram[28]:        463       467       464       451       458       462       450       454       428       424       403       418       420       432       424       418
dram[29]:        455       459       466       487       467       456       441       441       428       444       415       422       412       433       435       416
dram[30]:        461       454       458       455       463       461       443       453       425       421       407       420       427       416       416       421
dram[31]:        457       470       465       469       470       454       443       446       424       435       415       425       425       424       412       422
maximum mf latency per bank:
dram[0]:        559       486       466       574       473       503       557       496       519       488       582       464       519       553       485       525
dram[1]:        560       501       494       530       635       489       487       578       521       482       593       559       497       565       482       515
dram[2]:        469       466       523       487       455       480       487       518       509       516       508       483       542       654       493       514
dram[3]:        545       497       512       493       544       479       494       507       513       518       576       509       527       482       509       548
dram[4]:        560       499       488       500       469       461       509       454       509       568       520       479       534       480       481       467
dram[5]:        506       543       494       527       512       506       549       542       631       496       589       490       523       520       498       505
dram[6]:        516       508       524       499       481       524       577       532       518       498       508       587       452       514       449       509
dram[7]:        476       501       538       498       552       521       477       555       471       551       525       535       538       498       487       600
dram[8]:        475       496       512       505       503       476       520       542       482       550       634       493       487       541       461       568
dram[9]:        507       474       547       466       525       491       468       494       466       508       510       515       472       547       494       488
dram[10]:        521       506       507       504       527       495       504       524       499       529       494       498       505       513       496       519
dram[11]:        468       565       503       485       498       481       529       498       491       540       534       474       548       523       572       487
dram[12]:        533       525       509       498       494       493       553       495       508       476       498       655       676       476       494       538
dram[13]:        502       514       483       483       488       528       550       467       549       478       503       652       474       521       497       499
dram[14]:        497       488       474       517       487       539       527       537       487       536       536       616       525       473       517       530
dram[15]:        482       505       489       446       512       461       498       488       510       476       509       510       484       494       482       517
dram[16]:        558       495       561       489       479       490       540       520       544       522       487       515       557       517       503       492
dram[17]:        502       516       479       484       483       509       457       473       524       505       558       516       465       505       483       569
dram[18]:        475       508       516       474       498       548       495       488       512       609       491       491       448       535       495       458
dram[19]:        496       459       493       486       527       487       506       475       489       525       486       513       507       484       482       446
dram[20]:        475       521       478       479       492       534       511       518       512       527       497       480       468       488       465       459
dram[21]:        481       519       488       499       502       505       520       506       639       536       511       524       482       465       470       592
dram[22]:        493       484       504       501       548       560       508       491       533       507       498       472       525       558       486       500
dram[23]:        479       537       548       481       514       458       498       501       500       484       534       489       603       482       546       478
dram[24]:        514       491       510       477       497       522       475       536       510       664       526       495       538       490       550       512
dram[25]:        481       507       535       479       557       493       507       563       551       516       504       511       504       536       524       516
dram[26]:        488       506       572       513       504       475       486       601       526       537       534       525       492       513       538       462
dram[27]:        486       500       483       509       487       532       489       488       517       586       554       556       488       490       518       496
dram[28]:        479       500       479       541       510       460       502       477       518       508       529       500       573       490       497       485
dram[29]:        505       495       472       476       494       482       510       499       510       529       591       511       513       506       484       549
dram[30]:        494       568       512       519       527       483       498       502       492       564       538       585       540       529       500       489
dram[31]:        479       483       474       511       536       482       491       510       518       529       524       519       489       495       532       463
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57145 n_act=4374 n_pre=4358 n_ref_event=0 n_req=4967 n_rd=4328 n_rd_L2_A=0 n_write=0 n_wr_bk=639 bw_util=0.07064
n_activity=61640 dram_eff=0.08058
bk0: 262a 62129i bk1: 278a 61802i bk2: 218a 63675i bk3: 298a 61156i bk4: 272a 62124i bk5: 254a 62474i bk6: 300a 61449i bk7: 298a 61277i bk8: 280a 63030i bk9: 270a 63014i bk10: 318a 61255i bk11: 296a 62840i bk12: 292a 60813i bk13: 276a 61745i bk14: 214a 63999i bk15: 202a 63981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.119388
Row_Buffer_Locality_read = 0.136784
Row_Buffer_Locality_write = 0.001565
Bank_Level_Parallism = 2.486777
Bank_Level_Parallism_Col = 1.632610
Bank_Level_Parallism_Ready = 1.083551
write_to_read_ratio_blp_rw_average = 0.197642
GrpLevelPara = 1.439786 

BW Util details:
bwutil = 0.070639 
total_CMD = 70315 
util_bw = 4967 
Wasted_Col = 33958 
Wasted_Row = 14656 
Idle = 16734 

BW Util Bottlenecks: 
RCDc_limit = 41326 
RCDWRc_limit = 5220 
WTRc_limit = 2364 
RTWc_limit = 10780 
CCDLc_limit = 1248 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 2271 
RTWc_limit_alone = 10434 

Commands details: 
total_CMD = 70315 
n_nop = 57145 
Read = 4328 
Write = 0 
L2_Alloc = 0 
L2_WB = 639 
n_act = 4374 
n_pre = 4358 
n_ref = 0 
n_req = 4967 
total_req = 4967 

Dual Bus Interface Util: 
issued_total_row = 8732 
issued_total_col = 4967 
Row_Bus_Util =  0.124184 
CoL_Bus_Util = 0.070639 
Either_Row_CoL_Bus_Util = 0.187300 
Issued_on_Two_Bus_Simul_Util = 0.007523 
issued_two_Eff = 0.040167 
queue_avg = 0.270668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.270668
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56832 n_act=4514 n_pre=4498 n_ref_event=0 n_req=5085 n_rd=4406 n_rd_L2_A=0 n_write=0 n_wr_bk=679 bw_util=0.07232
n_activity=61818 dram_eff=0.08226
bk0: 304a 60475i bk1: 256a 62645i bk2: 254a 62204i bk3: 270a 61774i bk4: 266a 62025i bk5: 264a 61857i bk6: 232a 63299i bk7: 310a 60348i bk8: 300a 60998i bk9: 308a 61420i bk10: 356a 59887i bk11: 294a 62164i bk12: 266a 62295i bk13: 228a 63067i bk14: 218a 64246i bk15: 280a 62034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112291
Row_Buffer_Locality_read = 0.129142
Row_Buffer_Locality_write = 0.002946
Bank_Level_Parallism = 2.563109
Bank_Level_Parallism_Col = 1.672961
Bank_Level_Parallism_Ready = 1.100098
write_to_read_ratio_blp_rw_average = 0.199510
GrpLevelPara = 1.472014 

BW Util details:
bwutil = 0.072317 
total_CMD = 70315 
util_bw = 5085 
Wasted_Col = 34751 
Wasted_Row = 14546 
Idle = 15933 

BW Util Bottlenecks: 
RCDc_limit = 42284 
RCDWRc_limit = 5482 
WTRc_limit = 2577 
RTWc_limit = 11889 
CCDLc_limit = 1321 
rwq = 0 
CCDLc_limit_alone = 841 
WTRc_limit_alone = 2476 
RTWc_limit_alone = 11510 

Commands details: 
total_CMD = 70315 
n_nop = 56832 
Read = 4406 
Write = 0 
L2_Alloc = 0 
L2_WB = 679 
n_act = 4514 
n_pre = 4498 
n_ref = 0 
n_req = 5085 
total_req = 5085 

Dual Bus Interface Util: 
issued_total_row = 9012 
issued_total_col = 5085 
Row_Bus_Util =  0.128166 
CoL_Bus_Util = 0.072317 
Either_Row_CoL_Bus_Util = 0.191751 
Issued_on_Two_Bus_Simul_Util = 0.008732 
issued_two_Eff = 0.045539 
queue_avg = 0.320458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.320458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57021 n_act=4421 n_pre=4405 n_ref_event=0 n_req=4975 n_rd=4318 n_rd_L2_A=0 n_write=0 n_wr_bk=658 bw_util=0.07077
n_activity=61167 dram_eff=0.08135
bk0: 240a 63044i bk1: 214a 63994i bk2: 286a 60856i bk3: 270a 62198i bk4: 228a 63678i bk5: 238a 63318i bk6: 248a 63257i bk7: 312a 60741i bk8: 288a 62184i bk9: 292a 62279i bk10: 284a 62609i bk11: 342a 60121i bk12: 322a 60282i bk13: 230a 63604i bk14: 264a 61713i bk15: 260a 61911i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.111357
Row_Buffer_Locality_read = 0.128300
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.510633
Bank_Level_Parallism_Col = 1.625611
Bank_Level_Parallism_Ready = 1.082596
write_to_read_ratio_blp_rw_average = 0.199878
GrpLevelPara = 1.451030 

BW Util details:
bwutil = 0.070767 
total_CMD = 70315 
util_bw = 4976 
Wasted_Col = 34251 
Wasted_Row = 14236 
Idle = 16852 

BW Util Bottlenecks: 
RCDc_limit = 41618 
RCDWRc_limit = 5334 
WTRc_limit = 2727 
RTWc_limit = 10501 
CCDLc_limit = 1228 
rwq = 0 
CCDLc_limit_alone = 781 
WTRc_limit_alone = 2617 
RTWc_limit_alone = 10164 

Commands details: 
total_CMD = 70315 
n_nop = 57021 
Read = 4318 
Write = 0 
L2_Alloc = 0 
L2_WB = 658 
n_act = 4421 
n_pre = 4405 
n_ref = 0 
n_req = 4975 
total_req = 4976 

Dual Bus Interface Util: 
issued_total_row = 8826 
issued_total_col = 4976 
Row_Bus_Util =  0.125521 
CoL_Bus_Util = 0.070767 
Either_Row_CoL_Bus_Util = 0.189064 
Issued_on_Two_Bus_Simul_Util = 0.007225 
issued_two_Eff = 0.038213 
queue_avg = 0.265007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.265007
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57077 n_act=4403 n_pre=4387 n_ref_event=0 n_req=4962 n_rd=4318 n_rd_L2_A=0 n_write=0 n_wr_bk=645 bw_util=0.07058
n_activity=61533 dram_eff=0.08066
bk0: 236a 62769i bk1: 264a 62141i bk2: 256a 62570i bk3: 236a 62846i bk4: 270a 61592i bk5: 252a 62515i bk6: 316a 60960i bk7: 266a 62908i bk8: 284a 62430i bk9: 314a 61149i bk10: 336a 61111i bk11: 334a 61099i bk12: 208a 64294i bk13: 242a 63139i bk14: 252a 63023i bk15: 252a 62680i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112656
Row_Buffer_Locality_read = 0.129226
Row_Buffer_Locality_write = 0.001553
Bank_Level_Parallism = 2.457859
Bank_Level_Parallism_Col = 1.592044
Bank_Level_Parallism_Ready = 1.088656
write_to_read_ratio_blp_rw_average = 0.192408
GrpLevelPara = 1.426952 

BW Util details:
bwutil = 0.070582 
total_CMD = 70315 
util_bw = 4963 
Wasted_Col = 34708 
Wasted_Row = 14350 
Idle = 16294 

BW Util Bottlenecks: 
RCDc_limit = 41689 
RCDWRc_limit = 5248 
WTRc_limit = 2506 
RTWc_limit = 9988 
CCDLc_limit = 1168 
rwq = 0 
CCDLc_limit_alone = 752 
WTRc_limit_alone = 2400 
RTWc_limit_alone = 9678 

Commands details: 
total_CMD = 70315 
n_nop = 57077 
Read = 4318 
Write = 0 
L2_Alloc = 0 
L2_WB = 645 
n_act = 4403 
n_pre = 4387 
n_ref = 0 
n_req = 4962 
total_req = 4963 

Dual Bus Interface Util: 
issued_total_row = 8790 
issued_total_col = 4963 
Row_Bus_Util =  0.125009 
CoL_Bus_Util = 0.070582 
Either_Row_CoL_Bus_Util = 0.188267 
Issued_on_Two_Bus_Simul_Util = 0.007324 
issued_two_Eff = 0.038903 
queue_avg = 0.255934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.255934
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=58187 n_act=3997 n_pre=3981 n_ref_event=0 n_req=4577 n_rd=4048 n_rd_L2_A=0 n_write=0 n_wr_bk=530 bw_util=0.06511
n_activity=60668 dram_eff=0.07546
bk0: 260a 63151i bk1: 280a 62480i bk2: 240a 63380i bk3: 204a 64386i bk4: 244a 63290i bk5: 230a 63664i bk6: 262a 62601i bk7: 228a 64365i bk8: 316a 61302i bk9: 266a 63150i bk10: 316a 61762i bk11: 252a 63811i bk12: 232a 63422i bk13: 228a 63705i bk14: 230a 63609i bk15: 260a 62730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126721
Row_Buffer_Locality_read = 0.143034
Row_Buffer_Locality_write = 0.001890
Bank_Level_Parallism = 2.308764
Bank_Level_Parallism_Col = 1.541575
Bank_Level_Parallism_Ready = 1.069681
write_to_read_ratio_blp_rw_average = 0.169392
GrpLevelPara = 1.383359 

BW Util details:
bwutil = 0.065107 
total_CMD = 70315 
util_bw = 4578 
Wasted_Col = 32033 
Wasted_Row = 14849 
Idle = 18855 

BW Util Bottlenecks: 
RCDc_limit = 38623 
RCDWRc_limit = 4355 
WTRc_limit = 2025 
RTWc_limit = 7804 
CCDLc_limit = 1085 
rwq = 0 
CCDLc_limit_alone = 732 
WTRc_limit_alone = 1929 
RTWc_limit_alone = 7547 

Commands details: 
total_CMD = 70315 
n_nop = 58187 
Read = 4048 
Write = 0 
L2_Alloc = 0 
L2_WB = 530 
n_act = 3997 
n_pre = 3981 
n_ref = 0 
n_req = 4577 
total_req = 4578 

Dual Bus Interface Util: 
issued_total_row = 7978 
issued_total_col = 4578 
Row_Bus_Util =  0.113461 
CoL_Bus_Util = 0.065107 
Either_Row_CoL_Bus_Util = 0.172481 
Issued_on_Two_Bus_Simul_Util = 0.006087 
issued_two_Eff = 0.035290 
queue_avg = 0.209671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.209671
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56402 n_act=4657 n_pre=4641 n_ref_event=0 n_req=5257 n_rd=4534 n_rd_L2_A=0 n_write=0 n_wr_bk=726 bw_util=0.07481
n_activity=61873 dram_eff=0.08501
bk0: 286a 61085i bk1: 262a 61927i bk2: 298a 60753i bk3: 256a 62261i bk4: 302a 59908i bk5: 264a 62527i bk6: 272a 62024i bk7: 284a 62461i bk8: 330a 60981i bk9: 300a 62052i bk10: 358a 59456i bk11: 282a 63119i bk12: 282a 61561i bk13: 288a 60970i bk14: 254a 61828i bk15: 216a 63976i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.114134
Row_Buffer_Locality_read = 0.132113
Row_Buffer_Locality_write = 0.001383
Bank_Level_Parallism = 2.608130
Bank_Level_Parallism_Col = 1.645319
Bank_Level_Parallism_Ready = 1.093916
write_to_read_ratio_blp_rw_average = 0.199001
GrpLevelPara = 1.445000 

BW Util details:
bwutil = 0.074806 
total_CMD = 70315 
util_bw = 5260 
Wasted_Col = 35765 
Wasted_Row = 13960 
Idle = 15330 

BW Util Bottlenecks: 
RCDc_limit = 43408 
RCDWRc_limit = 5837 
WTRc_limit = 2905 
RTWc_limit = 11870 
CCDLc_limit = 1451 
rwq = 0 
CCDLc_limit_alone = 967 
WTRc_limit_alone = 2769 
RTWc_limit_alone = 11522 

Commands details: 
total_CMD = 70315 
n_nop = 56402 
Read = 4534 
Write = 0 
L2_Alloc = 0 
L2_WB = 726 
n_act = 4657 
n_pre = 4641 
n_ref = 0 
n_req = 5257 
total_req = 5260 

Dual Bus Interface Util: 
issued_total_row = 9298 
issued_total_col = 5260 
Row_Bus_Util =  0.132234 
CoL_Bus_Util = 0.074806 
Either_Row_CoL_Bus_Util = 0.197867 
Issued_on_Two_Bus_Simul_Util = 0.009173 
issued_two_Eff = 0.046360 
queue_avg = 0.341407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.341407
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57351 n_act=4309 n_pre=4293 n_ref_event=0 n_req=4856 n_rd=4246 n_rd_L2_A=0 n_write=0 n_wr_bk=610 bw_util=0.06906
n_activity=61500 dram_eff=0.07896
bk0: 242a 63580i bk1: 274a 61782i bk2: 276a 62011i bk3: 216a 64099i bk4: 266a 61921i bk5: 226a 63601i bk6: 306a 61312i bk7: 224a 63872i bk8: 238a 63310i bk9: 326a 60630i bk10: 286a 62823i bk11: 320a 60802i bk12: 234a 63731i bk13: 308a 60711i bk14: 238a 63148i bk15: 266a 62174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112644
Row_Buffer_Locality_read = 0.128592
Row_Buffer_Locality_write = 0.001639
Bank_Level_Parallism = 2.428327
Bank_Level_Parallism_Col = 1.581138
Bank_Level_Parallism_Ready = 1.078254
write_to_read_ratio_blp_rw_average = 0.192105
GrpLevelPara = 1.407779 

BW Util details:
bwutil = 0.069061 
total_CMD = 70315 
util_bw = 4856 
Wasted_Col = 34118 
Wasted_Row = 14721 
Idle = 16620 

BW Util Bottlenecks: 
RCDc_limit = 41044 
RCDWRc_limit = 4984 
WTRc_limit = 2356 
RTWc_limit = 9510 
CCDLc_limit = 1199 
rwq = 0 
CCDLc_limit_alone = 809 
WTRc_limit_alone = 2245 
RTWc_limit_alone = 9231 

Commands details: 
total_CMD = 70315 
n_nop = 57351 
Read = 4246 
Write = 0 
L2_Alloc = 0 
L2_WB = 610 
n_act = 4309 
n_pre = 4293 
n_ref = 0 
n_req = 4856 
total_req = 4856 

Dual Bus Interface Util: 
issued_total_row = 8602 
issued_total_col = 4856 
Row_Bus_Util =  0.122335 
CoL_Bus_Util = 0.069061 
Either_Row_CoL_Bus_Util = 0.184370 
Issued_on_Two_Bus_Simul_Util = 0.007026 
issued_two_Eff = 0.038106 
queue_avg = 0.277736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.277736
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57672 n_act=4176 n_pre=4160 n_ref_event=0 n_req=4773 n_rd=4186 n_rd_L2_A=0 n_write=0 n_wr_bk=588 bw_util=0.06789
n_activity=61807 dram_eff=0.07724
bk0: 238a 63277i bk1: 236a 63748i bk2: 266a 62284i bk3: 274a 62313i bk4: 272a 62030i bk5: 240a 63173i bk6: 270a 62874i bk7: 256a 62595i bk8: 262a 62720i bk9: 308a 61620i bk10: 294a 62482i bk11: 286a 63083i bk12: 228a 63710i bk13: 266a 62729i bk14: 270a 62185i bk15: 220a 63590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125079
Row_Buffer_Locality_read = 0.141902
Row_Buffer_Locality_write = 0.005111
Bank_Level_Parallism = 2.341125
Bank_Level_Parallism_Col = 1.574458
Bank_Level_Parallism_Ready = 1.082740
write_to_read_ratio_blp_rw_average = 0.181778
GrpLevelPara = 1.405976 

BW Util details:
bwutil = 0.067894 
total_CMD = 70315 
util_bw = 4774 
Wasted_Col = 33522 
Wasted_Row = 15268 
Idle = 16751 

BW Util Bottlenecks: 
RCDc_limit = 40009 
RCDWRc_limit = 4747 
WTRc_limit = 2192 
RTWc_limit = 9567 
CCDLc_limit = 1107 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 2104 
RTWc_limit_alone = 9262 

Commands details: 
total_CMD = 70315 
n_nop = 57672 
Read = 4186 
Write = 0 
L2_Alloc = 0 
L2_WB = 588 
n_act = 4176 
n_pre = 4160 
n_ref = 0 
n_req = 4773 
total_req = 4774 

Dual Bus Interface Util: 
issued_total_row = 8336 
issued_total_col = 4774 
Row_Bus_Util =  0.118552 
CoL_Bus_Util = 0.067894 
Either_Row_CoL_Bus_Util = 0.179805 
Issued_on_Two_Bus_Simul_Util = 0.006642 
issued_two_Eff = 0.036937 
queue_avg = 0.231217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.231217
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57014 n_act=4429 n_pre=4413 n_ref_event=0 n_req=5010 n_rd=4356 n_rd_L2_A=0 n_write=0 n_wr_bk=655 bw_util=0.07127
n_activity=61558 dram_eff=0.0814
bk0: 252a 62477i bk1: 286a 61448i bk2: 276a 61904i bk3: 246a 62966i bk4: 260a 62363i bk5: 262a 62154i bk6: 284a 61740i bk7: 252a 63026i bk8: 280a 62211i bk9: 300a 62311i bk10: 354a 59363i bk11: 284a 62796i bk12: 284a 61743i bk13: 236a 63367i bk14: 242a 63015i bk15: 258a 62134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.115968
Row_Buffer_Locality_read = 0.133379
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.495647
Bank_Level_Parallism_Col = 1.627192
Bank_Level_Parallism_Ready = 1.085412
write_to_read_ratio_blp_rw_average = 0.202846
GrpLevelPara = 1.441683 

BW Util details:
bwutil = 0.071265 
total_CMD = 70315 
util_bw = 5011 
Wasted_Col = 34578 
Wasted_Row = 14518 
Idle = 16208 

BW Util Bottlenecks: 
RCDc_limit = 41790 
RCDWRc_limit = 5340 
WTRc_limit = 2451 
RTWc_limit = 10901 
CCDLc_limit = 1254 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 2341 
RTWc_limit_alone = 10577 

Commands details: 
total_CMD = 70315 
n_nop = 57014 
Read = 4356 
Write = 0 
L2_Alloc = 0 
L2_WB = 655 
n_act = 4429 
n_pre = 4413 
n_ref = 0 
n_req = 5010 
total_req = 5011 

Dual Bus Interface Util: 
issued_total_row = 8842 
issued_total_col = 5011 
Row_Bus_Util =  0.125748 
CoL_Bus_Util = 0.071265 
Either_Row_CoL_Bus_Util = 0.189163 
Issued_on_Two_Bus_Simul_Util = 0.007850 
issued_two_Eff = 0.041501 
queue_avg = 0.317215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.317215
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56906 n_act=4466 n_pre=4450 n_ref_event=0 n_req=5038 n_rd=4370 n_rd_L2_A=0 n_write=0 n_wr_bk=669 bw_util=0.07166
n_activity=61962 dram_eff=0.08132
bk0: 256a 62506i bk1: 278a 61660i bk2: 268a 61659i bk3: 262a 62326i bk4: 292a 61001i bk5: 210a 64408i bk6: 278a 62223i bk7: 292a 61339i bk8: 274a 62555i bk9: 318a 60410i bk10: 336a 61253i bk11: 314a 61949i bk12: 268a 62029i bk13: 262a 62177i bk14: 218a 63969i bk15: 244a 63094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.113537
Row_Buffer_Locality_read = 0.130892
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.474709
Bank_Level_Parallism_Col = 1.606729
Bank_Level_Parallism_Ready = 1.085136
write_to_read_ratio_blp_rw_average = 0.195837
GrpLevelPara = 1.421117 

BW Util details:
bwutil = 0.071663 
total_CMD = 70315 
util_bw = 5039 
Wasted_Col = 35023 
Wasted_Row = 14700 
Idle = 15553 

BW Util Bottlenecks: 
RCDc_limit = 42000 
RCDWRc_limit = 5429 
WTRc_limit = 2790 
RTWc_limit = 10492 
CCDLc_limit = 1275 
rwq = 0 
CCDLc_limit_alone = 818 
WTRc_limit_alone = 2662 
RTWc_limit_alone = 10163 

Commands details: 
total_CMD = 70315 
n_nop = 56906 
Read = 4370 
Write = 0 
L2_Alloc = 0 
L2_WB = 669 
n_act = 4466 
n_pre = 4450 
n_ref = 0 
n_req = 5038 
total_req = 5039 

Dual Bus Interface Util: 
issued_total_row = 8916 
issued_total_col = 5039 
Row_Bus_Util =  0.126801 
CoL_Bus_Util = 0.071663 
Either_Row_CoL_Bus_Util = 0.190699 
Issued_on_Two_Bus_Simul_Util = 0.007765 
issued_two_Eff = 0.040719 
queue_avg = 0.258906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.258906
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57214 n_act=4347 n_pre=4331 n_ref_event=0 n_req=4899 n_rd=4272 n_rd_L2_A=0 n_write=0 n_wr_bk=627 bw_util=0.06967
n_activity=61756 dram_eff=0.07933
bk0: 270a 61825i bk1: 254a 62681i bk2: 262a 62474i bk3: 296a 61060i bk4: 282a 61391i bk5: 272a 61965i bk6: 222a 64401i bk7: 270a 62345i bk8: 284a 62263i bk9: 280a 62594i bk10: 308a 61996i bk11: 298a 62473i bk12: 230a 63399i bk13: 250a 63159i bk14: 244a 62698i bk15: 250a 62083i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112676
Row_Buffer_Locality_read = 0.129213
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.439166
Bank_Level_Parallism_Col = 1.591919
Bank_Level_Parallism_Ready = 1.078792
write_to_read_ratio_blp_rw_average = 0.184823
GrpLevelPara = 1.434152 

BW Util details:
bwutil = 0.069672 
total_CMD = 70315 
util_bw = 4899 
Wasted_Col = 34103 
Wasted_Row = 14759 
Idle = 16554 

BW Util Bottlenecks: 
RCDc_limit = 41261 
RCDWRc_limit = 5101 
WTRc_limit = 2483 
RTWc_limit = 9750 
CCDLc_limit = 1091 
rwq = 0 
CCDLc_limit_alone = 717 
WTRc_limit_alone = 2383 
RTWc_limit_alone = 9476 

Commands details: 
total_CMD = 70315 
n_nop = 57214 
Read = 4272 
Write = 0 
L2_Alloc = 0 
L2_WB = 627 
n_act = 4347 
n_pre = 4331 
n_ref = 0 
n_req = 4899 
total_req = 4899 

Dual Bus Interface Util: 
issued_total_row = 8678 
issued_total_col = 4899 
Row_Bus_Util =  0.123416 
CoL_Bus_Util = 0.069672 
Either_Row_CoL_Bus_Util = 0.186319 
Issued_on_Two_Bus_Simul_Util = 0.006770 
issued_two_Eff = 0.036333 
queue_avg = 0.258281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.258281
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57753 n_act=4166 n_pre=4150 n_ref_event=0 n_req=4750 n_rd=4162 n_rd_L2_A=0 n_write=0 n_wr_bk=588 bw_util=0.06755
n_activity=61256 dram_eff=0.07754
bk0: 228a 63759i bk1: 264a 61713i bk2: 228a 63433i bk3: 244a 62907i bk4: 274a 62124i bk5: 278a 61387i bk6: 214a 64502i bk7: 260a 63212i bk8: 304a 62348i bk9: 298a 61909i bk10: 318a 61536i bk11: 258a 63647i bk12: 242a 62677i bk13: 266a 62378i bk14: 250a 63004i bk15: 236a 63377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122947
Row_Buffer_Locality_read = 0.140077
Row_Buffer_Locality_write = 0.001701
Bank_Level_Parallism = 2.384847
Bank_Level_Parallism_Col = 1.575487
Bank_Level_Parallism_Ready = 1.076000
write_to_read_ratio_blp_rw_average = 0.189437
GrpLevelPara = 1.404466 

BW Util details:
bwutil = 0.067553 
total_CMD = 70315 
util_bw = 4750 
Wasted_Col = 33213 
Wasted_Row = 14819 
Idle = 17533 

BW Util Bottlenecks: 
RCDc_limit = 39706 
RCDWRc_limit = 4824 
WTRc_limit = 2073 
RTWc_limit = 9393 
CCDLc_limit = 1143 
rwq = 0 
CCDLc_limit_alone = 763 
WTRc_limit_alone = 1983 
RTWc_limit_alone = 9103 

Commands details: 
total_CMD = 70315 
n_nop = 57753 
Read = 4162 
Write = 0 
L2_Alloc = 0 
L2_WB = 588 
n_act = 4166 
n_pre = 4150 
n_ref = 0 
n_req = 4750 
total_req = 4750 

Dual Bus Interface Util: 
issued_total_row = 8316 
issued_total_col = 4750 
Row_Bus_Util =  0.118268 
CoL_Bus_Util = 0.067553 
Either_Row_CoL_Bus_Util = 0.178653 
Issued_on_Two_Bus_Simul_Util = 0.007168 
issued_two_Eff = 0.040121 
queue_avg = 0.262874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.262874
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56959 n_act=4426 n_pre=4410 n_ref_event=0 n_req=4996 n_rd=4344 n_rd_L2_A=0 n_write=0 n_wr_bk=652 bw_util=0.07105
n_activity=61471 dram_eff=0.08127
bk0: 264a 62430i bk1: 276a 61652i bk2: 260a 61811i bk3: 222a 64065i bk4: 268a 61979i bk5: 262a 62619i bk6: 254a 62933i bk7: 276a 62234i bk8: 332a 60610i bk9: 312a 61394i bk10: 306a 61546i bk11: 286a 62770i bk12: 294a 60875i bk13: 260a 62130i bk14: 260a 62144i bk15: 212a 63970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.114091
Row_Buffer_Locality_read = 0.131215
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.495402
Bank_Level_Parallism_Col = 1.600185
Bank_Level_Parallism_Ready = 1.088271
write_to_read_ratio_blp_rw_average = 0.189184
GrpLevelPara = 1.422521 

BW Util details:
bwutil = 0.071052 
total_CMD = 70315 
util_bw = 4996 
Wasted_Col = 34548 
Wasted_Row = 14505 
Idle = 16266 

BW Util Bottlenecks: 
RCDc_limit = 41804 
RCDWRc_limit = 5303 
WTRc_limit = 2600 
RTWc_limit = 9903 
CCDLc_limit = 1278 
rwq = 0 
CCDLc_limit_alone = 831 
WTRc_limit_alone = 2474 
RTWc_limit_alone = 9582 

Commands details: 
total_CMD = 70315 
n_nop = 56959 
Read = 4344 
Write = 0 
L2_Alloc = 0 
L2_WB = 652 
n_act = 4426 
n_pre = 4410 
n_ref = 0 
n_req = 4996 
total_req = 4996 

Dual Bus Interface Util: 
issued_total_row = 8836 
issued_total_col = 4996 
Row_Bus_Util =  0.125663 
CoL_Bus_Util = 0.071052 
Either_Row_CoL_Bus_Util = 0.189945 
Issued_on_Two_Bus_Simul_Util = 0.006770 
issued_two_Eff = 0.035639 
queue_avg = 0.312807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.312807
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57476 n_act=4252 n_pre=4236 n_ref_event=0 n_req=4834 n_rd=4240 n_rd_L2_A=0 n_write=0 n_wr_bk=597 bw_util=0.06879
n_activity=61205 dram_eff=0.07903
bk0: 260a 62572i bk1: 222a 64054i bk2: 246a 62736i bk3: 242a 63525i bk4: 250a 62736i bk5: 234a 63802i bk6: 248a 63160i bk7: 236a 63689i bk8: 328a 61297i bk9: 266a 62846i bk10: 338a 60415i bk11: 326a 61488i bk12: 270a 61991i bk13: 252a 62873i bk14: 274a 61813i bk15: 248a 62752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120397
Row_Buffer_Locality_read = 0.137264
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.414628
Bank_Level_Parallism_Col = 1.589524
Bank_Level_Parallism_Ready = 1.089518
write_to_read_ratio_blp_rw_average = 0.187731
GrpLevelPara = 1.433165 

BW Util details:
bwutil = 0.068790 
total_CMD = 70315 
util_bw = 4837 
Wasted_Col = 33713 
Wasted_Row = 14512 
Idle = 17253 

BW Util Bottlenecks: 
RCDc_limit = 40604 
RCDWRc_limit = 4904 
WTRc_limit = 2429 
RTWc_limit = 9623 
CCDLc_limit = 1097 
rwq = 0 
CCDLc_limit_alone = 710 
WTRc_limit_alone = 2327 
RTWc_limit_alone = 9338 

Commands details: 
total_CMD = 70315 
n_nop = 57476 
Read = 4240 
Write = 0 
L2_Alloc = 0 
L2_WB = 597 
n_act = 4252 
n_pre = 4236 
n_ref = 0 
n_req = 4834 
total_req = 4837 

Dual Bus Interface Util: 
issued_total_row = 8488 
issued_total_col = 4837 
Row_Bus_Util =  0.120714 
CoL_Bus_Util = 0.068790 
Either_Row_CoL_Bus_Util = 0.182593 
Issued_on_Two_Bus_Simul_Util = 0.006912 
issued_two_Eff = 0.037853 
queue_avg = 0.263841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.263841
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57283 n_act=4335 n_pre=4319 n_ref_event=0 n_req=4905 n_rd=4280 n_rd_L2_A=0 n_write=0 n_wr_bk=627 bw_util=0.06979
n_activity=61670 dram_eff=0.07957
bk0: 258a 62084i bk1: 244a 62962i bk2: 278a 62061i bk3: 234a 63264i bk4: 240a 63251i bk5: 250a 62328i bk6: 296a 61100i bk7: 258a 63725i bk8: 280a 62778i bk9: 336a 60575i bk10: 304a 61231i bk11: 326a 61697i bk12: 284a 61536i bk13: 204a 63888i bk14: 242a 62357i bk15: 246a 62637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116208
Row_Buffer_Locality_read = 0.132944
Row_Buffer_Locality_write = 0.001600
Bank_Level_Parallism = 2.465402
Bank_Level_Parallism_Col = 1.605890
Bank_Level_Parallism_Ready = 1.082331
write_to_read_ratio_blp_rw_average = 0.194396
GrpLevelPara = 1.433964 

BW Util details:
bwutil = 0.069786 
total_CMD = 70315 
util_bw = 4907 
Wasted_Col = 34171 
Wasted_Row = 14654 
Idle = 16583 

BW Util Bottlenecks: 
RCDc_limit = 41183 
RCDWRc_limit = 5094 
WTRc_limit = 2336 
RTWc_limit = 10279 
CCDLc_limit = 1182 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 2235 
RTWc_limit_alone = 9992 

Commands details: 
total_CMD = 70315 
n_nop = 57283 
Read = 4280 
Write = 0 
L2_Alloc = 0 
L2_WB = 627 
n_act = 4335 
n_pre = 4319 
n_ref = 0 
n_req = 4905 
total_req = 4907 

Dual Bus Interface Util: 
issued_total_row = 8654 
issued_total_col = 4907 
Row_Bus_Util =  0.123075 
CoL_Bus_Util = 0.069786 
Either_Row_CoL_Bus_Util = 0.185337 
Issued_on_Two_Bus_Simul_Util = 0.007523 
issued_two_Eff = 0.040592 
queue_avg = 0.285117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.285117
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57325 n_act=4301 n_pre=4285 n_ref_event=0 n_req=4928 n_rd=4300 n_rd_L2_A=0 n_write=0 n_wr_bk=628 bw_util=0.07008
n_activity=61711 dram_eff=0.07986
bk0: 282a 61964i bk1: 234a 63749i bk2: 250a 61818i bk3: 226a 63925i bk4: 294a 60902i bk5: 250a 62889i bk6: 268a 61716i bk7: 260a 62924i bk8: 306a 62377i bk9: 316a 62247i bk10: 292a 63052i bk11: 342a 61104i bk12: 258a 63073i bk13: 240a 62594i bk14: 240a 63213i bk15: 242a 62562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127232
Row_Buffer_Locality_read = 0.145814
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.412481
Bank_Level_Parallism_Col = 1.575667
Bank_Level_Parallism_Ready = 1.083198
write_to_read_ratio_blp_rw_average = 0.187330
GrpLevelPara = 1.415266 

BW Util details:
bwutil = 0.070085 
total_CMD = 70315 
util_bw = 4928 
Wasted_Col = 34347 
Wasted_Row = 14553 
Idle = 16487 

BW Util Bottlenecks: 
RCDc_limit = 40820 
RCDWRc_limit = 5105 
WTRc_limit = 2337 
RTWc_limit = 9718 
CCDLc_limit = 1174 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 2225 
RTWc_limit_alone = 9438 

Commands details: 
total_CMD = 70315 
n_nop = 57325 
Read = 4300 
Write = 0 
L2_Alloc = 0 
L2_WB = 628 
n_act = 4301 
n_pre = 4285 
n_ref = 0 
n_req = 4928 
total_req = 4928 

Dual Bus Interface Util: 
issued_total_row = 8586 
issued_total_col = 4928 
Row_Bus_Util =  0.122108 
CoL_Bus_Util = 0.070085 
Either_Row_CoL_Bus_Util = 0.184740 
Issued_on_Two_Bus_Simul_Util = 0.007452 
issued_two_Eff = 0.040339 
queue_avg = 0.250914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.250914
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56773 n_act=4531 n_pre=4515 n_ref_event=0 n_req=5074 n_rd=4403 n_rd_L2_A=0 n_write=0 n_wr_bk=671 bw_util=0.07216
n_activity=61970 dram_eff=0.08188
bk0: 252a 62671i bk1: 276a 61970i bk2: 270a 61891i bk3: 220a 63709i bk4: 240a 62730i bk5: 258a 62255i bk6: 324a 60543i bk7: 266a 62345i bk8: 308a 61716i bk9: 342a 60830i bk10: 300a 61852i bk11: 329a 60780i bk12: 270a 61919i bk13: 262a 61933i bk14: 256a 62009i bk15: 230a 63166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.107016
Row_Buffer_Locality_read = 0.122871
Row_Buffer_Locality_write = 0.002981
Bank_Level_Parallism = 2.506913
Bank_Level_Parallism_Col = 1.613075
Bank_Level_Parallism_Ready = 1.082381
write_to_read_ratio_blp_rw_average = 0.194106
GrpLevelPara = 1.430026 

BW Util details:
bwutil = 0.072161 
total_CMD = 70315 
util_bw = 5074 
Wasted_Col = 35171 
Wasted_Row = 14721 
Idle = 15349 

BW Util Bottlenecks: 
RCDc_limit = 42722 
RCDWRc_limit = 5467 
WTRc_limit = 2558 
RTWc_limit = 10436 
CCDLc_limit = 1274 
rwq = 0 
CCDLc_limit_alone = 832 
WTRc_limit_alone = 2436 
RTWc_limit_alone = 10116 

Commands details: 
total_CMD = 70315 
n_nop = 56773 
Read = 4403 
Write = 0 
L2_Alloc = 0 
L2_WB = 671 
n_act = 4531 
n_pre = 4515 
n_ref = 0 
n_req = 5074 
total_req = 5074 

Dual Bus Interface Util: 
issued_total_row = 9046 
issued_total_col = 5074 
Row_Bus_Util =  0.128650 
CoL_Bus_Util = 0.072161 
Either_Row_CoL_Bus_Util = 0.192590 
Issued_on_Two_Bus_Simul_Util = 0.008220 
issued_two_Eff = 0.042682 
queue_avg = 0.302837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.302837
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56848 n_act=4501 n_pre=4485 n_ref_event=0 n_req=5056 n_rd=4382 n_rd_L2_A=0 n_write=0 n_wr_bk=676 bw_util=0.07193
n_activity=61802 dram_eff=0.08184
bk0: 226a 63509i bk1: 284a 61233i bk2: 232a 63860i bk3: 222a 63307i bk4: 276a 61393i bk5: 258a 62673i bk6: 242a 63113i bk7: 286a 61414i bk8: 294a 62059i bk9: 306a 61626i bk10: 314a 61697i bk11: 360a 59711i bk12: 258a 62393i bk13: 286a 60914i bk14: 238a 63388i bk15: 300a 60543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.109771
Row_Buffer_Locality_read = 0.126426
Row_Buffer_Locality_write = 0.001484
Bank_Level_Parallism = 2.524888
Bank_Level_Parallism_Col = 1.644394
Bank_Level_Parallism_Ready = 1.091538
write_to_read_ratio_blp_rw_average = 0.203768
GrpLevelPara = 1.451498 

BW Util details:
bwutil = 0.071933 
total_CMD = 70315 
util_bw = 5058 
Wasted_Col = 35148 
Wasted_Row = 14158 
Idle = 15951 

BW Util Bottlenecks: 
RCDc_limit = 42402 
RCDWRc_limit = 5443 
WTRc_limit = 2649 
RTWc_limit = 11865 
CCDLc_limit = 1283 
rwq = 0 
CCDLc_limit_alone = 800 
WTRc_limit_alone = 2520 
RTWc_limit_alone = 11511 

Commands details: 
total_CMD = 70315 
n_nop = 56848 
Read = 4382 
Write = 0 
L2_Alloc = 0 
L2_WB = 676 
n_act = 4501 
n_pre = 4485 
n_ref = 0 
n_req = 5056 
total_req = 5058 

Dual Bus Interface Util: 
issued_total_row = 8986 
issued_total_col = 5058 
Row_Bus_Util =  0.127796 
CoL_Bus_Util = 0.071933 
Either_Row_CoL_Bus_Util = 0.191524 
Issued_on_Two_Bus_Simul_Util = 0.008206 
issued_two_Eff = 0.042845 
queue_avg = 0.263600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.2636
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57731 n_act=4159 n_pre=4143 n_ref_event=0 n_req=4733 n_rd=4162 n_rd_L2_A=0 n_write=0 n_wr_bk=571 bw_util=0.06731
n_activity=60866 dram_eff=0.07776
bk0: 204a 63976i bk1: 268a 61999i bk2: 248a 63182i bk3: 228a 63522i bk4: 252a 63105i bk5: 248a 62528i bk6: 246a 63280i bk7: 244a 63789i bk8: 276a 62574i bk9: 298a 62186i bk10: 316a 61903i bk11: 336a 61594i bk12: 236a 63446i bk13: 244a 62809i bk14: 256a 62709i bk15: 262a 62615i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.121276
Row_Buffer_Locality_read = 0.137674
Row_Buffer_Locality_write = 0.001751
Bank_Level_Parallism = 2.353844
Bank_Level_Parallism_Col = 1.550027
Bank_Level_Parallism_Ready = 1.069301
write_to_read_ratio_blp_rw_average = 0.180160
GrpLevelPara = 1.396045 

BW Util details:
bwutil = 0.067311 
total_CMD = 70315 
util_bw = 4733 
Wasted_Col = 33527 
Wasted_Row = 14656 
Idle = 17399 

BW Util Bottlenecks: 
RCDc_limit = 39995 
RCDWRc_limit = 4674 
WTRc_limit = 2339 
RTWc_limit = 8936 
CCDLc_limit = 1086 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 2241 
RTWc_limit_alone = 8652 

Commands details: 
total_CMD = 70315 
n_nop = 57731 
Read = 4162 
Write = 0 
L2_Alloc = 0 
L2_WB = 571 
n_act = 4159 
n_pre = 4143 
n_ref = 0 
n_req = 4733 
total_req = 4733 

Dual Bus Interface Util: 
issued_total_row = 8302 
issued_total_col = 4733 
Row_Bus_Util =  0.118069 
CoL_Bus_Util = 0.067311 
Either_Row_CoL_Bus_Util = 0.178966 
Issued_on_Two_Bus_Simul_Util = 0.006414 
issued_two_Eff = 0.035839 
queue_avg = 0.233478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.233478
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57439 n_act=4265 n_pre=4249 n_ref_event=0 n_req=4862 n_rd=4260 n_rd_L2_A=0 n_write=0 n_wr_bk=603 bw_util=0.06916
n_activity=61484 dram_eff=0.07909
bk0: 248a 62860i bk1: 228a 64000i bk2: 232a 63350i bk3: 214a 64096i bk4: 278a 61522i bk5: 232a 63661i bk6: 272a 62446i bk7: 270a 62541i bk8: 300a 61848i bk9: 330a 60917i bk10: 328a 61466i bk11: 304a 62304i bk12: 262a 61667i bk13: 284a 61916i bk14: 276a 62206i bk15: 202a 64843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.122789
Row_Buffer_Locality_read = 0.139906
Row_Buffer_Locality_write = 0.001661
Bank_Level_Parallism = 2.388480
Bank_Level_Parallism_Col = 1.579280
Bank_Level_Parallism_Ready = 1.086778
write_to_read_ratio_blp_rw_average = 0.191166
GrpLevelPara = 1.411825 

BW Util details:
bwutil = 0.069160 
total_CMD = 70315 
util_bw = 4863 
Wasted_Col = 33971 
Wasted_Row = 14865 
Idle = 16616 

BW Util Bottlenecks: 
RCDc_limit = 40685 
RCDWRc_limit = 4905 
WTRc_limit = 2258 
RTWc_limit = 9451 
CCDLc_limit = 1186 
rwq = 0 
CCDLc_limit_alone = 794 
WTRc_limit_alone = 2161 
RTWc_limit_alone = 9156 

Commands details: 
total_CMD = 70315 
n_nop = 57439 
Read = 4260 
Write = 0 
L2_Alloc = 0 
L2_WB = 603 
n_act = 4265 
n_pre = 4249 
n_ref = 0 
n_req = 4862 
total_req = 4863 

Dual Bus Interface Util: 
issued_total_row = 8514 
issued_total_col = 4863 
Row_Bus_Util =  0.121084 
CoL_Bus_Util = 0.069160 
Either_Row_CoL_Bus_Util = 0.183119 
Issued_on_Two_Bus_Simul_Util = 0.007125 
issued_two_Eff = 0.038910 
queue_avg = 0.223665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.223665
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57469 n_act=4249 n_pre=4233 n_ref_event=0 n_req=4846 n_rd=4244 n_rd_L2_A=0 n_write=0 n_wr_bk=602 bw_util=0.06892
n_activity=61237 dram_eff=0.07914
bk0: 254a 62700i bk1: 272a 62340i bk2: 208a 64115i bk3: 246a 62748i bk4: 258a 62568i bk5: 274a 62053i bk6: 274a 62467i bk7: 258a 62903i bk8: 296a 61762i bk9: 260a 63876i bk10: 310a 62497i bk11: 302a 61860i bk12: 228a 63290i bk13: 252a 62646i bk14: 282a 61730i bk15: 270a 62416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123194
Row_Buffer_Locality_read = 0.140669
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.416682
Bank_Level_Parallism_Col = 1.588964
Bank_Level_Parallism_Ready = 1.084812
write_to_read_ratio_blp_rw_average = 0.190430
GrpLevelPara = 1.415783 

BW Util details:
bwutil = 0.068918 
total_CMD = 70315 
util_bw = 4846 
Wasted_Col = 33826 
Wasted_Row = 14258 
Idle = 17385 

BW Util Bottlenecks: 
RCDc_limit = 40488 
RCDWRc_limit = 4921 
WTRc_limit = 2356 
RTWc_limit = 9738 
CCDLc_limit = 1186 
rwq = 0 
CCDLc_limit_alone = 770 
WTRc_limit_alone = 2248 
RTWc_limit_alone = 9430 

Commands details: 
total_CMD = 70315 
n_nop = 57469 
Read = 4244 
Write = 0 
L2_Alloc = 0 
L2_WB = 602 
n_act = 4249 
n_pre = 4233 
n_ref = 0 
n_req = 4846 
total_req = 4846 

Dual Bus Interface Util: 
issued_total_row = 8482 
issued_total_col = 4846 
Row_Bus_Util =  0.120629 
CoL_Bus_Util = 0.068918 
Either_Row_CoL_Bus_Util = 0.182692 
Issued_on_Two_Bus_Simul_Util = 0.006855 
issued_two_Eff = 0.037521 
queue_avg = 0.213212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.213212
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57056 n_act=4405 n_pre=4389 n_ref_event=0 n_req=5028 n_rd=4368 n_rd_L2_A=0 n_write=0 n_wr_bk=660 bw_util=0.07151
n_activity=61619 dram_eff=0.0816
bk0: 204a 64257i bk1: 264a 61561i bk2: 270a 62246i bk3: 282a 61501i bk4: 266a 62427i bk5: 244a 62460i bk6: 300a 60783i bk7: 306a 61611i bk8: 298a 62604i bk9: 288a 61856i bk10: 312a 61704i bk11: 320a 61802i bk12: 236a 62524i bk13: 238a 63620i bk14: 260a 62433i bk15: 280a 61704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.123906
Row_Buffer_Locality_read = 0.142628
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.496486
Bank_Level_Parallism_Col = 1.630699
Bank_Level_Parallism_Ready = 1.094670
write_to_read_ratio_blp_rw_average = 0.199777
GrpLevelPara = 1.447214 

BW Util details:
bwutil = 0.071507 
total_CMD = 70315 
util_bw = 5028 
Wasted_Col = 34304 
Wasted_Row = 14734 
Idle = 16249 

BW Util Bottlenecks: 
RCDc_limit = 41431 
RCDWRc_limit = 5355 
WTRc_limit = 2641 
RTWc_limit = 10885 
CCDLc_limit = 1242 
rwq = 0 
CCDLc_limit_alone = 752 
WTRc_limit_alone = 2511 
RTWc_limit_alone = 10525 

Commands details: 
total_CMD = 70315 
n_nop = 57056 
Read = 4368 
Write = 0 
L2_Alloc = 0 
L2_WB = 660 
n_act = 4405 
n_pre = 4389 
n_ref = 0 
n_req = 5028 
total_req = 5028 

Dual Bus Interface Util: 
issued_total_row = 8794 
issued_total_col = 5028 
Row_Bus_Util =  0.125066 
CoL_Bus_Util = 0.071507 
Either_Row_CoL_Bus_Util = 0.188566 
Issued_on_Two_Bus_Simul_Util = 0.008007 
issued_two_Eff = 0.042462 
queue_avg = 0.286383 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.286383
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56736 n_act=4527 n_pre=4511 n_ref_event=0 n_req=5113 n_rd=4434 n_rd_L2_A=0 n_write=0 n_wr_bk=680 bw_util=0.07273
n_activity=61386 dram_eff=0.08331
bk0: 242a 62619i bk1: 240a 63006i bk2: 248a 62778i bk3: 272a 61725i bk4: 304a 60417i bk5: 294a 60814i bk6: 276a 62092i bk7: 314a 60905i bk8: 336a 60556i bk9: 300a 61758i bk10: 306a 62177i bk11: 296a 63005i bk12: 280a 61472i bk13: 242a 62506i bk14: 238a 62915i bk15: 246a 62489i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.114610
Row_Buffer_Locality_read = 0.132161
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.567297
Bank_Level_Parallism_Col = 1.640417
Bank_Level_Parallism_Ready = 1.088971
write_to_read_ratio_blp_rw_average = 0.195654
GrpLevelPara = 1.442562 

BW Util details:
bwutil = 0.072730 
total_CMD = 70315 
util_bw = 5114 
Wasted_Col = 34784 
Wasted_Row = 14213 
Idle = 16204 

BW Util Bottlenecks: 
RCDc_limit = 42443 
RCDWRc_limit = 5517 
WTRc_limit = 2737 
RTWc_limit = 10767 
CCDLc_limit = 1344 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 2604 
RTWc_limit_alone = 10423 

Commands details: 
total_CMD = 70315 
n_nop = 56736 
Read = 4434 
Write = 0 
L2_Alloc = 0 
L2_WB = 680 
n_act = 4527 
n_pre = 4511 
n_ref = 0 
n_req = 5113 
total_req = 5114 

Dual Bus Interface Util: 
issued_total_row = 9038 
issued_total_col = 5114 
Row_Bus_Util =  0.128536 
CoL_Bus_Util = 0.072730 
Either_Row_CoL_Bus_Util = 0.193117 
Issued_on_Two_Bus_Simul_Util = 0.008149 
issued_two_Eff = 0.042198 
queue_avg = 0.290052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.290052
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57091 n_act=4413 n_pre=4397 n_ref_event=0 n_req=4972 n_rd=4329 n_rd_L2_A=0 n_write=0 n_wr_bk=643 bw_util=0.07071
n_activity=61209 dram_eff=0.08123
bk0: 244a 62918i bk1: 274a 61719i bk2: 224a 63326i bk3: 282a 61061i bk4: 260a 62363i bk5: 244a 63800i bk6: 288a 61629i bk7: 270a 62322i bk8: 268a 62570i bk9: 251a 63185i bk10: 336a 60900i bk11: 316a 62307i bk12: 304a 59824i bk13: 248a 62645i bk14: 264a 61664i bk15: 256a 62429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.112430
Row_Buffer_Locality_read = 0.129129
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.536639
Bank_Level_Parallism_Col = 1.630723
Bank_Level_Parallism_Ready = 1.088093
write_to_read_ratio_blp_rw_average = 0.198560
GrpLevelPara = 1.440119 

BW Util details:
bwutil = 0.070710 
total_CMD = 70315 
util_bw = 4972 
Wasted_Col = 34201 
Wasted_Row = 14185 
Idle = 16957 

BW Util Bottlenecks: 
RCDc_limit = 41675 
RCDWRc_limit = 5235 
WTRc_limit = 2554 
RTWc_limit = 10610 
CCDLc_limit = 1276 
rwq = 0 
CCDLc_limit_alone = 850 
WTRc_limit_alone = 2439 
RTWc_limit_alone = 10299 

Commands details: 
total_CMD = 70315 
n_nop = 57091 
Read = 4329 
Write = 0 
L2_Alloc = 0 
L2_WB = 643 
n_act = 4413 
n_pre = 4397 
n_ref = 0 
n_req = 4972 
total_req = 4972 

Dual Bus Interface Util: 
issued_total_row = 8810 
issued_total_col = 4972 
Row_Bus_Util =  0.125293 
CoL_Bus_Util = 0.070710 
Either_Row_CoL_Bus_Util = 0.188068 
Issued_on_Two_Bus_Simul_Util = 0.007936 
issued_two_Eff = 0.042196 
queue_avg = 0.288943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.288943
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57599 n_act=4203 n_pre=4187 n_ref_event=0 n_req=4787 n_rd=4194 n_rd_L2_A=0 n_write=0 n_wr_bk=593 bw_util=0.06808
n_activity=61224 dram_eff=0.07819
bk0: 266a 62104i bk1: 286a 61263i bk2: 256a 62425i bk3: 246a 63257i bk4: 216a 64007i bk5: 244a 63288i bk6: 236a 63696i bk7: 250a 63065i bk8: 268a 63342i bk9: 288a 62057i bk10: 276a 63252i bk11: 298a 62152i bk12: 236a 63287i bk13: 268a 62017i bk14: 286a 61755i bk15: 274a 62032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.121997
Row_Buffer_Locality_read = 0.139247
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.383895
Bank_Level_Parallism_Col = 1.559788
Bank_Level_Parallism_Ready = 1.076248
write_to_read_ratio_blp_rw_average = 0.187546
GrpLevelPara = 1.398845 

BW Util details:
bwutil = 0.068079 
total_CMD = 70315 
util_bw = 4787 
Wasted_Col = 33734 
Wasted_Row = 14681 
Idle = 17113 

BW Util Bottlenecks: 
RCDc_limit = 40151 
RCDWRc_limit = 4885 
WTRc_limit = 2212 
RTWc_limit = 9264 
CCDLc_limit = 1108 
rwq = 0 
CCDLc_limit_alone = 745 
WTRc_limit_alone = 2132 
RTWc_limit_alone = 8981 

Commands details: 
total_CMD = 70315 
n_nop = 57599 
Read = 4194 
Write = 0 
L2_Alloc = 0 
L2_WB = 593 
n_act = 4203 
n_pre = 4187 
n_ref = 0 
n_req = 4787 
total_req = 4787 

Dual Bus Interface Util: 
issued_total_row = 8390 
issued_total_col = 4787 
Row_Bus_Util =  0.119320 
CoL_Bus_Util = 0.068079 
Either_Row_CoL_Bus_Util = 0.180843 
Issued_on_Two_Bus_Simul_Util = 0.006556 
issued_two_Eff = 0.036254 
queue_avg = 0.261765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.261765
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57150 n_act=4375 n_pre=4359 n_ref_event=0 n_req=4974 n_rd=4332 n_rd_L2_A=0 n_write=0 n_wr_bk=642 bw_util=0.07074
n_activity=60940 dram_eff=0.08162
bk0: 238a 63127i bk1: 240a 63290i bk2: 248a 62685i bk3: 272a 62389i bk4: 256a 62876i bk5: 258a 62450i bk6: 296a 61377i bk7: 270a 62609i bk8: 296a 61725i bk9: 246a 63489i bk10: 340a 60575i bk11: 358a 60373i bk12: 292a 61100i bk13: 246a 62484i bk14: 224a 63680i bk15: 252a 62134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.120426
Row_Buffer_Locality_read = 0.138042
Row_Buffer_Locality_write = 0.001558
Bank_Level_Parallism = 2.504892
Bank_Level_Parallism_Col = 1.609640
Bank_Level_Parallism_Ready = 1.087254
write_to_read_ratio_blp_rw_average = 0.197172
GrpLevelPara = 1.433966 

BW Util details:
bwutil = 0.070739 
total_CMD = 70315 
util_bw = 4974 
Wasted_Col = 34270 
Wasted_Row = 14112 
Idle = 16959 

BW Util Bottlenecks: 
RCDc_limit = 41329 
RCDWRc_limit = 5231 
WTRc_limit = 2418 
RTWc_limit = 10310 
CCDLc_limit = 1213 
rwq = 0 
CCDLc_limit_alone = 802 
WTRc_limit_alone = 2309 
RTWc_limit_alone = 10008 

Commands details: 
total_CMD = 70315 
n_nop = 57150 
Read = 4332 
Write = 0 
L2_Alloc = 0 
L2_WB = 642 
n_act = 4375 
n_pre = 4359 
n_ref = 0 
n_req = 4974 
total_req = 4974 

Dual Bus Interface Util: 
issued_total_row = 8734 
issued_total_col = 4974 
Row_Bus_Util =  0.124212 
CoL_Bus_Util = 0.070739 
Either_Row_CoL_Bus_Util = 0.187229 
Issued_on_Two_Bus_Simul_Util = 0.007722 
issued_two_Eff = 0.041246 
queue_avg = 0.302752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.302752
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57074 n_act=4399 n_pre=4383 n_ref_event=0 n_req=4981 n_rd=4334 n_rd_L2_A=0 n_write=0 n_wr_bk=647 bw_util=0.07084
n_activity=61850 dram_eff=0.08053
bk0: 224a 63685i bk1: 282a 61268i bk2: 258a 62190i bk3: 248a 62759i bk4: 258a 62466i bk5: 236a 63087i bk6: 246a 62705i bk7: 332a 59865i bk8: 274a 62677i bk9: 314a 61133i bk10: 284a 63269i bk11: 318a 61238i bk12: 258a 62912i bk13: 266a 62351i bk14: 254a 62666i bk15: 282a 61542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.116844
Row_Buffer_Locality_read = 0.133826
Row_Buffer_Locality_write = 0.003091
Bank_Level_Parallism = 2.453663
Bank_Level_Parallism_Col = 1.595476
Bank_Level_Parallism_Ready = 1.079301
write_to_read_ratio_blp_rw_average = 0.196563
GrpLevelPara = 1.423030 

BW Util details:
bwutil = 0.070838 
total_CMD = 70315 
util_bw = 4981 
Wasted_Col = 34819 
Wasted_Row = 14897 
Idle = 15618 

BW Util Bottlenecks: 
RCDc_limit = 41637 
RCDWRc_limit = 5279 
WTRc_limit = 2449 
RTWc_limit = 10260 
CCDLc_limit = 1208 
rwq = 0 
CCDLc_limit_alone = 808 
WTRc_limit_alone = 2345 
RTWc_limit_alone = 9964 

Commands details: 
total_CMD = 70315 
n_nop = 57074 
Read = 4334 
Write = 0 
L2_Alloc = 0 
L2_WB = 647 
n_act = 4399 
n_pre = 4383 
n_ref = 0 
n_req = 4981 
total_req = 4981 

Dual Bus Interface Util: 
issued_total_row = 8782 
issued_total_col = 4981 
Row_Bus_Util =  0.124895 
CoL_Bus_Util = 0.070838 
Either_Row_CoL_Bus_Util = 0.188310 
Issued_on_Two_Bus_Simul_Util = 0.007424 
issued_two_Eff = 0.039423 
queue_avg = 0.283880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.28388
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57103 n_act=4407 n_pre=4391 n_ref_event=0 n_req=4944 n_rd=4296 n_rd_L2_A=0 n_write=0 n_wr_bk=649 bw_util=0.07033
n_activity=62196 dram_eff=0.07951
bk0: 284a 61403i bk1: 256a 62479i bk2: 216a 64184i bk3: 288a 60959i bk4: 280a 61711i bk5: 238a 63342i bk6: 290a 61287i bk7: 270a 62375i bk8: 308a 61652i bk9: 278a 62565i bk10: 334a 59896i bk11: 300a 62530i bk12: 204a 64422i bk13: 234a 62982i bk14: 268a 61830i bk15: 248a 62345i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.108617
Row_Buffer_Locality_read = 0.124767
Row_Buffer_Locality_write = 0.001543
Bank_Level_Parallism = 2.459751
Bank_Level_Parallism_Col = 1.605862
Bank_Level_Parallism_Ready = 1.082103
write_to_read_ratio_blp_rw_average = 0.194827
GrpLevelPara = 1.427113 

BW Util details:
bwutil = 0.070326 
total_CMD = 70315 
util_bw = 4945 
Wasted_Col = 34590 
Wasted_Row = 14951 
Idle = 15829 

BW Util Bottlenecks: 
RCDc_limit = 41701 
RCDWRc_limit = 5251 
WTRc_limit = 2515 
RTWc_limit = 10322 
CCDLc_limit = 1249 
rwq = 0 
CCDLc_limit_alone = 839 
WTRc_limit_alone = 2422 
RTWc_limit_alone = 10005 

Commands details: 
total_CMD = 70315 
n_nop = 57103 
Read = 4296 
Write = 0 
L2_Alloc = 0 
L2_WB = 649 
n_act = 4407 
n_pre = 4391 
n_ref = 0 
n_req = 4944 
total_req = 4945 

Dual Bus Interface Util: 
issued_total_row = 8798 
issued_total_col = 4945 
Row_Bus_Util =  0.125123 
CoL_Bus_Util = 0.070326 
Either_Row_CoL_Bus_Util = 0.187897 
Issued_on_Two_Bus_Simul_Util = 0.007552 
issued_two_Eff = 0.040191 
queue_avg = 0.298158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.298158
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56696 n_act=4535 n_pre=4519 n_ref_event=0 n_req=5139 n_rd=4452 n_rd_L2_A=0 n_write=0 n_wr_bk=687 bw_util=0.07309
n_activity=61853 dram_eff=0.08308
bk0: 244a 63020i bk1: 240a 63304i bk2: 238a 63289i bk3: 250a 62311i bk4: 292a 60910i bk5: 232a 63645i bk6: 262a 62311i bk7: 254a 63217i bk8: 286a 63045i bk9: 296a 61988i bk10: 348a 59444i bk11: 326a 61267i bk12: 302a 60872i bk13: 280a 61998i bk14: 278a 61538i bk15: 324a 59761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117533
Row_Buffer_Locality_read = 0.135669
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.524725
Bank_Level_Parallism_Col = 1.637394
Bank_Level_Parallism_Ready = 1.094766
write_to_read_ratio_blp_rw_average = 0.207215
GrpLevelPara = 1.451972 

BW Util details:
bwutil = 0.073085 
total_CMD = 70315 
util_bw = 5139 
Wasted_Col = 35195 
Wasted_Row = 14428 
Idle = 15553 

BW Util Bottlenecks: 
RCDc_limit = 42540 
RCDWRc_limit = 5638 
WTRc_limit = 2743 
RTWc_limit = 11302 
CCDLc_limit = 1319 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 2632 
RTWc_limit_alone = 10932 

Commands details: 
total_CMD = 70315 
n_nop = 56696 
Read = 4452 
Write = 0 
L2_Alloc = 0 
L2_WB = 687 
n_act = 4535 
n_pre = 4519 
n_ref = 0 
n_req = 5139 
total_req = 5139 

Dual Bus Interface Util: 
issued_total_row = 9054 
issued_total_col = 5139 
Row_Bus_Util =  0.128763 
CoL_Bus_Util = 0.073085 
Either_Row_CoL_Bus_Util = 0.193686 
Issued_on_Two_Bus_Simul_Util = 0.008163 
issued_two_Eff = 0.042147 
queue_avg = 0.275105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.275105
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57005 n_act=4425 n_pre=4409 n_ref_event=0 n_req=4997 n_rd=4346 n_rd_L2_A=0 n_write=0 n_wr_bk=651 bw_util=0.07107
n_activity=61501 dram_eff=0.08125
bk0: 304a 60744i bk1: 248a 62270i bk2: 274a 62079i bk3: 222a 64016i bk4: 240a 63226i bk5: 280a 61753i bk6: 278a 62039i bk7: 264a 62386i bk8: 294a 62662i bk9: 290a 62396i bk10: 314a 60875i bk11: 306a 62487i bk12: 248a 62384i bk13: 276a 61957i bk14: 250a 62984i bk15: 258a 62098i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.114469
Row_Buffer_Locality_read = 0.131615
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.469857
Bank_Level_Parallism_Col = 1.586193
Bank_Level_Parallism_Ready = 1.078047
write_to_read_ratio_blp_rw_average = 0.190835
GrpLevelPara = 1.418421 

BW Util details:
bwutil = 0.071066 
total_CMD = 70315 
util_bw = 4997 
Wasted_Col = 34776 
Wasted_Row = 14352 
Idle = 16190 

BW Util Bottlenecks: 
RCDc_limit = 41825 
RCDWRc_limit = 5326 
WTRc_limit = 2719 
RTWc_limit = 9686 
CCDLc_limit = 1245 
rwq = 0 
CCDLc_limit_alone = 815 
WTRc_limit_alone = 2591 
RTWc_limit_alone = 9384 

Commands details: 
total_CMD = 70315 
n_nop = 57005 
Read = 4346 
Write = 0 
L2_Alloc = 0 
L2_WB = 651 
n_act = 4425 
n_pre = 4409 
n_ref = 0 
n_req = 4997 
total_req = 4997 

Dual Bus Interface Util: 
issued_total_row = 8834 
issued_total_col = 4997 
Row_Bus_Util =  0.125635 
CoL_Bus_Util = 0.071066 
Either_Row_CoL_Bus_Util = 0.189291 
Issued_on_Two_Bus_Simul_Util = 0.007410 
issued_two_Eff = 0.039144 
queue_avg = 0.272801 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.272801
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=56345 n_act=4695 n_pre=4679 n_ref_event=0 n_req=5251 n_rd=4517 n_rd_L2_A=0 n_write=0 n_wr_bk=734 bw_util=0.07468
n_activity=62000 dram_eff=0.08469
bk0: 252a 62702i bk1: 257a 61902i bk2: 312a 59931i bk3: 262a 61927i bk4: 250a 62426i bk5: 278a 61851i bk6: 262a 62373i bk7: 308a 60900i bk8: 300a 61562i bk9: 274a 62556i bk10: 340a 60551i bk11: 332a 60896i bk12: 282a 61721i bk13: 304a 60313i bk14: 260a 62025i bk15: 244a 62668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.105885
Row_Buffer_Locality_read = 0.122648
Row_Buffer_Locality_write = 0.002725
Bank_Level_Parallism = 2.610683
Bank_Level_Parallism_Col = 1.661515
Bank_Level_Parallism_Ready = 1.094839
write_to_read_ratio_blp_rw_average = 0.202071
GrpLevelPara = 1.463276 

BW Util details:
bwutil = 0.074678 
total_CMD = 70315 
util_bw = 5251 
Wasted_Col = 35763 
Wasted_Row = 14139 
Idle = 15162 

BW Util Bottlenecks: 
RCDc_limit = 43624 
RCDWRc_limit = 5875 
WTRc_limit = 2957 
RTWc_limit = 11918 
CCDLc_limit = 1353 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 2830 
RTWc_limit_alone = 11561 

Commands details: 
total_CMD = 70315 
n_nop = 56345 
Read = 4517 
Write = 0 
L2_Alloc = 0 
L2_WB = 734 
n_act = 4695 
n_pre = 4679 
n_ref = 0 
n_req = 5251 
total_req = 5251 

Dual Bus Interface Util: 
issued_total_row = 9374 
issued_total_col = 5251 
Row_Bus_Util =  0.133314 
CoL_Bus_Util = 0.074678 
Either_Row_CoL_Bus_Util = 0.198677 
Issued_on_Two_Bus_Simul_Util = 0.009315 
issued_two_Eff = 0.046886 
queue_avg = 0.332561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.332561
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70315 n_nop=57062 n_act=4420 n_pre=4404 n_ref_event=0 n_req=5009 n_rd=4352 n_rd_L2_A=0 n_write=0 n_wr_bk=657 bw_util=0.07124
n_activity=61588 dram_eff=0.08133
bk0: 256a 62364i bk1: 262a 62074i bk2: 272a 62097i bk3: 262a 62285i bk4: 262a 62619i bk5: 242a 62761i bk6: 274a 61998i bk7: 276a 62329i bk8: 330a 60865i bk9: 290a 62395i bk10: 322a 61338i bk11: 312a 62240i bk12: 272a 62097i bk13: 260a 62367i bk14: 230a 62938i bk15: 230a 63458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.117588
Row_Buffer_Locality_read = 0.135110
Row_Buffer_Locality_write = 0.001522
Bank_Level_Parallism = 2.476892
Bank_Level_Parallism_Col = 1.613712
Bank_Level_Parallism_Ready = 1.082651
write_to_read_ratio_blp_rw_average = 0.196924
GrpLevelPara = 1.431309 

BW Util details:
bwutil = 0.071237 
total_CMD = 70315 
util_bw = 5009 
Wasted_Col = 34540 
Wasted_Row = 14480 
Idle = 16286 

BW Util Bottlenecks: 
RCDc_limit = 41656 
RCDWRc_limit = 5341 
WTRc_limit = 2453 
RTWc_limit = 10452 
CCDLc_limit = 1234 
rwq = 0 
CCDLc_limit_alone = 820 
WTRc_limit_alone = 2351 
RTWc_limit_alone = 10140 

Commands details: 
total_CMD = 70315 
n_nop = 57062 
Read = 4352 
Write = 0 
L2_Alloc = 0 
L2_WB = 657 
n_act = 4420 
n_pre = 4404 
n_ref = 0 
n_req = 5009 
total_req = 5009 

Dual Bus Interface Util: 
issued_total_row = 8824 
issued_total_col = 5009 
Row_Bus_Util =  0.125492 
CoL_Bus_Util = 0.071237 
Either_Row_CoL_Bus_Util = 0.188480 
Issued_on_Two_Bus_Simul_Util = 0.008249 
issued_two_Eff = 0.043764 
queue_avg = 0.264481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.264481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3454, Miss = 2156, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3477, Miss = 2172, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3504, Miss = 2196, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3546, Miss = 2210, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3465, Miss = 2160, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3474, Miss = 2158, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3439, Miss = 2158, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3456, Miss = 2160, Miss_rate = 0.625, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 3381, Miss = 2100, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3195, Miss = 1948, Miss_rate = 0.610, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3756, Miss = 2382, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3444, Miss = 2152, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3363, Miss = 2086, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3468, Miss = 2160, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3411, Miss = 2100, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3357, Miss = 2086, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3570, Miss = 2232, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3390, Miss = 2124, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3498, Miss = 2190, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3501, Miss = 2180, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3409, Miss = 2102, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3477, Miss = 2170, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3333, Miss = 2058, Miss_rate = 0.617, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3393, Miss = 2104, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 3570, Miss = 2238, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3390, Miss = 2106, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 3522, Miss = 2214, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 3256, Miss = 2026, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 3504, Miss = 2182, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3375, Miss = 2098, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 3502, Miss = 2190, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 3381, Miss = 2110, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3534, Miss = 2220, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 3481, Miss = 2183, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 3360, Miss = 2080, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 3664, Miss = 2302, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 3279, Miss = 2034, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 3408, Miss = 2128, Miss_rate = 0.624, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[38]: Access = 3484, Miss = 2196, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 3334, Miss = 2064, Miss_rate = 0.619, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 3384, Miss = 2110, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 3408, Miss = 2134, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 3444, Miss = 2146, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 3525, Miss = 2222, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 3534, Miss = 2230, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 3519, Miss = 2204, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 3514, Miss = 2188, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 3418, Miss = 2141, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 3310, Miss = 2040, Miss_rate = 0.616, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 3453, Miss = 2154, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 3489, Miss = 2190, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 3433, Miss = 2142, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 3318, Miss = 2056, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 3594, Miss = 2278, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 3499, Miss = 2184, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 3405, Miss = 2112, Miss_rate = 0.620, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 3561, Miss = 2250, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 3498, Miss = 2202, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 3502, Miss = 2202, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 3436, Miss = 2144, Miss_rate = 0.624, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[60]: Access = 3603, Miss = 2258, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 3595, Miss = 2259, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 3546, Miss = 2218, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 3409, Miss = 2134, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 221202
L2_total_cache_misses = 138113
L2_total_cache_miss_rate = 0.6244
L2_total_cache_pending_hits = 6
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17547
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 71039
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 155666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=221202
icnt_total_pkts_simt_to_mem=221202
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 221202
Req_Network_cycles = 93643
Req_Network_injected_packets_per_cycle =       2.3622 
Req_Network_conflicts_per_cycle =       0.0440
Req_Network_conflicts_per_cycle_util =       0.0505
Req_Bank_Level_Parallism =       2.7110
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0009
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0369

Reply_Network_injected_packets_num = 221202
Reply_Network_cycles = 93643
Reply_Network_injected_packets_per_cycle =        2.3622
Reply_Network_conflicts_per_cycle =        1.1620
Reply_Network_conflicts_per_cycle_util =       1.3516
Reply_Bank_Level_Parallism =       2.7476
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0198
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0295
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 52 sec (172 sec)
gpgpu_simulation_rate = 91454 (inst/sec)
gpgpu_simulation_rate = 544 (cycle/sec)
gpgpu_silicon_slowdown = 2080882x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 120569335 us


gen_hists: 1 laps, 120569335.000000 us/lap, 15071166.875000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
