INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/4/4/4.srcs/sources_1/imports/source/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/4/4/4.srcs/sources_1/imports/source/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/code/CE/4/4/4.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
