{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 28 17:33:49 2012 " "Info: Processing started: Sat Jan 28 17:33:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow_generate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file overflow_generate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 overflow_generate-overflow_generate_architecture " "Info: Found design unit 1: overflow_generate-overflow_generate_architecture" {  } { { "overflow_generate.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/overflow_generate.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 overflow_generate " "Info: Found entity 1: overflow_generate" {  } { { "overflow_generate.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/overflow_generate.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_subt_decision.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_subt_decision.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_subt_decision " "Info: Found entity 1: add_subt_decision" {  } { { "add_subt_decision.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_decision.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_subt_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_subt_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_subt_select " "Info: Found entity 1: add_subt_select" {  } { { "add_subt_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/add_subt_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Info: Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_flips.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bit_flips.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bit_flips " "Info: Found entity 1: bit_flips" {  } { { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_name.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file block_name.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block_name " "Info: Found entity 1: block_name" {  } { { "block_name.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/block_name.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file bus_combine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combine " "Info: Found entity 1: bus_combine" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLA_adder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CLA_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_adder " "Info: Found entity 1: CLA_adder" {  } { { "CLA_adder.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CLAadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CLAadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLAadder-CLAadder_architecture " "Info: Found design unit 1: CLAadder-CLAadder_architecture" {  } { { "CLAadder.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLAadder.vhd" 47 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CLAadder " "Info: Found entity 1: CLAadder" {  } { { "CLAadder.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLAadder.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_select.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file input_select.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 input_select " "Info: Found entity 1: input_select" {  } { { "input_select.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/input_select.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic-logic_architecture " "Info: Found design unit 1: logic-logic_architecture" {  } { { "logic.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/logic.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 logic " "Info: Found entity 1: logic" {  } { { "logic.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/logic.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file multiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Info: Found entity 1: multiplier" {  } { { "multiplier.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "np_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file np_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 np_register " "Info: Found entity 1: np_register" {  } { { "np_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/np_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file p_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 p_register " "Info: Found entity 1: p_register" {  } { { "p_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/p_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file state_machine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Info: Found entity 1: state_machine" {  } { { "state_machine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/state_machine.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file temp_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 temp_register " "Info: Found entity 1: temp_register" {  } { { "temp_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/temp_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Info: Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_register " "Info: Found entity 1: 4bit_register" {  } { { "4bit_register.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/4bit_register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Info: Found entity 1: instruction_decode" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_load.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_load.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_load " "Info: Found entity 1: instruction_load" {  } { { "instruction_load.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_load.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_pointer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_pointer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_pointer " "Info: Found entity 1: instruction_pointer" {  } { { "instruction_pointer.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_pointer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_memory.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_memory.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_mem2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem2 " "Info: Found entity 1: data_mem2" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "str_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file str_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 str_decode " "Info: Found entity 1: str_decode" {  } { { "str_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/str_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ldr_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ldr_decode " "Info: Found entity 1: ldr_decode" {  } { { "ldr_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldr_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Info: Found entity 1: instruction_mem" {  } { { "instruction_mem.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_mem.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mul_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mul_decode " "Info: Found entity 1: mul_decode" {  } { { "mul_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/mul_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_mux.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mul_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mul_mux " "Info: Found entity 1: mul_mux" {  } { { "mul_mux.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/mul_mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldi_decode.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ldi_decode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ldi_decode " "Info: Found entity 1: ldi_decode" {  } { { "ldi_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/ldi_decode.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Info: Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decode instruction_decode:inst1 " "Info: Elaborating entity \"instruction_decode\" for hierarchy \"instruction_decode:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 280 416 672 600 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldi_decode instruction_decode:inst1\|ldi_decode:inst40 " "Info: Elaborating entity \"ldi_decode\" for hierarchy \"instruction_decode:inst1\|ldi_decode:inst40\"" {  } { { "instruction_decode.bdf" "inst40" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 1360 400 544 1456 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldr_decode instruction_decode:inst1\|ldr_decode:inst68 " "Info: Elaborating entity \"ldr_decode\" for hierarchy \"instruction_decode:inst1\|ldr_decode:inst68\"" {  } { { "instruction_decode.bdf" "inst68" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 80 456 600 176 "inst68" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "str_decode instruction_decode:inst1\|str_decode:inst62 " "Info: Elaborating entity \"str_decode\" for hierarchy \"instruction_decode:inst1\|str_decode:inst62\"" {  } { { "instruction_decode.bdf" "inst62" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 224 456 600 320 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_decode instruction_decode:inst1\|mul_decode:inst2 " "Info: Elaborating entity \"mul_decode\" for hierarchy \"instruction_decode:inst1\|mul_decode:inst2\"" {  } { { "instruction_decode.bdf" "inst2" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 1000 472 656 1128 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX instruction_decode:inst1\|BUSMUX:inst58 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"instruction_decode:inst1\|BUSMUX:inst58\"" {  } { { "instruction_decode.bdf" "inst58" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 632 424 536 720 "inst58" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_decode:inst1\|BUSMUX:inst58 " "Info: Elaborated megafunction instantiation \"instruction_decode:inst1\|BUSMUX:inst58\"" {  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 632 424 536 720 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_decode:inst1\|BUSMUX:inst58 " "Info: Instantiated megafunction \"instruction_decode:inst1\|BUSMUX:inst58\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Info: Parameter \"WIDTH\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 632 424 536 720 "inst58" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000 instruction_decode:inst1\|BUSMUX:inst58 " "Info: Elaborated megafunction instantiation \"instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\", which is child of megafunction instantiation \"instruction_decode:inst1\|BUSMUX:inst58\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "instruction_decode.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/instruction_decode.bdf" { { 632 424 536 720 "inst58" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_5fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5fc " "Info: Found entity 1: mux_5fc" {  } { { "db/mux_5fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_5fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5fc instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated " "Info: Elaborating entity \"mux_5fc\" for hierarchy \"instruction_decode:inst1\|BUSMUX:inst58\|lpm_mux:\$00000\|mux_5fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_load instruction_load:inst12 " "Info: Elaborating entity \"instruction_load\" for hierarchy \"instruction_load:inst12\"" {  } { { "top_level.bdf" "inst12" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 632 -264 56 760 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier multiplier:inst " "Info: Elaborating entity \"multiplier\" for hierarchy \"multiplier:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 192 1272 1456 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine multiplier:inst\|state_machine:inst1 " "Info: Elaborating entity \"state_machine\" for hierarchy \"multiplier:inst\|state_machine:inst1\"" {  } { { "multiplier.bdf" "inst1" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 440 48 192 568 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_subt_decision multiplier:inst\|add_subt_decision:inst14 " "Info: Elaborating entity \"add_subt_decision\" for hierarchy \"multiplier:inst\|add_subt_decision:inst14\"" {  } { { "multiplier.bdf" "inst14" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 176 848 1024 272 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "np_register multiplier:inst\|np_register:inst16 " "Info: Elaborating entity \"np_register\" for hierarchy \"multiplier:inst\|np_register:inst16\"" {  } { { "multiplier.bdf" "inst16" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 304 608 800 400 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_select multiplier:inst\|input_select:inst9 " "Info: Elaborating entity \"input_select\" for hierarchy \"multiplier:inst\|input_select:inst9\"" {  } { { "multiplier.bdf" "inst9" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 184 384 576 312 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combine multiplier:inst\|bus_combine:inst19 " "Info: Elaborating entity \"bus_combine\" for hierarchy \"multiplier:inst\|bus_combine:inst19\"" {  } { { "multiplier.bdf" "inst19" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 264 1488 1720 360 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INPUTC_OUTPUTC_NOT_SUPPORTED" "old_data_in\[0..4\] " "Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"old_data_in\[0..4\]\"" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { { 64 112 280 80 "old_data_in\[0..4\]" "" } } } }  } 0 0 "INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INPUTC_OUTPUTC_NOT_SUPPORTED" "new_data_in\[0..3\] " "Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"new_data_in\[0..3\]\"" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { { 24 112 288 40 "new_data_in\[0..3\]" "" } } } }  } 0 0 "INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INPUTC_OUTPUTC_NOT_SUPPORTED" "data_out\[0..8\] " "Warning: INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"data_out\[0..8\]\"" {  } { { "bus_combine.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bus_combine.bdf" { { 248 688 704 424 "data_out\[0..8\]" "" } } } }  } 0 0 "INPUTC, OUTPUTC and BIDIRC pins not supported for pin \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_subt_select multiplier:inst\|add_subt_select:inst21 " "Info: Elaborating entity \"add_subt_select\" for hierarchy \"multiplier:inst\|add_subt_select:inst21\"" {  } { { "multiplier.bdf" "inst21" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 144 1128 1376 272 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "adder_subtractor.bdf 1 1 " "Warning: Using design file adder_subtractor.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Info: Found entity 1: adder_subtractor" {  } { { "adder_subtractor.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder_subtractor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor multiplier:inst\|adder_subtractor:inst25 " "Info: Elaborating entity \"adder_subtractor\" for hierarchy \"multiplier:inst\|adder_subtractor:inst25\"" {  } { { "multiplier.bdf" "inst25" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 400 1120 1320 496 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "CLA_logic.bdf 1 1 " "Warning: Using design file CLA_logic.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CLA_logic " "Info: Found entity 1: CLA_logic" {  } { { "CLA_logic.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/CLA_logic.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA_logic multiplier:inst\|adder_subtractor:inst25\|CLA_logic:inst4 " "Info: Elaborating entity \"CLA_logic\" for hierarchy \"multiplier:inst\|adder_subtractor:inst25\|CLA_logic:inst4\"" {  } { { "adder_subtractor.bdf" "inst4" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder_subtractor.bdf" { { 504 432 728 640 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "simple_adder.bdf 1 1 " "Warning: Using design file simple_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simple_adder " "Info: Found entity 1: simple_adder" {  } { { "simple_adder.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/simple_adder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_adder multiplier:inst\|adder_subtractor:inst25\|simple_adder:inst2 " "Info: Elaborating entity \"simple_adder\" for hierarchy \"multiplier:inst\|adder_subtractor:inst25\|simple_adder:inst2\"" {  } { { "adder_subtractor.bdf" "inst2" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/adder_subtractor.bdf" { { 248 352 448 344 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_flips multiplier:inst\|bit_flips:inst " "Info: Elaborating entity \"bit_flips\" for hierarchy \"multiplier:inst\|bit_flips:inst\"" {  } { { "multiplier.bdf" "inst" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/multiplier.bdf" { { 88 -48 136 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\"" {  } { { "bit_flips.bdf" "inst42" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 1024 1872 1984 1112 "inst42" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Elaborated megafunction instantiation \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\"" {  } { { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 1024 1872 1984 1112 "inst42" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Instantiated megafunction \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Info: Parameter \"WIDTH\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 1024 1872 1984 1112 "inst42" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000 multiplier:inst\|bit_flips:inst\|BUSMUX:inst42 " "Info: Elaborated megafunction instantiation \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\", which is child of megafunction instantiation \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "bit_flips.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/bit_flips.bdf" { { 1024 1872 1984 1112 "inst42" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6fc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6fc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6fc " "Info: Found entity 1: mux_6fc" {  } { { "db/mux_6fc.tdf" "" { Text "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/db/mux_6fc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6fc multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated " "Info: Elaborating entity \"mux_6fc\" for hierarchy \"multiplier:inst\|bit_flips:inst\|BUSMUX:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/80/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_mux mul_mux:inst8 " "Info: Elaborating entity \"mul_mux\" for hierarchy \"mul_mux:inst8\"" {  } { { "top_level.bdf" "inst8" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 192 1024 1192 320 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_register 4bit_register:A " "Info: Elaborating entity \"4bit_register\" for hierarchy \"4bit_register:A\"" {  } { { "top_level.bdf" "A" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -16 704 904 112 "A" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem2 data_mem2:inst18 " "Info: Elaborating entity \"data_mem2\" for hierarchy \"data_mem2:inst18\"" {  } { { "top_level.bdf" "inst18" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { -88 -152 32 40 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "" "Warning: Found multiple base names" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 408 1848 2024 424 "data\[0..3\]" "" } { 408 1848 2024 424 "data\[0..3\]" "" } { 408 1848 2024 424 "data\[0..3\]" "" } { 408 1848 2024 424 "data\[0..3\]" "" } { 408 1848 2024 424 "data\[0..3\]" "" } } } }  } 0 0 "Found multiple base names" 0 0 "" 0 0}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data " "Warning: Converted elements in bus name \"data\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data\[0..3\] data0..3 " "Warning: Converted element name(s) from \"data\[0..3\]\" to \"data0..3\"" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 408 1848 2024 424 "data\[0..3\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 0}  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 408 1848 2024 424 "data\[0..3\]" "" } { 408 1848 2024 424 "data\[0..3\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 0}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "" "Warning: Found multiple base names" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1048 1072 1088 1097 "data3\[0\]" "" } } } }  } 0 0 "Found multiple base names" 0 0 "" 0 0}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data3 " "Warning: Converted elements in bus name \"data3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[0\] data30 " "Warning: Converted element name(s) from \"data3\[0\]\" to \"data30\"" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1048 1072 1088 1097 "data3\[0\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[1\] data31 " "Warning: Converted element name(s) from \"data3\[1\]\" to \"data31\"" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1048 1176 1192 1096 "data3\[1\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[2\] data32 " "Warning: Converted element name(s) from \"data3\[2\]\" to \"data32\"" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1048 1280 1296 1096 "data3\[2\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[3\] data33 " "Warning: Converted element name(s) from \"data3\[3\]\" to \"data33\"" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1048 1384 1400 1096 "data3\[3\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 0} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data3\[0..3\] data30..3 " "Warning: Converted element name(s) from \"data3\[0..3\]\" to \"data30..3\"" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1032 1088 1192 1048 "data3\[0..3\]" "" } } } }  } 0 0 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 0}  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 1032 1088 1192 1048 "data3\[0..3\]" "" } } } }  } 0 0 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst20 " "Warning: Primitive \"AND2\" of instance \"inst20\" not used" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 648 960 1024 696 "inst20" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst21 " "Warning: Primitive \"AND2\" of instance \"inst21\" not used" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 656 1072 1136 704 "inst21" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst22 " "Warning: Primitive \"AND2\" of instance \"inst22\" not used" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 664 1192 1256 712 "inst22" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst23 " "Warning: Primitive \"AND2\" of instance \"inst23\" not used" {  } { { "data_mem2.bdf" "" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/data_mem2.bdf" { { 672 1344 1408 720 "inst23" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem instruction_mem:inst6 " "Info: Elaborating entity \"instruction_mem\" for hierarchy \"instruction_mem:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 232 -120 64 328 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_pointer instruction_pointer:inst11 " "Info: Elaborating entity \"instruction_pointer\" for hierarchy \"instruction_pointer:inst11\"" {  } { { "top_level.bdf" "inst11" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 480 -136 48 576 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "overflow_generate overflow_generate:inst4 " "Info: Elaborating entity \"overflow_generate\" for hierarchy \"overflow_generate:inst4\"" {  } { { "top_level.bdf" "inst4" { Schematic "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.bdf" { { 72 1288 1432 168 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 20 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 28 17:33:56 2012 " "Info: Processing ended: Sat Jan 28 17:33:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 28 17:33:56 2012 " "Info: Processing started: Sat Jan 28 17:33:56 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off top_level -c top_level " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISDB_SOURCE_VECTOR_FILE_USED" "E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf " "Info: Using vector source file \"E:/DROPBOX/UNIVERSITY/YEAR 4/DIGITAL ELECTRONICS/ASSIGNMENTS 3 - PROCESSOR/MULTIPLIER_BLOCK/top_level.vwf\"" {  } {  } 0 0 "Using vector source file \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0 "" 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|instruction_decode:inst1\|ldr_decode:inst68\|inst 15.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 15.0 ns on register \"\|top_level\|instruction_decode:inst1\|ldr_decode:inst68\|inst\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:R1\|inst2 25.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 25.0 ns on register \"\|top_level\|4bit_register:R1\|inst2\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:R0\|inst 85.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register \"\|top_level\|4bit_register:R0\|inst\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:R0\|inst1 85.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register \"\|top_level\|4bit_register:R0\|inst1\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:R0\|inst3 85.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 85.0 ns on register \"\|top_level\|4bit_register:R0\|inst3\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|instruction_decode:inst1\|mul_decode:inst2\|inst45 135.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 135.0 ns on register \"\|top_level\|instruction_decode:inst1\|mul_decode:inst2\|inst45\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|multiplier:inst\|np_register:inst16\|inst6 155.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 155.0 ns on register \"\|top_level\|multiplier:inst\|np_register:inst16\|inst6\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:A\|inst 205.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 205.0 ns on register \"\|top_level\|4bit_register:A\|inst\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:A\|inst2 205.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 205.0 ns on register \"\|top_level\|4bit_register:A\|inst2\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|instruction_decode:inst1\|str_decode:inst62\|inst45 255.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 255.0 ns on register \"\|top_level\|instruction_decode:inst1\|str_decode:inst62\|inst45\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:R1\|inst 325.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 325.0 ns on register \"\|top_level\|4bit_register:R1\|inst\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|instruction_decode:inst1\|ldi_decode:inst40\|inst 375.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 375.0 ns on register \"\|top_level\|instruction_decode:inst1\|ldi_decode:inst40\|inst\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:A\|inst1 385.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 385.0 ns on register \"\|top_level\|4bit_register:A\|inst1\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|top_level\|4bit_register:A\|inst3 385.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 385.0 ns on register \"\|top_level\|4bit_register:A\|inst3\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     56.49 % " "Info: Simulation coverage is      56.49 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0 "" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "5110 " "Info: Number of transitions in simulation is 5110" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 14 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "108 " "Info: Peak virtual memory: 108 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 28 17:34:01 2012 " "Info: Processing ended: Sat Jan 28 17:34:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Compile & Simulate 0 s 34 s " "Info: Quartus II Compile & Simulate was successful. 0 errors, 34 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
