Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 20 10:52:22 2025
| Host         : PC-075 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rp_top_control_sets_placed.rpt
| Design       : rp_top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              37 |           12 |
| Yes          | No                    | No                     |              15 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |         Enable Signal        |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG | ce_gen_baud_i/ce_baud        |                                              |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG |                              | seg_disp_driver_i/pres_st_seg_mux[2]         |                2 |              2 |         1.00 |
|  CLK_IBUF_BUFG |                              | ce_gen_baud_i/cnt[7]_i_1_n_0                 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | ce_gen_100_Hz_i/E[0]         |                                              |                1 |              6 |         6.00 |
|  CLK_IBUF_BUFG | uart_tx_i/cnt_reg[7]_i_1_n_0 |                                              |                3 |              8 |         2.67 |
|  CLK_IBUF_BUFG |                              | seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0 |                4 |             13 |         3.25 |
|  CLK_IBUF_BUFG |                              | ce_gen_100_Hz_i/cnt[18]_i_1_n_0              |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                              |                                              |               10 |             26 |         2.60 |
+----------------+------------------------------+----------------------------------------------+------------------+----------------+--------------+


