// Seed: 676585665
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout id_11;
  inout id_10;
  output id_9;
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  inout id_4;
  input id_3;
  inout id_2;
  input id_1;
  type_12(
      1, 1
  );
  reg id_11;
  assign id_9 = 1'b0;
  always @(negedge id_6 + id_7) begin
    id_10 <= id_6;
  end
  assign id_11 = id_6;
endmodule
