set ::env(PROJECT_NAME) opb_usblite
set ::env(DESIGN_TOP) usb_phy
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/opb_usblite/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/opb_usblite/rtl/usb_phy.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
