{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 17:23:10 2014 " "Info: Processing started: Tue Feb 04 17:23:10 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g31_binary_to_seven_segment -c g31_binary_to_seven_segment --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g31_binary_to_seven_segment -c g31_binary_to_seven_segment --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg4 bin\[4\] clock 0.824 ns memory " "Info: tsu for memory \"g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg4\" (data pin = \"bin\[4\]\", clock pin = \"clock\") is 0.824 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.711 ns + Longest pin memory " "Info: + Longest pin to memory delay is 3.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns bin\[4\] 1 PIN PIN_W12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'bin\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[4] } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 240 80 248 256 "bin\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.159 ns) 3.711 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg4 2 MEM M4K_X17_Y18 8 " "Info: 2: + IC(2.546 ns) + CELL(0.159 ns) = 3.711 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.705 ns" { bin[4] g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.165 ns ( 31.39 % ) " "Info: Total cell delay = 1.165 ns ( 31.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.546 ns ( 68.61 % ) " "Info: Total interconnect delay = 2.546 ns ( 68.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.711 ns" { bin[4] g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.711 ns" { bin[4] {} bin[4]~combout {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 2.546ns } { 0.000ns 1.006ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.927 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.747 ns) 2.927 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X17_Y18 8 " "Info: 3: + IC(0.916 ns) + CELL(0.747 ns) = 2.927 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.663 ns" { clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.57 % ) " "Info: Total cell delay = 1.773 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.154 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.927 ns" { clock clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.927 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.711 ns" { bin[4] g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.711 ns" { bin[4] {} bin[4]~combout {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 2.546ns } { 0.000ns 1.006ns 0.159ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.927 ns" { clock clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.927 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg4 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock segments2\[4\] g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 15.167 ns memory " "Info: tco from clock \"clock\" to destination pin \"segments2\[4\]\" through memory \"g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0\" is 15.167 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.927 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.747 ns) 2.927 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X17_Y18 8 " "Info: 3: + IC(0.916 ns) + CELL(0.747 ns) = 2.927 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.663 ns" { clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.57 % ) " "Info: Total cell delay = 1.773 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.154 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.927 ns" { clock clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.927 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.006 ns + Longest memory pin " "Info: + Longest memory to pin delay is 12.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X17_Y18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[7\] 2 MEM M4K_X17_Y18 8 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.377 ns" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.450 ns) 5.861 ns g31_seven_segment_decoder:inst2\|Mux0~0 3 COMB LCCOMB_X1_Y21_N6 6 " "Info: 3: + IC(2.034 ns) + CELL(0.450 ns) = 5.861 ns; Loc. = LCCOMB_X1_Y21_N6; Fanout = 6; COMB Node = 'g31_seven_segment_decoder:inst2\|Mux0~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.484 ns" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[7] g31_seven_segment_decoder:inst2|Mux0~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab2.3/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.545 ns) 7.422 ns g31_seven_segment_decoder:inst3\|Mux3~0 4 COMB LCCOMB_X1_Y18_N24 1 " "Info: 4: + IC(1.016 ns) + CELL(0.545 ns) = 7.422 ns; Loc. = LCCOMB_X1_Y18_N24; Fanout = 1; COMB Node = 'g31_seven_segment_decoder:inst3\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.561 ns" { g31_seven_segment_decoder:inst2|Mux0~0 g31_seven_segment_decoder:inst3|Mux3~0 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab2.3/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.545 ns) 8.276 ns g31_seven_segment_decoder:inst3\|Mux3~1 5 COMB LCCOMB_X1_Y18_N10 1 " "Info: 5: + IC(0.309 ns) + CELL(0.545 ns) = 8.276 ns; Loc. = LCCOMB_X1_Y18_N10; Fanout = 1; COMB Node = 'g31_seven_segment_decoder:inst3\|Mux3~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.854 ns" { g31_seven_segment_decoder:inst3|Mux3~0 g31_seven_segment_decoder:inst3|Mux3~1 } "NODE_NAME" } } { "g31_seven_segment_decoder.vhd" "" { Text "C:/altera/Lab2.3/g31_seven_segment_decoder.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(2.850 ns) 12.006 ns segments2\[4\] 6 PIN PIN_F2 0 " "Info: 6: + IC(0.880 ns) + CELL(2.850 ns) = 12.006 ns; Loc. = PIN_F2; Fanout = 0; PIN Node = 'segments2\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.730 ns" { g31_seven_segment_decoder:inst3|Mux3~1 segments2[4] } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 352 992 1168 368 "segments2\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.767 ns ( 64.69 % ) " "Info: Total cell delay = 7.767 ns ( 64.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.239 ns ( 35.31 % ) " "Info: Total interconnect delay = 4.239 ns ( 35.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.006 ns" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[7] g31_seven_segment_decoder:inst2|Mux0~0 g31_seven_segment_decoder:inst3|Mux3~0 g31_seven_segment_decoder:inst3|Mux3~1 segments2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.006 ns" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[7] {} g31_seven_segment_decoder:inst2|Mux0~0 {} g31_seven_segment_decoder:inst3|Mux3~0 {} g31_seven_segment_decoder:inst3|Mux3~1 {} segments2[4] {} } { 0.000ns 0.000ns 2.034ns 1.016ns 0.309ns 0.880ns } { 0.000ns 3.377ns 0.450ns 0.545ns 0.545ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.927 ns" { clock clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.927 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.006 ns" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[7] g31_seven_segment_decoder:inst2|Mux0~0 g31_seven_segment_decoder:inst3|Mux3~0 g31_seven_segment_decoder:inst3|Mux3~1 segments2[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.006 ns" { g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg0 {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|q_a[7] {} g31_seven_segment_decoder:inst2|Mux0~0 {} g31_seven_segment_decoder:inst3|Mux3~0 {} g31_seven_segment_decoder:inst3|Mux3~1 {} segments2[4] {} } { 0.000ns 0.000ns 2.034ns 1.016ns 0.309ns 0.880ns } { 0.000ns 3.377ns 0.450ns 0.545ns 0.545ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg2 bin\[2\] clock 0.164 ns memory " "Info: th for memory \"g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"bin\[2\]\", clock pin = \"clock\") is 0.164 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.927 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to destination memory is 2.927 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 224 80 248 240 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.747 ns) 2.927 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X17_Y18 8 " "Info: 3: + IC(0.916 ns) + CELL(0.747 ns) = 2.927 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.663 ns" { clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 60.57 % ) " "Info: Total cell delay = 1.773 ns ( 60.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.154 ns ( 39.43 % ) " "Info: Total interconnect delay = 1.154 ns ( 39.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.927 ns" { clock clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.927 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.250 ns + " "Info: + Micro hold delay of destination is 0.250 ns" {  } { { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.013 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.013 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns bin\[2\] 1 PIN PIN_M22 1 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 1; PIN Node = 'bin\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin[2] } "NODE_NAME" } } { "g31_binary_to_seven_segment_circuit.bdf" "" { Schematic "C:/altera/Lab2.3/g31_binary_to_seven_segment_circuit.bdf" { { 240 80 248 256 "bin\[5..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(0.159 ns) 3.013 ns g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X17_Y18 8 " "Info: 2: + IC(1.818 ns) + CELL(0.159 ns) = 3.013 ns; Loc. = M4K_X17_Y18; Fanout = 8; MEM Node = 'g31_binary_to_BCD:inst\|lpm_rom:crc_rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_e501:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.977 ns" { bin[2] g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_e501.tdf" "" { Text "C:/altera/Lab2.3/db/altsyncram_e501.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.195 ns ( 39.66 % ) " "Info: Total cell delay = 1.195 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.818 ns ( 60.34 % ) " "Info: Total interconnect delay = 1.818 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.013 ns" { bin[2] g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.013 ns" { bin[2] {} bin[2]~combout {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.818ns } { 0.000ns 1.036ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.927 ns" { clock clock~clkctrl g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.927 ns" { clock {} clock~combout {} clock~clkctrl {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.238ns 0.916ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.013 ns" { bin[2] g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.013 ns" { bin[2] {} bin[2]~combout {} g31_binary_to_BCD:inst|lpm_rom:crc_rom|altrom:srom|altsyncram:rom_block|altsyncram_e501:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.818ns } { 0.000ns 1.036ns 0.159ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 17:23:10 2014 " "Info: Processing ended: Tue Feb 04 17:23:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
