<profile>

<section name = "Vivado HLS Report for 'copy_b5'" level="0">
<item name = "Date">Wed Nov  7 23:47:57 2018
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">lenet</item>
<item name = "Solution">lenet_accelerator</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.75, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">247, 247, 247, 247, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">240, 240, 2, -, -, 120, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 26, 18</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 91</column>
<column name="Register">-, -, 63, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_13_fu_100_p2">+, 0, 26, 12, 7, 1</column>
<column name="ap_block_state8">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_fu_94_p2">icmp, 0, 0, 4, 7, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">55, 10, 1, 10</column>
<column name="ap_sig_ioackin_m_axi_in_r_ARREADY">9, 2, 1, 2</column>
<column name="i_reg_68">9, 2, 7, 14</column>
<column name="in_r_blk_n_AR">9, 2, 1, 2</column>
<column name="in_r_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">9, 0, 9, 0</column>
<column name="ap_reg_ioackin_m_axi_in_r_ARREADY">1, 0, 1, 0</column>
<column name="i_13_reg_120">7, 0, 7, 0</column>
<column name="i_cast1_reg_112">7, 0, 32, 25</column>
<column name="i_reg_68">7, 0, 7, 0</column>
<column name="in_addr_read_reg_125">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, copy_b5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, copy_b5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, copy_b5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, copy_b5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, copy_b5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, copy_b5, return value</column>
<column name="m_axi_in_r_AWVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWADDR">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLEN">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_AWUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WDATA">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WSTRB">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WLAST">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_WUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARVALID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREADY">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARADDR">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARID">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLEN">out, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARSIZE">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARBURST">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARLOCK">out, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARCACHE">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARPROT">out, 3, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARQOS">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARREGION">out, 4, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_ARUSER">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RDATA">in, 32, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RLAST">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RUSER">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_RRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BVALID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BREADY">out, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BRESP">in, 2, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BID">in, 1, m_axi, in_r, pointer</column>
<column name="m_axi_in_r_BUSER">in, 1, m_axi, in_r, pointer</column>
<column name="c5_b_i13">in, 30, ap_none, c5_b_i13, scalar</column>
<column name="out_r_address0">out, 7, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
