/** ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename    : Vectors.c
**     Project     : ProcessorExpert
**     Processor   : MK20DX128VLH5
**     Version     : Component 01.009, Driver 01.04, CPU db: 3.00.000
**     Compiler    : GNU C Compiler
**     Date/Time   : 2013-12-15, 00:20, # CodeGen: 20
**     Abstract    :
**
**     Settings    :
**
**
**     Copyright : 1997 - 2013 Freescale Semiconductor, Inc. All Rights Reserved.
**     SOURCE DISTRIBUTION PERMISSIBLE as directed in End User License Agreement.
**     
**     http      : www.freescale.com
**     mail      : support@freescale.com
** ###################################################################*/
/*!
** @file Vectors.c                                                  
** @version 01.04
** @brief
**
*/         
/*!
**  @addtogroup Vectors_module Vectors module documentation
**  @{
*/         

  #include "Cpu.h"
  #include "RESET_A.h"
  #include "BitIoLdd1.h"
  #include "RESET_B.h"
  #include "BitIoLdd2.h"
  #include "RESET_C.h"
  #include "BitIoLdd3.h"
  #include "HallA.h"
  #include "ExtIntLdd1.h"
  #include "HallB.h"
  #include "ExtIntLdd2.h"
  #include "HallC.h"
  #include "ExtIntLdd3.h"
  #include "OTW.h"
  #include "BitIoLdd4.h"
  #include "FAULT.h"
  #include "BitIoLdd5.h"
  #include "M1.h"
  #include "BitIoLdd6.h"
  #include "M2.h"
  #include "BitIoLdd7.h"
  #include "M3.h"
  #include "BitIoLdd8.h"
  #include "POT1.h"
  #include "AdcLdd1.h"
  #include "PWM_A.h"
  #include "PwmLdd1.h"
  #include "TU1.h"
  #include "PWM_B.h"
  #include "PwmLdd2.h"
  #include "PWM_C.h"
  #include "PwmLdd3.h"
  #include "Events.h"


  /* ISR prototype */
  extern uint32_t __SP_INIT;
  extern
  #ifdef __cplusplus
  "C"
  #endif
  void __thumb_startup( void );
  
  
  /*lint -esym(765,__vect_table) Disable MISRA rule (8.10) checking for symbols (__vect_table). Definition of the interrupt vector table placed by linker on a predefined location. */
  /*lint -save  -e926 -e927 -e928 -e929 Disable MISRA rule (11.4) checking. Need to explicitly cast pointers to the general ISR for Interrupt vector table */
  
  __attribute__ ((section (".vectortable"))) const tVectorTable __vect_table = { /* Interrupt vector table */
  
    /* ISR name                             No. Address      Pri Name                          Description */
    &__SP_INIT,                        /* 0x00  0x00000000   -   ivINT_Initial_Stack_Pointer   used by PE */
    {
    (tIsrFunc)&__thumb_startup,        /* 0x01  0x00000004   -   ivINT_Initial_Program_Counter used by PE */
    (tIsrFunc)&Cpu_INT_NMIInterrupt,   /* 0x02  0x00000008   -2   ivINT_NMI                     used by PE */
    (tIsrFunc)&Cpu_ivINT_Hard_Fault,   /* 0x03  0x0000000C   -1   ivINT_Hard_Fault              unused by PE */
    (tIsrFunc)&Cpu_ivINT_Mem_Manage_Fault, /* 0x04  0x00000010   -   ivINT_Mem_Manage_Fault        unused by PE */
    (tIsrFunc)&Cpu_ivINT_Bus_Fault,    /* 0x05  0x00000014   -   ivINT_Bus_Fault               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Usage_Fault,  /* 0x06  0x00000018   -   ivINT_Usage_Fault             unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved7,    /* 0x07  0x0000001C   -   ivINT_Reserved7               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved8,    /* 0x08  0x00000020   -   ivINT_Reserved8               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved9,    /* 0x09  0x00000024   -   ivINT_Reserved9               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved10,   /* 0x0A  0x00000028   -   ivINT_Reserved10              unused by PE */
    (tIsrFunc)&Cpu_ivINT_SVCall,       /* 0x0B  0x0000002C   -   ivINT_SVCall                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_DebugMonitor, /* 0x0C  0x00000030   -   ivINT_DebugMonitor            unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved13,   /* 0x0D  0x00000034   -   ivINT_Reserved13              unused by PE */
    (tIsrFunc)&Cpu_ivINT_PendableSrvReq, /* 0x0E  0x00000038   -   ivINT_PendableSrvReq          unused by PE */
    (tIsrFunc)&Cpu_ivINT_SysTick,      /* 0x0F  0x0000003C   -   ivINT_SysTick                 unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA0,         /* 0x10  0x00000040   -   ivINT_DMA0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA1,         /* 0x11  0x00000044   -   ivINT_DMA1                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA2,         /* 0x12  0x00000048   -   ivINT_DMA2                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA3,         /* 0x13  0x0000004C   -   ivINT_DMA3                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_DMA_Error,    /* 0x14  0x00000050   -   ivINT_DMA_Error               unused by PE */
    (tIsrFunc)&Cpu_ivINT_Reserved21,   /* 0x15  0x00000054   -   ivINT_Reserved21              unused by PE */
    (tIsrFunc)&Cpu_ivINT_FTFL,         /* 0x16  0x00000058   -   ivINT_FTFL                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_Read_Collision, /* 0x17  0x0000005C   -   ivINT_Read_Collision          unused by PE */
    (tIsrFunc)&Cpu_ivINT_LVD_LVW,      /* 0x18  0x00000060   -   ivINT_LVD_LVW                 unused by PE */
    (tIsrFunc)&Cpu_ivINT_LLW,          /* 0x19  0x00000064   -   ivINT_LLW                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_Watchdog,     /* 0x1A  0x00000068   -   ivINT_Watchdog                unused by PE */
    (tIsrFunc)&Cpu_ivINT_I2C0,         /* 0x1B  0x0000006C   -   ivINT_I2C0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_SPI0,         /* 0x1C  0x00000070   -   ivINT_SPI0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_I2S0_Tx,      /* 0x1D  0x00000074   -   ivINT_I2S0_Tx                 unused by PE */
    (tIsrFunc)&Cpu_ivINT_I2S0_Rx,      /* 0x1E  0x00000078   -   ivINT_I2S0_Rx                 unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART0_LON,    /* 0x1F  0x0000007C   -   ivINT_UART0_LON               unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART0_RX_TX,  /* 0x20  0x00000080   -   ivINT_UART0_RX_TX             unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART0_ERR,    /* 0x21  0x00000084   -   ivINT_UART0_ERR               unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART1_RX_TX,  /* 0x22  0x00000088   -   ivINT_UART1_RX_TX             unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART1_ERR,    /* 0x23  0x0000008C   -   ivINT_UART1_ERR               unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART2_RX_TX,  /* 0x24  0x00000090   -   ivINT_UART2_RX_TX             unused by PE */
    (tIsrFunc)&Cpu_ivINT_UART2_ERR,    /* 0x25  0x00000094   -   ivINT_UART2_ERR               unused by PE */
    (tIsrFunc)&AdcLdd1_MeasurementCompleteInterrupt, /* 0x26  0x00000098   8   ivINT_ADC0                    used by PE */
    (tIsrFunc)&Cpu_ivINT_CMP0,         /* 0x27  0x0000009C   -   ivINT_CMP0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_CMP1,         /* 0x28  0x000000A0   -   ivINT_CMP1                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_FTM0,         /* 0x29  0x000000A4   -   ivINT_FTM0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_FTM1,         /* 0x2A  0x000000A8   -   ivINT_FTM1                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_CMT,          /* 0x2B  0x000000AC   -   ivINT_CMT                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_RTC,          /* 0x2C  0x000000B0   -   ivINT_RTC                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_RTC_Seconds,  /* 0x2D  0x000000B4   -   ivINT_RTC_Seconds             unused by PE */
    (tIsrFunc)&Cpu_ivINT_PIT0,         /* 0x2E  0x000000B8   -   ivINT_PIT0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PIT1,         /* 0x2F  0x000000BC   -   ivINT_PIT1                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PIT2,         /* 0x30  0x000000C0   -   ivINT_PIT2                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PIT3,         /* 0x31  0x000000C4   -   ivINT_PIT3                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_PDB0,         /* 0x32  0x000000C8   -   ivINT_PDB0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_USB0,         /* 0x33  0x000000CC   -   ivINT_USB0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_USBDCD,       /* 0x34  0x000000D0   -   ivINT_USBDCD                  unused by PE */
    (tIsrFunc)&Cpu_ivINT_TSI0,         /* 0x35  0x000000D4   -   ivINT_TSI0                    unused by PE */
    (tIsrFunc)&Cpu_ivINT_MCG,          /* 0x36  0x000000D8   -   ivINT_MCG                     unused by PE */
    (tIsrFunc)&Cpu_ivINT_LPTimer,      /* 0x37  0x000000DC   -   ivINT_LPTimer                 unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTA,        /* 0x38  0x000000E0   8   ivINT_PORTA                   used by PE */
    (tIsrFunc)&Cpu_ivINT_PORTB,        /* 0x39  0x000000E4   -   ivINT_PORTB                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTC,        /* 0x3A  0x000000E8   -   ivINT_PORTC                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTD,        /* 0x3B  0x000000EC   -   ivINT_PORTD                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_PORTE,        /* 0x3C  0x000000F0   -   ivINT_PORTE                   unused by PE */
    (tIsrFunc)&Cpu_ivINT_SWI           /* 0x3D  0x000000F4   -   ivINT_SWI                     unused by PE */
    }
  };
  /*lint -restore Enable MISRA rule (11.4) checking. */
  

/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.3 [05.08]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
