Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 20:26:55 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0028     -0.0028

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0212      1.0700    0.0000     -0.0028 r    (49.26,4.75)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0487      1.0500    0.0863      0.0835 f    (49.01,4.75)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0128
  U265/I (INVD1BWP16P90CPD)                                                                               0.0483      1.0700    0.0029      0.0864 f    (46.78,10.51)
  U265/ZN (INVD1BWP16P90CPD)                                                                              0.0442      1.0500    0.0419      0.1283 r    (46.85,10.52)
  n381 (net)                                                                           8      0.0113
  U418/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0443      1.0700    0.0010      0.1293 r    (48.28,8.83)
  U418/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0226      1.0500    0.0272      0.1566 f    (48.25,8.78)
  n212 (net)                                                                           2      0.0018
  U419/I (INVD1BWP16P90CPD)                                                                               0.0226      1.0700    0.0001      0.1566 f    (48.49,8.78)
  U419/ZN (INVD1BWP16P90CPD)                                                                              0.0116      1.0500    0.0139      0.1705 r    (48.56,8.78)
  n179 (net)                                                                           2      0.0019
  U420/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0117      1.0700    0.0001      0.1706 r    (48.40,8.16)
  U420/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0454      1.0500    0.0272      0.1978 f    (48.43,8.21)
  n207 (net)                                                                           4      0.0050
  U421/I (INVD1BWP16P90CPD)                                                                               0.0454      1.0700    0.0002      0.1980 f    (51.28,8.78)
  U421/ZN (INVD1BWP16P90CPD)                                                                              0.0291      1.0500    0.0298      0.2277 r    (51.35,8.78)
  n210 (net)                                                                           5      0.0067
  U544/B2 (IND3D1BWP16P90CPD)                                                                             0.0291      1.0700    0.0003      0.2280 r    (52.00,13.94)
  U544/ZN (IND3D1BWP16P90CPD)                                                                             0.0195      1.0500    0.0209      0.2489 f    (51.98,13.97)
  n456 (net)                                                                           1      0.0009
  U543/B (AOI21D1BWP16P90CPD)                                                                             0.0195      1.0700    0.0000      0.2489 f    (52.99,13.97)
  U543/ZN (AOI21D1BWP16P90CPD)                                                                            0.0307      1.0500    0.0238      0.2727 r    (53.00,13.91)
  n455 (net)                                                                           1      0.0033
  ctmTdsLR_2_1305/A2 (ND2SKND2BWP16P90CPDULVT)                                                            0.0307      1.0700    0.0001      0.2728 r    (56.76,14.04)
  ctmTdsLR_2_1305/ZN (ND2SKND2BWP16P90CPDULVT)                                                            0.0110      1.0500    0.0094      0.2822 f    (56.76,13.97)
  copt_net_171 (net)                                                                   1      0.0026
  ctmTdsLR_1_1304/A2 (CKNR2D2BWP16P90CPDULVT)                                                             0.0110      1.0700    0.0001      0.2823 f    (56.47,11.70)
  ctmTdsLR_1_1304/ZN (CKNR2D2BWP16P90CPDULVT)                                                             0.0056      1.0500    0.0055      0.2878 r    (56.57,11.65)
  net_net_159 (net)                                                                    1      0.0012
  ctmTdsLR_1_1306/A1 (NR2D1BWP16P90CPDULVT)                                                               0.0056      1.0700    0.0001      0.2879 r    (57.01,11.61)
  ctmTdsLR_1_1306/ZN (NR2D1BWP16P90CPDULVT)                                                               0.0063      1.0500    0.0047      0.2926 f    (56.98,11.66)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)                                                     0.0063      1.0700    0.0000      0.2926 f    (57.40,11.06)     s, n
  data arrival time                                                                                                                         0.2926

  clock clock (fall edge)                                                                                                       0.5000      0.5000
  clock network delay (propagated)                                                                                             -0.0087      0.4913
  clock reconvergence pessimism                                                                                                 0.0047      0.4960
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0218      0.9300    0.0000      0.4960 f    (59.16,11.09)     s, n
  clock uncertainty                                                                                                            -0.0300      0.4660
  duty cycle clock jitter                                                                                                      -0.0090      0.4570
  library setup time                                                                                                  1.0000   -0.0059      0.4511
  data required time                                                                                                                        0.4511
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.4511
  data arrival time                                                                                                                        -0.2926
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.1584



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0063      1.0500    0.0021      0.5021 f    (61.75,13.65)
  tdi (net)                                                                            1      0.0021
  FTB_1__42/I (BUFFD5BWP16P90CPDULVT)                                                                     0.0062      1.0700    0.0000      0.5021 f    (59.13,14.54)     s
  FTB_1__42/Z (BUFFD5BWP16P90CPDULVT)                                                                     0.0052      1.0500    0.0100      0.5121 f    (58.74,14.54)     s
  net_aps_2 (net)                                                                      2      0.0058
  ZBUF_15_inst_45/I (BUFFD5BWP16P90CPDULVT)                                                               0.0052      1.0700    0.0001      0.5122 f    (57.62,13.97)
  ZBUF_15_inst_45/Z (BUFFD5BWP16P90CPDULVT)                                                               0.0051      1.0500    0.0098      0.5220 f    (58.01,13.97)
  ZBUF_15_0 (net)                                                                      2      0.0056
  ZBUF_7_inst_44/I (CKBD14BWP16P90CPDULVT)                                                                0.0051      1.0700    0.0002      0.5222 f    (58.65,11.66)
  ZBUF_7_inst_44/Z (CKBD14BWP16P90CPDULVT)                                                                0.0250      1.0500    0.0175      0.5397 f    (59.55,11.66)
  dbg_dat_si[0] (net)                                                                  1      0.1003
  dbg_dat_si[0] (out)                                                                                     0.0302      1.0700    0.0074      0.5471 f    (61.75,12.45)
  data arrival time                                                                                                                         0.5471

  clock clock (rise edge)                                                                                                       1.0000      1.0000
  clock network delay (ideal)                                                                                                   0.0000      1.0000
  clock reconvergence pessimism                                                                                                 0.0000      1.0000
  clock uncertainty                                                                                                            -0.0300      0.9700
  cycle clock jitter                                                                                                           -0.0070      0.9630
  output external delay                                                                                                        -0.5000      0.4630
  data required time                                                                                                                        0.4630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.4630
  data arrival time                                                                                                                        -0.5471
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0841



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0058      1.0500    0.0017      0.5017 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0016
  ctmTdsLR_2_1309/A2 (ND2D1BWP16P90CPDULVT)                                                               0.0058      1.0700    0.0000      0.5017 f    (57.22,12.82)
  ctmTdsLR_2_1309/ZN (ND2D1BWP16P90CPDULVT)                                                               0.0131      1.0500    0.0062      0.5079 r    (57.34,12.82)
  copt_net_173 (net)                                                                   1      0.0025
  ctmTdsLR_1_1308/A2 (ND2SKND2BWP16P90CPDULVT)                                                            0.0131      1.0700    0.0001      0.5079 r    (56.94,12.88)
  ctmTdsLR_1_1308/ZN (ND2SKND2BWP16P90CPDULVT)                                                            0.0076      1.0500    0.0069      0.5149 f    (56.94,12.82)
  net_net_130 (net)                                                                    1      0.0021
  ctmTdsLR_1_1304/A1 (CKNR2D2BWP16P90CPDULVT)                                                             0.0076      1.0700    0.0001      0.5149 f    (56.71,11.60)
  ctmTdsLR_1_1304/ZN (CKNR2D2BWP16P90CPDULVT)                                                             0.0056      1.0500    0.0045      0.5194 r    (56.57,11.65)
  net_net_159 (net)                                                                    1      0.0012
  ctmTdsLR_1_1306/A1 (NR2D1BWP16P90CPDULVT)                                                               0.0056      1.0700    0.0001      0.5195 r    (57.01,11.61)
  ctmTdsLR_1_1306/ZN (NR2D1BWP16P90CPDULVT)                                                               0.0063      1.0500    0.0047      0.5242 f    (56.98,11.66)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0010
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)                                                     0.0063      1.0700    0.0000      0.5243 f    (57.40,11.06)     s, n
  data arrival time                                                                                                                         0.5243

  clock clock (fall edge)                                                                                                       0.5000      0.5000
  clock network delay (propagated)                                                                                             -0.0087      0.4913
  clock reconvergence pessimism                                                                                                 0.0000      0.4913
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0218      0.9300    0.0000      0.4913 f    (59.16,11.09)     s, n
  clock uncertainty                                                                                                            -0.0300      0.4613
  duty cycle clock jitter                                                                                                      -0.0090      0.4523
  library setup time                                                                                                  1.0000   -0.0059      0.4464
  data required time                                                                                                                        0.4464
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.4464
  data arrival time                                                                                                                        -0.5243
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0779



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5000      0.5000
  clock network delay (propagated)                                                                                             -0.0037      0.4963

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                   0.0221      1.0700    0.0000      0.4963 f    (59.16,11.09)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                                                     0.0106      1.0500    0.0471      0.5433 r    (58.83,11.09)     s, n
  n394 (net)                                                                           1      0.0058
  ZINV_20_inst_54/I (INVSKND6BWP16P90CPDULVT)                                                             0.0106      1.0700    0.0001      0.5435 r    (58.73,10.51)
  ZINV_20_inst_54/ZN (INVSKND6BWP16P90CPDULVT)                                                            0.0066      1.0500    0.0063      0.5497 f    (58.82,10.51)
  ZINV_20_1 (net)                                                                      1      0.0100
  ZINV_11_f_inst_53/I (INVSKPD14BWP16P90CPDULVT)                                                          0.0066      1.0700    0.0004      0.5501 f    (59.92,11.09)
  ZINV_11_f_inst_53/ZN (INVSKPD14BWP16P90CPDULVT)                                                         0.0239      1.0500    0.0095      0.5596 r    (59.91,11.09)
  tdo (net)                                                                            1      0.1003
  tdo (out)                                                                                               0.0299      1.0700    0.0080      0.5676 r    (61.75,11.97)
  data arrival time                                                                                                                         0.5676

  clock clock (rise edge)                                                                                                       1.0000      1.0000
  clock network delay (ideal)                                                                                                   0.0000      1.0000
  clock reconvergence pessimism                                                                                                 0.0000      1.0000
  clock uncertainty                                                                                                            -0.0300      0.9700
  duty cycle clock jitter                                                                                                      -0.0090      0.9610
  output external delay                                                                                                        -0.5000      0.4610
  data required time                                                                                                                        0.4610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.4610
  data arrival time                                                                                                                        -0.5676
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.1066


1
