<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1N-1" package="QFN48" speed="6" partNumber="GW1N-LV1QN48C6/I5"/>
    <FileList>
        <File path="/home/ubantu/APP/Gowin/IDE/data/ipcores/GAO_LITE/GW_AO_0/gw_ao_mem_ctrl.v" type="verilog"/>
        <File path="/home/ubantu/APP/Gowin/IDE/data/ipcores/GAO_LITE/GW_AO_0/gw_ao_top.v" type="verilog"/>
        <File path="/home/ubantu/APP/Gowin/IDE/data/ipcores/GAO_LITE/GW_CON/gw_con_top.v" type="verilog"/>
        <File path="/home/ubantu/APP/Gowin/IDE/data/ipcores/gw_jtag.v" type="verilog"/>
        <File path="/home/ubantu/Code/GCore/FPGA/GCore/impl/gao/gw_gao_top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="include_path" value="/home/ubantu/APP/Gowin/IDE/data/ipcores/GAO_LITE"/>
        <Option type="include_path" value="/home/ubantu/Code/GCore/FPGA/GCore/impl/gao"/>
        <Option type="output_file" value="/home/ubantu/Code/GCore/FPGA/GCore/impl/gao/gao.v"/>
    </OptionList>
</Project>
