{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733756165045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733756165045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 21:56:04 2024 " "Processing started: Mon Dec 09 21:56:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733756165045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733756165045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06_ban1_code -c lab06_ban1_code " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06_ban1_code -c lab06_ban1_code" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733756165045 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733756165245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "../DA_CK/DA_optimate/Lab4/Shift_Register.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Shift_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165275 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(21) " "Verilog HDL warning at RegisterFile.v(21): extended using \"x\" or \"z\"" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756165277 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(22) " "Verilog HDL warning at RegisterFile.v(22): extended using \"x\" or \"z\"" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756165277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../DA_CK/DA_optimate/Lab4/RegisterFile.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/register4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/register4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bit " "Found entity 1: Register4Bit" {  } { { "../DA_CK/DA_optimate/Lab4/Register4Bit.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Register4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/one_counter_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/one_counter_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter_tb " "Found entity 1: One_Counter_tb" {  } { { "../DA_CK/DA_optimate/Lab4/One_Counter_tb.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/One_Counter_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/one_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/one_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 One_Counter " "Found entity 1: One_Counter" {  } { { "../DA_CK/DA_optimate/Lab4/One_Counter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/One_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/giaithua.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/giaithua.v" { { "Info" "ISGN_ENTITY_NAME" "1 giaithua " "Found entity 1: giaithua" {  } { { "../DA_CK/DA_optimate/Lab4/giaithua.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/giaithua.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "../DA_CK/DA_optimate/Lab4/Control_Unit_tb.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Control_Unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab4/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab4/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../DA_CK/DA_optimate/Lab4/Control_Unit.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab4/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165286 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Xor " "Entity \"Xor\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/Xor.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Xor.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756165287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/xor.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/xor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165287 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "Or " "Entity \"Or\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/Or.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Or.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756165290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/or.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/or.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux16_1 " "Found entity 1: mux16_1" {  } { { "../DA_CK/DA_optimate/Lab3/mux16_1.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "../DA_CK/DA_optimate/Lab3/mux4_1.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../DA_CK/DA_optimate/Lab3/Multiplier.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Found entity 1: LED" {  } { { "../DA_CK/DA_optimate/Lab3/LED.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/fullsubtracter.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/fullsubtracter.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtracter " "Found entity 1: FullSubtracter" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/comp.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "../DA_CK/DA_optimate/Lab3/comp.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "leda ledA bcd_to_led.v(10) " "Verilog HDL Declaration information at bcd_to_led.v(10): object \"leda\" differs only in case from object \"ledA\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ledb ledB bcd_to_led.v(11) " "Verilog HDL Declaration information at bcd_to_led.v(11): object \"ledb\" differs only in case from object \"ledB\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/bcd_to_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/bcd_to_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_led " "Found entity 1: bcd_to_led" {  } { { "../DA_CK/DA_optimate/Lab3/bcd_to_led.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/bcd_to_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165302 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And2 " "Entity \"And2\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/And2.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/And2.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756165303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/and2.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/and2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165303 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "And " "Entity \"And\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "../DA_CK/DA_optimate/Lab3/And.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/And.v" 1 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1733756165304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/and.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/and.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "comp Comp ALU.v(11) " "Verilog HDL Declaration information at ALU.v(11): object \"comp\" differs only in case from object \"Comp\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "decre Decre ALU.v(15) " "Verilog HDL Declaration information at ALU.v(15): object \"decre\" differs only in case from object \"Decre\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add Add ALU.v(16) " "Verilog HDL Declaration information at ALU.v(16): object \"add\" differs only in case from object \"Add\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sub Sub ALU.v(17) " "Verilog HDL Declaration information at ALU.v(17): object \"sub\" differs only in case from object \"Sub\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "incre Incre ALU.v(18) " "Verilog HDL Declaration information at ALU.v(18): object \"incre\" differs only in case from object \"Incre\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul Mul ALU.v(21) " "Verilog HDL Declaration information at ALU.v(21): object \"mul\" differs only in case from object \"Mul\" in the same scope" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1733756165306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ce118/da_ck/da_optimate/lab3/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /ce118/da_ck/da_optimate/lab3/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../DA_CK/DA_optimate/Lab3/ALU.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/CE118/Lab06/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.v 1 1 " "Found 1 design units, including 1 entities, in source file zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.v" "" { Text "C:/CE118/Lab06/zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165308 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tri_state.v(6) " "Verilog HDL warning at tri_state.v(6): extended using \"x\" or \"z\"" {  } { { "tri_state.v" "" { Text "C:/CE118/Lab06/tri_state.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756165309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tri_state.v 1 1 " "Found 1 design units, including 1 entities, in source file tri_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 tri_state " "Found entity 1: tri_state" {  } { { "tri_state.v" "" { Text "C:/CE118/Lab06/tri_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/CE118/Lab06/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_reg " "Found entity 1: Shift_reg" {  } { { "Shift_reg.v" "" { Text "C:/CE118/Lab06/Shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165313 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(21) " "Verilog HDL warning at register_file.v(21): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756165314 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "register_file.v(22) " "Verilog HDL warning at register_file.v(22): extended using \"x\" or \"z\"" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1733756165315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/CE118/Lab06/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_op.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_op " "Found entity 1: Control_Unit_op" {  } { { "Control_Unit_op.v" "" { Text "C:/CE118/Lab06/Control_Unit_op.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733756165316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733756165316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullSubtracter.v(37) " "Verilog HDL Implicit Net warning at FullSubtracter.v(37): created implicit net for \"co8\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullSubtracter.v(40) " "Verilog HDL Implicit Net warning at FullSubtracter.v(40): created implicit net for \"co9\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullSubtracter.v(43) " "Verilog HDL Implicit Net warning at FullSubtracter.v(43): created implicit net for \"co10\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullSubtracter.v(46) " "Verilog HDL Implicit Net warning at FullSubtracter.v(46): created implicit net for \"co11\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullSubtracter.v(49) " "Verilog HDL Implicit Net warning at FullSubtracter.v(49): created implicit net for \"co12\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165316 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullSubtracter.v(52) " "Verilog HDL Implicit Net warning at FullSubtracter.v(52): created implicit net for \"co13\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullSubtracter.v(55) " "Verilog HDL Implicit Net warning at FullSubtracter.v(55): created implicit net for \"co14\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullSubtracter.v(58) " "Verilog HDL Implicit Net warning at FullSubtracter.v(58): created implicit net for \"co15\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullSubtracter.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullSubtracter.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co8 FullAdder.v(34) " "Verilog HDL Implicit Net warning at FullAdder.v(34): created implicit net for \"co8\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co9 FullAdder.v(37) " "Verilog HDL Implicit Net warning at FullAdder.v(37): created implicit net for \"co9\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co10 FullAdder.v(40) " "Verilog HDL Implicit Net warning at FullAdder.v(40): created implicit net for \"co10\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co11 FullAdder.v(43) " "Verilog HDL Implicit Net warning at FullAdder.v(43): created implicit net for \"co11\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co12 FullAdder.v(46) " "Verilog HDL Implicit Net warning at FullAdder.v(46): created implicit net for \"co12\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co13 FullAdder.v(49) " "Verilog HDL Implicit Net warning at FullAdder.v(49): created implicit net for \"co13\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co14 FullAdder.v(52) " "Verilog HDL Implicit Net warning at FullAdder.v(52): created implicit net for \"co14\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co15 FullAdder.v(55) " "Verilog HDL Implicit Net warning at FullAdder.v(55): created implicit net for \"co15\"" {  } { { "../DA_CK/DA_optimate/Lab3/FullAdder.v" "" { Text "C:/CE118/DA_CK/DA_optimate/Lab3/FullAdder.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1733756165317 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "zero_flag Data_Path.v(17) " "Verilog HDL Module Declaration error at Data_Path.v(17): top module port \"zero_flag\" is not found in the port list" {  } { { "Data_Path.v" "" { Text "C:/CE118/Lab06/Data_Path.v" 17 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Quartus II" 0 -1 1733756165318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/Lab06/output_files/lab06_ban1_code.map.smsg " "Generated suppressed messages file C:/CE118/Lab06/output_files/lab06_ban1_code.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1733756165340 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733756165384 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 09 21:56:05 2024 " "Processing ended: Mon Dec 09 21:56:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733756165384 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733756165384 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733756165384 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733756165384 ""}
