<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_axi_bram_ctrl_0_3_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_5_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_multicycle_pipeline_0_7_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_4_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_2_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_1_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_3_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_6_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_7_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_multicycle_pipeline_0_6_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_1_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_1_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_6_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_5_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_xbar_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_2_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_2_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_multicycle_pipeline_0_3_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_7_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_multicycle_pipeline_0_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_7_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_7_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_4_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_5_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_4_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_auto_pc_1_synth_1"/>
	</Run>
	<Run Id="design_1_axi_bram_ctrl_0_6_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_axi_bram_ctrl_0_6_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
	</Run>
	<Run Id="design_1_blk_mem_gen_0_3_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_blk_mem_gen_0_3_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
	</Run>
	<Run Id="design_1_auto_pc_8_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_auto_pc_8_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_multicycle_pipeline_0_2_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_2_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="design_1_multicycle_pipeline_0_4_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_4_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="design_1_multicycle_pipeline_0_5_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_5_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="design_1_rst_ps7_0_100M_0_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_multicycle_pipeline_0_1_synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/design_1_multicycle_pipeline_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
	</Run>
	<Run Id="synth_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_5_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_4_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_7_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_auto_pc_6_synth_1"/>
		<Parent Id="design_1_auto_pc_5_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_3_synth_1"/>
		<Parent Id="design_1_auto_pc_7_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_7_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_5_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="design_1_auto_pc_8_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_2_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_4_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_5_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/goossens/goossens-book-ip-projects/2024.1/multicore_multicycle_8c_ip/project_1.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_3_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_5_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_7_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_4_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_0_synth_1"/>
		<Parent Id="design_1_auto_pc_1_synth_1"/>
		<Parent Id="design_1_auto_pc_3_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_7_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_1_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_1_synth_1"/>
		<Parent Id="design_1_auto_pc_6_synth_1"/>
		<Parent Id="design_1_auto_pc_5_synth_1"/>
		<Parent Id="design_1_xbar_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
		<Parent Id="design_1_auto_pc_2_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_2_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_3_synth_1"/>
		<Parent Id="design_1_auto_pc_7_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_0_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_7_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_4_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_5_synth_1"/>
		<Parent Id="design_1_auto_pc_4_synth_1"/>
		<Parent Id="design_1_axi_bram_ctrl_0_6_synth_1"/>
		<Parent Id="design_1_blk_mem_gen_0_3_synth_1"/>
		<Parent Id="design_1_auto_pc_8_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_2_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_4_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_5_synth_1"/>
		<Parent Id="design_1_rst_ps7_0_100M_0_synth_1"/>
		<Parent Id="design_1_multicycle_pipeline_0_1_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
		<Parameter Name="runs.enableClusterConf" Val="true" Type="bool"/>
		<Parameter Name="general.ignorePathLengthChecks" Val="true" Type="bool"/>
		<Parameter Name="general.shortenLongPath" Val="true" Type="bool"/>
	</Parameters>
	<ProductInfo Name="vivado"/>
</Runs>

