SUBDESIGN divisor_clock
(
	clock : INPUT;
	clk : OUTPUT;
)