
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/ClockDivider_synth_1/ClockDivider.dcp' for cell 'clock0'
INFO: [Project 1-454] Reading design checkpoint '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/FrameBuffer_synth_1/FrameBuffer.dcp' for cell 'frameBuffer0'
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. clock0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock0/inClock' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/.Xil/Vivado-28609-Dries007-Arch/dcp_2/ClockDivider.edf:301]
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider_board.xdc] for cell 'clock0/inst'
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider_board.xdc] for cell 'clock0/inst'
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider.xdc] for cell 'clock0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider.xdc:56]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.590 ; gain = 426.445 ; free physical = 1102 ; free virtual = 7539
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider.xdc] for cell 'clock0/inst'
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/ClockDivider_synth_1/ClockDivider.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/FrameBuffer_synth_1/FrameBuffer.dcp'
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1560.590 ; gain = 658.586 ; free physical = 1088 ; free virtual = 7532
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1600.609 ; gain = 32.016 ; free physical = 1079 ; free virtual = 7524
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 866e06e4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 181c19af1

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1602.609 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7520

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 225244172

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1602.609 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7520

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 68 unconnected nets.
INFO: [Opt 31-140] Inserted 4 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 6 unconnected cells.
Phase 3 Sweep | Checksum: 15eb1afb3

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1602.609 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7520

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1602.609 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7520
Ending Logic Optimization Task | Checksum: 15eb1afb3

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1602.609 ; gain = 0.000 ; free physical = 1074 ; free virtual = 7520

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 10210d77b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1024 ; free virtual = 7469
Ending Power Optimization Task | Checksum: 10210d77b

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.40 . Memory (MB): peak = 1771.684 ; gain = 169.074 ; free physical = 1024 ; free virtual = 7469
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1023 ; free virtual = 7469
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1031 ; free virtual = 7473
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1031 ; free virtual = 7473

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 61bdb247

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1031 ; free virtual = 7473
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 61bdb247

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7471

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 61bdb247

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7471

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c43b1d11

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7471
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16ffe372f

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1027 ; free virtual = 7471

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 188410bb4

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.41 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1025 ; free virtual = 7470
Phase 1.2.1 Place Init Design | Checksum: 1f33709ed

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1028 ; free virtual = 7470
Phase 1.2 Build Placer Netlist Model | Checksum: 1f33709ed

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1028 ; free virtual = 7470

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 1f33709ed

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1028 ; free virtual = 7470
Phase 1.3 Constrain Clocks/Macros | Checksum: 1f33709ed

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1028 ; free virtual = 7470
Phase 1 Placer Initialization | Checksum: 1f33709ed

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 1028 ; free virtual = 7470

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 140b1aa6e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 970 ; free virtual = 7410

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 140b1aa6e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 970 ; free virtual = 7410

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27197f55c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 297b2e218

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 297b2e218

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 26c94ef5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 26c94ef5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 23bb92eef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 23bb92eef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 23bb92eef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 23bb92eef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410
Phase 3.7 Small Shape Detail Placement | Checksum: 23bb92eef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 20d1630e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410
Phase 3 Detail Placement | Checksum: 20d1630e4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 216c4de8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7410

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 216c4de8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 216c4de8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 1d45eb5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 1d45eb5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 1d45eb5b7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.932. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Phase 4.1.3 Post Placement Optimization | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Phase 4.1 Post Commit Optimization | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Phase 4.4 Placer Reporting | Checksum: 166e86398

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 17a1658a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17a1658a3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Ending Placer Task | Checksum: 15d590514

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 970 ; free virtual = 7409
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 971 ; free virtual = 7409
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a050eb7d ConstDB: 0 ShapeSum: bd081997 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9ee67fae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 913 ; free virtual = 7350

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9ee67fae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 915 ; free virtual = 7352

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9ee67fae

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 902 ; free virtual = 7338
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d3a7687e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.965  | TNS=0.000  | WHS=-1.396 | THS=-55.778|

Phase 2 Router Initialization | Checksum: 13e0fb462

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7329

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10cd24a53

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 892 ; free virtual = 7329

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 141
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: f4698f0b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.374  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c77374b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328
Phase 4 Rip-up And Reroute | Checksum: 1c77374b4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14e066b0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.466  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14e066b0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14e066b0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328
Phase 5 Delay and Skew Optimization | Checksum: 14e066b0f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 893 ; free virtual = 7328

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 158f03eca

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.684 ; gain = 0.000 ; free physical = 894 ; free virtual = 7328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.466  | TNS=0.000  | WHS=-0.212 | THS=-1.326 |


Phase 6.2 Lut RouteThru Assignment for hold
Phase 6.2 Lut RouteThru Assignment for hold | Checksum: 1c684a817

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 565 ; free virtual = 6990
Phase 6 Post Hold Fix | Checksum: 1c684a817

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 565 ; free virtual = 6990

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.179064 %
  Global Horizontal Routing Utilization  = 0.168011 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 16f64e361

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 565 ; free virtual = 6990

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 16f64e361

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 565 ; free virtual = 6990

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1dbe19a76

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 566 ; free virtual = 6991

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 20aa519d9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 564 ; free virtual = 6995
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.466  | TNS=0.000  | WHS=0.064  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 20aa519d9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 564 ; free virtual = 6995
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2162.664 ; gain = 390.980 ; free physical = 564 ; free virtual = 6995

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2167.215 ; gain = 395.531 ; free physical = 564 ; free virtual = 6994
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2182.902 ; gain = 0.000 ; free physical = 562 ; free virtual = 6994
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnD_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnL_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnR_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnU_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 4 net(s) have no routable loads. The problem bus(es) and/or net(s) are btnD_IBUF, btnL_IBUF, btnR_IBUF, btnU_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr 14 01:43:25 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2209.254 ; gain = 26.352 ; free physical = 610 ; free virtual = 7038
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 01:43:25 2016...

*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_routed.dcp
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clock0/inClock' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/.Xil/Vivado-28609-Dries007-Arch/dcp_2/ClockDivider.edf:301]
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/.Xil/Vivado-31556-Dries007-Arch/dcp/top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/dries/Projects/Basys3/VGA_text/VGA_text.srcs/sources_1/ip/ClockDivider/ClockDivider.xdc:56]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1526.039 ; gain = 426.445 ; free physical = 1229 ; free virtual = 7693
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/.Xil/Vivado-31556-Dries007-Arch/dcp/top_early.xdc]
Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/.Xil/Vivado-31556-Dries007-Arch/dcp/top.xdc]
Finished Parsing XDC File [/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/.Xil/Vivado-31556-Dries007-Arch/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1526.039 ; gain = 0.000 ; free physical = 1229 ; free virtual = 7693
Restored from archive | CPU: 0.040000 secs | Memory: 0.781998 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1526.039 ; gain = 0.000 ; free physical = 1229 ; free virtual = 7693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.4 (64-bit) build 1412921
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1527.039 ; gain = 627.051 ; free physical = 1229 ; free virtual = 7691
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnD_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnL_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnR_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer btnU_IBUF_inst has no loads. An input buffer must drive an internal load.
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 4 net(s) have no routable loads. The problem bus(es) and/or net(s) are btnD_IBUF, btnL_IBUF, btnR_IBUF, btnU_IBUF.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 6 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.rbt...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/dries/Projects/Basys3/VGA_text/VGA_text.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Apr 14 02:12:28 2016. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1916.453 ; gain = 389.414 ; free physical = 860 ; free virtual = 7344
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Thu Apr 14 02:12:28 2016...
