<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='651' ll='654' type='const llvm::TargetRegisterClass * llvm::MachineRegisterInfo::getRegClassOrNull(llvm::Register Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='640'>/// Return the register class of \p Reg, or null if Reg has not been assigned
  /// a register class yet.
  ///
  /// \note A null register class can only happen when these two
  /// conditions are met:
  /// 1. Generic virtual registers are created.
  /// 2. The machine function has not completely been through the
  ///    instruction selection process.
  /// None of this condition is possible without GlobalISel for now.
  /// In other words, if GlobalISel is not used or if the query happens after
  /// the select pass, using getRegClass is safe.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRCanonicalizerPass.cpp' l='329' u='c' c='_ZL20propagateLocalCopiesPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.cpp' l='169' u='c' c='_ZN4llvm11VRegRenamer34createVirtualRegisterWithLowerNameEjNS_9StringRefE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1822' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='177' u='c' c='_ZN4llvm19printRegClassOrBankENS_8RegisterERKNS_19MachineRegisterInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3933' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector19selectUnmergeValuesERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='154' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector10selectCOPYERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='428' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector31selectG_UADDO_USUBO_UADDE_USUBEERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1215' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector20selectEndCfIntrinsicERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='1764' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_SELECTERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp' l='2436' u='c' c='_ZNK4llvm25AMDGPUInstructionSelector14selectG_BRCONDERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='434' u='c' c='_ZL15IsWritingToVCCRRN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='297' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector10selectCopyERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstructionSelector.cpp' l='1454' u='c' c='_ZNK12_GLOBAL__N_122X86InstructionSelector22selectImplicitDefOrPHIERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
