ble_pack CLK_DDS.bit_cnt_i3_LC_2_7_0 { i19392_4_lut, CLK_DDS.bit_cnt_i3 }
ble_pack CLK_DDS.bit_cnt_i2_LC_2_7_2 { i19246_3_lut, CLK_DDS.bit_cnt_i2 }
ble_pack CLK_DDS.bit_cnt_i1_LC_2_7_4 { i13_2_lut, CLK_DDS.bit_cnt_i1 }
clb_pack LT_2_7 { CLK_DDS.bit_cnt_i3_LC_2_7_0, CLK_DDS.bit_cnt_i2_LC_2_7_2, CLK_DDS.bit_cnt_i1_LC_2_7_4 }
set_location LT_2_7 2 7
ble_pack RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut_LC_2_8_4 { RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut }
ble_pack CLK_DDS.dds_state_i2_LC_2_8_7 { i1_2_lut_adj_123, CLK_DDS.dds_state_i2 }
clb_pack LT_2_8 { RTD.adc_state_3__I_0_66_Mux_0_i14_4_lut_LC_2_8_4, CLK_DDS.dds_state_i2_LC_2_8_7 }
set_location LT_2_8 2 8
ble_pack RTD.adc_state_i0_LC_2_9_0 { RTD.adc_state_3__I_0_66_Mux_0_i15_3_lut, RTD.adc_state_i0 }
ble_pack RTD.adc_state_i3_LC_2_9_1 { RTD.adc_state_3__I_0_66_Mux_3_i15_4_lut, RTD.adc_state_i3 }
ble_pack RTD.adc_state_i2_LC_2_9_2 { RTD.i21_4_lut, RTD.adc_state_i2 }
ble_pack i1_2_lut_3_lut_LC_2_9_7 { i1_2_lut_3_lut }
clb_pack LT_2_9 { RTD.adc_state_i0_LC_2_9_0, RTD.adc_state_i3_LC_2_9_1, RTD.adc_state_i2_LC_2_9_2, i1_2_lut_3_lut_LC_2_9_7 }
set_location LT_2_9 2 9
ble_pack RTD.SCLK_51_LC_2_10_4 { RTD.adc_state_3__I_0_69_i15_4_lut, RTD.SCLK_51 }
clb_pack LT_2_10 { RTD.SCLK_51_LC_2_10_4 }
set_location LT_2_10 2 10
ble_pack CLK_DDS.bit_cnt_i0_LC_3_6_2 { CLK_DDS.i14488_3_lut_4_lut, CLK_DDS.bit_cnt_i0 }
ble_pack CLK_DDS.i1_3_lut_LC_3_6_4 { CLK_DDS.i1_3_lut }
ble_pack i19325_2_lut_LC_3_6_7 { i19325_2_lut }
clb_pack LT_3_6 { CLK_DDS.bit_cnt_i0_LC_3_6_2, CLK_DDS.i1_3_lut_LC_3_6_4, i19325_2_lut_LC_3_6_7 }
set_location LT_3_6 3 6
ble_pack CLK_DDS.i3_3_lut_4_lut_LC_3_7_0 { CLK_DDS.i3_3_lut_4_lut }
ble_pack CLK_DDS.dds_state_i0_LC_3_7_1 { i14466_4_lut, CLK_DDS.dds_state_i0 }
ble_pack RTD.i2_3_lut_LC_3_7_3 { RTD.i2_3_lut }
ble_pack RTD.i19370_3_lut_LC_3_7_4 { RTD.i19370_3_lut }
ble_pack RTD.i19209_4_lut_LC_3_7_6 { RTD.i19209_4_lut }
ble_pack RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut_LC_3_7_7 { RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut }
clb_pack LT_3_7 { CLK_DDS.i3_3_lut_4_lut_LC_3_7_0, CLK_DDS.dds_state_i0_LC_3_7_1, RTD.i2_3_lut_LC_3_7_3, RTD.i19370_3_lut_LC_3_7_4, RTD.i19209_4_lut_LC_3_7_6, RTD.adc_state_3__I_0_66_Mux_0_i7_4_lut_LC_3_7_7 }
set_location LT_3_7 3 7
ble_pack RTD.bit_cnt_3769__i3_LC_3_8_0 { RTD.i17249_3_lut_4_lut, RTD.bit_cnt_3769__i3 }
ble_pack RTD.bit_cnt_3769__i2_LC_3_8_1 { RTD.i17242_2_lut_3_lut, RTD.bit_cnt_3769__i2 }
ble_pack RTD.i1_2_lut_LC_3_8_2 { RTD.i1_2_lut }
ble_pack RTD.bit_cnt_3769__i1_LC_3_8_3 { RTD.i17235_2_lut, RTD.bit_cnt_3769__i1 }
ble_pack RTD.bit_cnt_3769__i0_LC_3_8_4 { RTD.i17233_1_lut, RTD.bit_cnt_3769__i0 }
ble_pack i15467_2_lut_3_lut_LC_3_8_6 { i15467_2_lut_3_lut }
clb_pack LT_3_8 { RTD.bit_cnt_3769__i3_LC_3_8_0, RTD.bit_cnt_3769__i2_LC_3_8_1, RTD.i1_2_lut_LC_3_8_2, RTD.bit_cnt_3769__i1_LC_3_8_3, RTD.bit_cnt_3769__i0_LC_3_8_4, i15467_2_lut_3_lut_LC_3_8_6 }
set_location LT_3_8 3 8
ble_pack RTD.MOSI_59_LC_3_9_0 { RTD.i15460_4_lut, RTD.MOSI_59 }
ble_pack RTD.i19122_3_lut_LC_3_9_1 { RTD.i19122_3_lut }
ble_pack RTD.i1_4_lut_adj_10_LC_3_9_2 { RTD.i1_4_lut_adj_10 }
ble_pack RTD.i16510_3_lut_LC_3_9_3 { RTD.i16510_3_lut }
ble_pack RTD.i2_3_lut_adj_19_LC_3_9_4 { RTD.i2_3_lut_adj_19 }
ble_pack RTD.i1_2_lut_adj_4_LC_3_9_5 { RTD.i1_2_lut_adj_4 }
ble_pack RTD.i19032_4_lut_LC_3_9_6 { RTD.i19032_4_lut }
ble_pack RTD.i1_2_lut_adj_21_LC_3_9_7 { RTD.i1_2_lut_adj_21 }
clb_pack LT_3_9 { RTD.MOSI_59_LC_3_9_0, RTD.i19122_3_lut_LC_3_9_1, RTD.i1_4_lut_adj_10_LC_3_9_2, RTD.i16510_3_lut_LC_3_9_3, RTD.i2_3_lut_adj_19_LC_3_9_4, RTD.i1_2_lut_adj_4_LC_3_9_5, RTD.i19032_4_lut_LC_3_9_6, RTD.i1_2_lut_adj_21_LC_3_9_7 }
set_location LT_3_9 3 9
ble_pack RTD.i18472_2_lut_LC_3_10_0 { RTD.i18472_2_lut }
ble_pack RTD.i3_4_lut_LC_3_10_1 { RTD.i3_4_lut }
ble_pack RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut_LC_3_10_2 { RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut }
ble_pack RTD.adc_state_i1_LC_3_10_3 { RTD.adc_state_3__I_0_66_Mux_1_i15_4_lut, RTD.adc_state_i1 }
ble_pack RTD.i27_4_lut_4_lut_LC_3_10_4 { RTD.i27_4_lut_4_lut }
ble_pack RTD.i19474_4_lut_4_lut_LC_3_10_5 { RTD.i19474_4_lut_4_lut }
ble_pack RTD.i31_4_lut_3_lut_LC_3_10_6 { RTD.i31_4_lut_3_lut }
ble_pack RTD.i1_2_lut_3_lut_4_lut_LC_3_10_7 { RTD.i1_2_lut_3_lut_4_lut }
clb_pack LT_3_10 { RTD.i18472_2_lut_LC_3_10_0, RTD.i3_4_lut_LC_3_10_1, RTD.adc_state_3__I_0_66_Mux_1_i7_4_lut_4_lut_LC_3_10_2, RTD.adc_state_i1_LC_3_10_3, RTD.i27_4_lut_4_lut_LC_3_10_4, RTD.i19474_4_lut_4_lut_LC_3_10_5, RTD.i31_4_lut_3_lut_LC_3_10_6, RTD.i1_2_lut_3_lut_4_lut_LC_3_10_7 }
set_location LT_3_10 3 10
ble_pack RTD.adress_i1_LC_5_7_0 { i11_4_lut_adj_55, RTD.adress_i1 }
ble_pack RTD.adress_i2_LC_5_7_1 { i11_4_lut_adj_83, RTD.adress_i2 }
ble_pack RTD.adress_i3_LC_5_7_2 { i11_4_lut_adj_81, RTD.adress_i3 }
ble_pack RTD.adress_i4_LC_5_7_3 { i11_4_lut_adj_80, RTD.adress_i4 }
ble_pack RTD.adress_i5_LC_5_7_4 { i11_4_lut_adj_77, RTD.adress_i5 }
ble_pack RTD.adress_i6_LC_5_7_5 { i12_4_lut_adj_313, RTD.adress_i6 }
ble_pack RTD.read_buf_i0_LC_5_7_6 { i12_4_lut_adj_218, RTD.read_buf_i0 }
clb_pack LT_5_7 { RTD.adress_i1_LC_5_7_0, RTD.adress_i2_LC_5_7_1, RTD.adress_i3_LC_5_7_2, RTD.adress_i4_LC_5_7_3, RTD.adress_i5_LC_5_7_4, RTD.adress_i6_LC_5_7_5, RTD.read_buf_i0_LC_5_7_6 }
set_location LT_5_7 5 7
ble_pack RTD.read_buf_i11_LC_5_8_0 { i12_4_lut_adj_215, RTD.read_buf_i11 }
ble_pack RTD.i1_2_lut_adj_8_LC_5_8_1 { RTD.i1_2_lut_adj_8 }
ble_pack RTD.read_buf_i14_LC_5_8_2 { i12_4_lut_adj_205, RTD.read_buf_i14 }
ble_pack RTD.i19471_4_lut_4_lut_LC_5_8_3 { RTD.i19471_4_lut_4_lut }
ble_pack RTD.read_buf_i10_LC_5_8_4 { i12_4_lut_adj_222, RTD.read_buf_i10 }
ble_pack RTD.i12177_2_lut_LC_5_8_5 { RTD.i12177_2_lut }
ble_pack RTD.i1_3_lut_4_lut_LC_5_8_6 { RTD.i1_3_lut_4_lut }
clb_pack LT_5_8 { RTD.read_buf_i11_LC_5_8_0, RTD.i1_2_lut_adj_8_LC_5_8_1, RTD.read_buf_i14_LC_5_8_2, RTD.i19471_4_lut_4_lut_LC_5_8_3, RTD.read_buf_i10_LC_5_8_4, RTD.i12177_2_lut_LC_5_8_5, RTD.i1_3_lut_4_lut_LC_5_8_6 }
set_location LT_5_8 5 8
ble_pack RTD.READ_DATA_i6_LC_5_9_0 { i12_4_lut_adj_192, RTD.READ_DATA_i6 }
ble_pack RTD.READ_DATA_i10_LC_5_9_1 { i12_4_lut_adj_187, RTD.READ_DATA_i10 }
ble_pack RTD.i1_4_lut_4_lut_LC_5_9_2 { RTD.i1_4_lut_4_lut }
ble_pack RTD.read_buf_i15_LC_5_9_3 { i12_4_lut_adj_151, RTD.read_buf_i15 }
ble_pack RTD.READ_DATA_i15_LC_5_9_4 { i12_4_lut_adj_174, RTD.READ_DATA_i15 }
ble_pack RTD.i1_4_lut_4_lut_adj_16_LC_5_9_5 { RTD.i1_4_lut_4_lut_adj_16 }
ble_pack RTD.READ_DATA_i14_LC_5_9_6 { i12_4_lut_adj_179, RTD.READ_DATA_i14 }
ble_pack RTD.mode_53_LC_5_9_7 { RTD.i1_4_lut_adj_11, RTD.mode_53 }
clb_pack LT_5_9 { RTD.READ_DATA_i6_LC_5_9_0, RTD.READ_DATA_i10_LC_5_9_1, RTD.i1_4_lut_4_lut_LC_5_9_2, RTD.read_buf_i15_LC_5_9_3, RTD.READ_DATA_i15_LC_5_9_4, RTD.i1_4_lut_4_lut_adj_16_LC_5_9_5, RTD.READ_DATA_i14_LC_5_9_6, RTD.mode_53_LC_5_9_7 }
set_location LT_5_9 5 9
ble_pack RTD.READ_DATA_i4_LC_5_10_0 { i12_4_lut_adj_194, RTD.READ_DATA_i4 }
ble_pack RTD.read_buf_i6_LC_5_10_1 { i12_4_lut_adj_236, RTD.read_buf_i6 }
ble_pack RTD.read_buf_i12_LC_5_10_2 { i12_4_lut_adj_211, RTD.read_buf_i12 }
ble_pack RTD.read_buf_i5_LC_5_10_3 { i12_4_lut_adj_237, RTD.read_buf_i5 }
ble_pack RTD.read_buf_i4_LC_5_10_4 { i12_4_lut_adj_239, RTD.read_buf_i4 }
ble_pack RTD.READ_DATA_i12_LC_5_10_5 { i12_4_lut_adj_182, RTD.READ_DATA_i12 }
ble_pack RTD.read_buf_i3_LC_5_10_6 { i12_4_lut_adj_253, RTD.read_buf_i3 }
ble_pack RTD.READ_DATA_i11_LC_5_10_7 { i12_4_lut_adj_185, RTD.READ_DATA_i11 }
clb_pack LT_5_10 { RTD.READ_DATA_i4_LC_5_10_0, RTD.read_buf_i6_LC_5_10_1, RTD.read_buf_i12_LC_5_10_2, RTD.read_buf_i5_LC_5_10_3, RTD.read_buf_i4_LC_5_10_4, RTD.READ_DATA_i12_LC_5_10_5, RTD.read_buf_i3_LC_5_10_6, RTD.READ_DATA_i11_LC_5_10_7 }
set_location LT_5_10 5 10
ble_pack RTD.READ_DATA_i5_LC_5_11_2 { i12_4_lut_adj_193, RTD.READ_DATA_i5 }
ble_pack RTD.READ_DATA_i3_LC_5_11_3 { i12_4_lut_adj_195, RTD.READ_DATA_i3 }
ble_pack mux_130_Mux_6_i19_3_lut_LC_5_11_4 { mux_130_Mux_6_i19_3_lut }
ble_pack mux_130_Mux_6_i22_3_lut_LC_5_11_5 { mux_130_Mux_6_i22_3_lut }
clb_pack LT_5_11 { RTD.READ_DATA_i5_LC_5_11_2, RTD.READ_DATA_i3_LC_5_11_3, mux_130_Mux_6_i19_3_lut_LC_5_11_4, mux_130_Mux_6_i22_3_lut_LC_5_11_5 }
set_location LT_5_11 5 11
ble_pack ADC_VAC.ADC_DATA_i0_LC_5_12_0 { ADC_VAC.i12791_3_lut_4_lut, ADC_VAC.ADC_DATA_i0 }
ble_pack mux_130_Mux_7_i19_3_lut_LC_5_12_1 { mux_130_Mux_7_i19_3_lut }
ble_pack mux_130_Mux_7_i22_3_lut_LC_5_12_2 { mux_130_Mux_7_i22_3_lut }
ble_pack ADC_VAC.ADC_DATA_i7_LC_5_12_3 { ADC_VAC.i12893_3_lut_4_lut, ADC_VAC.ADC_DATA_i7 }
ble_pack ADC_VAC.ADC_DATA_i4_LC_5_12_4 { ADC_VAC.i12890_3_lut_4_lut, ADC_VAC.ADC_DATA_i4 }
ble_pack ADC_VAC.cmd_rdadctmp_i11_LC_5_12_5 { i12_4_lut_adj_221, ADC_VAC.cmd_rdadctmp_i11 }
ble_pack ADC_VAC.cmd_rdadctmp_i13_LC_5_12_6 { i12_4_lut_adj_240, ADC_VAC.cmd_rdadctmp_i13 }
ble_pack ADC_VAC.ADC_DATA_i23_LC_5_12_7 { ADC_VAC.i16312_3_lut_4_lut, ADC_VAC.ADC_DATA_i23 }
clb_pack LT_5_12 { ADC_VAC.ADC_DATA_i0_LC_5_12_0, mux_130_Mux_7_i19_3_lut_LC_5_12_1, mux_130_Mux_7_i22_3_lut_LC_5_12_2, ADC_VAC.ADC_DATA_i7_LC_5_12_3, ADC_VAC.ADC_DATA_i4_LC_5_12_4, ADC_VAC.cmd_rdadctmp_i11_LC_5_12_5, ADC_VAC.cmd_rdadctmp_i13_LC_5_12_6, ADC_VAC.ADC_DATA_i23_LC_5_12_7 }
set_location LT_5_12 5 12
ble_pack ADC_VAC.cmd_rdadctmp_i3_LC_5_13_0 { i12_4_lut_adj_169, ADC_VAC.cmd_rdadctmp_i3 }
ble_pack ADC_VAC.i1_4_lut_LC_5_13_1 { ADC_VAC.i1_4_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i8_LC_5_13_2 { i12_4_lut_adj_212, ADC_VAC.cmd_rdadctmp_i8 }
ble_pack ADC_VAC.cmd_rdadctmp_i7_LC_5_13_3 { i12_4_lut_adj_208, ADC_VAC.cmd_rdadctmp_i7 }
ble_pack ADC_VAC.cmd_rdadctmp_i0_LC_5_13_5 { i12_4_lut_adj_224, ADC_VAC.cmd_rdadctmp_i0 }
ble_pack ADC_VAC.cmd_rdadctmp_i1_LC_5_13_6 { i12_4_lut_adj_126, ADC_VAC.cmd_rdadctmp_i1 }
ble_pack ADC_VAC.cmd_rdadctmp_i2_LC_5_13_7 { i12_4_lut_adj_168, ADC_VAC.cmd_rdadctmp_i2 }
clb_pack LT_5_13 { ADC_VAC.cmd_rdadctmp_i3_LC_5_13_0, ADC_VAC.i1_4_lut_LC_5_13_1, ADC_VAC.cmd_rdadctmp_i8_LC_5_13_2, ADC_VAC.cmd_rdadctmp_i7_LC_5_13_3, ADC_VAC.cmd_rdadctmp_i0_LC_5_13_5, ADC_VAC.cmd_rdadctmp_i1_LC_5_13_6, ADC_VAC.cmd_rdadctmp_i2_LC_5_13_7 }
set_location LT_5_13 5 13
ble_pack ADC_VAC.bit_cnt_i0_LC_5_14_0 { ADC_VAC.add_14_2_lut, ADC_VAC.bit_cnt_i0, ADC_VAC.add_14_2 }
ble_pack ADC_VAC.bit_cnt_i1_LC_5_14_1 { ADC_VAC.add_14_3_lut, ADC_VAC.bit_cnt_i1, ADC_VAC.add_14_3 }
ble_pack ADC_VAC.bit_cnt_i2_LC_5_14_2 { ADC_VAC.add_14_4_lut, ADC_VAC.bit_cnt_i2, ADC_VAC.add_14_4 }
ble_pack ADC_VAC.bit_cnt_i3_LC_5_14_3 { ADC_VAC.add_14_5_lut, ADC_VAC.bit_cnt_i3, ADC_VAC.add_14_5 }
ble_pack ADC_VAC.bit_cnt_i4_LC_5_14_4 { ADC_VAC.add_14_6_lut, ADC_VAC.bit_cnt_i4, ADC_VAC.add_14_6 }
ble_pack ADC_VAC.bit_cnt_i5_LC_5_14_5 { ADC_VAC.add_14_7_lut, ADC_VAC.bit_cnt_i5, ADC_VAC.add_14_7 }
ble_pack ADC_VAC.bit_cnt_i6_LC_5_14_6 { ADC_VAC.add_14_8_lut, ADC_VAC.bit_cnt_i6, ADC_VAC.add_14_8 }
ble_pack ADC_VAC.bit_cnt_i7_LC_5_14_7 { ADC_VAC.add_14_9_lut, ADC_VAC.bit_cnt_i7 }
clb_pack LT_5_14 { ADC_VAC.bit_cnt_i0_LC_5_14_0, ADC_VAC.bit_cnt_i1_LC_5_14_1, ADC_VAC.bit_cnt_i2_LC_5_14_2, ADC_VAC.bit_cnt_i3_LC_5_14_3, ADC_VAC.bit_cnt_i4_LC_5_14_4, ADC_VAC.bit_cnt_i5_LC_5_14_5, ADC_VAC.bit_cnt_i6_LC_5_14_6, ADC_VAC.bit_cnt_i7_LC_5_14_7 }
set_location LT_5_14 5 14
ble_pack ADC_VAC.i18497_4_lut_LC_5_15_0 { ADC_VAC.i18497_4_lut }
ble_pack ADC_VAC.i18507_4_lut_LC_5_15_1 { ADC_VAC.i18507_4_lut }
ble_pack ADC_VAC.i19109_4_lut_LC_5_15_2 { ADC_VAC.i19109_4_lut }
ble_pack ADC_VAC.i12536_2_lut_LC_5_15_3 { ADC_VAC.i12536_2_lut }
ble_pack ADC_VAC.i1_4_lut_adj_36_LC_5_15_4 { ADC_VAC.i1_4_lut_adj_36 }
ble_pack ADC_VAC.i1_2_lut_adj_37_LC_5_15_5 { ADC_VAC.i1_2_lut_adj_37 }
ble_pack ADC_VAC.i19419_2_lut_LC_5_15_7 { ADC_VAC.i19419_2_lut }
clb_pack LT_5_15 { ADC_VAC.i18497_4_lut_LC_5_15_0, ADC_VAC.i18507_4_lut_LC_5_15_1, ADC_VAC.i19109_4_lut_LC_5_15_2, ADC_VAC.i12536_2_lut_LC_5_15_3, ADC_VAC.i1_4_lut_adj_36_LC_5_15_4, ADC_VAC.i1_2_lut_adj_37_LC_5_15_5, ADC_VAC.i19419_2_lut_LC_5_15_7 }
set_location LT_5_15 5 15
ble_pack ADC_VAC.adc_state_i0_LC_5_16_0 { ADC_VAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_VAC.adc_state_i0 }
clb_pack LT_5_16 { ADC_VAC.adc_state_i0_LC_5_16_0 }
set_location LT_5_16 5 16
ble_pack CLK_DDS.dds_state_i1_LC_6_6_0 { CLK_DDS.i12247_2_lut, CLK_DDS.dds_state_i1 }
clb_pack LT_6_6 { CLK_DDS.dds_state_i1_LC_6_6_0 }
set_location LT_6_6 6 6
ble_pack RTD.CS_52_LC_6_7_0 { RTD.i19456_4_lut_4_lut, RTD.CS_52 }
ble_pack RTD.i18454_2_lut_LC_6_7_2 { RTD.i18454_2_lut }
ble_pack RTD.i30_4_lut_LC_6_7_3 { RTD.i30_4_lut }
ble_pack RTD.i12599_2_lut_LC_6_7_4 { RTD.i12599_2_lut }
ble_pack RTD.i1_2_lut_adj_9_LC_6_7_5 { RTD.i1_2_lut_adj_9 }
ble_pack RTD.i1_2_lut_3_lut_adj_22_LC_6_7_7 { RTD.i1_2_lut_3_lut_adj_22 }
clb_pack LT_6_7 { RTD.CS_52_LC_6_7_0, RTD.i18454_2_lut_LC_6_7_2, RTD.i30_4_lut_LC_6_7_3, RTD.i12599_2_lut_LC_6_7_4, RTD.i1_2_lut_adj_9_LC_6_7_5, RTD.i1_2_lut_3_lut_adj_22_LC_6_7_7 }
set_location LT_6_7 6 7
ble_pack RTD.adress_i7_LC_6_8_0 { RTD.adc_state_3__I_0_62_Mux_7_i3_4_lut, RTD.adress_i7 }
ble_pack RTD.i1_4_lut_LC_6_8_1 { RTD.i1_4_lut }
ble_pack RTD.i7_4_lut_LC_6_8_2 { RTD.i7_4_lut }
ble_pack RTD.i1_2_lut_adj_6_LC_6_8_3 { RTD.i1_2_lut_adj_6 }
ble_pack RTD.i34_4_lut_LC_6_8_4 { RTD.i34_4_lut }
ble_pack RTD.i35_4_lut_LC_6_8_5 { RTD.i35_4_lut }
ble_pack RTD.adress_i0_LC_6_8_6 { RTD.i1_4_lut_4_lut_adj_5, RTD.adress_i0 }
clb_pack LT_6_8 { RTD.adress_i7_LC_6_8_0, RTD.i1_4_lut_LC_6_8_1, RTD.i7_4_lut_LC_6_8_2, RTD.i1_2_lut_adj_6_LC_6_8_3, RTD.i34_4_lut_LC_6_8_4, RTD.i35_4_lut_LC_6_8_5, RTD.adress_i0_LC_6_8_6 }
set_location LT_6_8 6 8
ble_pack RTD.i1_2_lut_3_lut_LC_6_9_0 { RTD.i1_2_lut_3_lut }
ble_pack RTD.READ_DATA_i8_LC_6_9_1 { RTD.i12_4_lut, RTD.READ_DATA_i8 }
ble_pack RTD.READ_DATA_i9_LC_6_9_2 { i12_4_lut_adj_188, RTD.READ_DATA_i9 }
ble_pack RTD.cfg_buf_i6_LC_6_9_3 { RTD.i1_4_lut_4_lut_adj_14, RTD.cfg_buf_i6 }
ble_pack RTD.read_buf_i1_LC_6_9_4 { i12_4_lut_adj_282, RTD.read_buf_i1 }
ble_pack RTD.read_buf_i9_LC_6_9_5 { RTD.i12_4_lut_adj_12, RTD.read_buf_i9 }
ble_pack RTD.i19396_3_lut_3_lut_LC_6_9_6 { RTD.i19396_3_lut_3_lut }
ble_pack RTD.read_buf_i8_LC_6_9_7 { i12_4_lut_adj_234, RTD.read_buf_i8 }
clb_pack LT_6_9 { RTD.i1_2_lut_3_lut_LC_6_9_0, RTD.READ_DATA_i8_LC_6_9_1, RTD.READ_DATA_i9_LC_6_9_2, RTD.cfg_buf_i6_LC_6_9_3, RTD.read_buf_i1_LC_6_9_4, RTD.read_buf_i9_LC_6_9_5, RTD.i19396_3_lut_3_lut_LC_6_9_6, RTD.read_buf_i8_LC_6_9_7 }
set_location LT_6_9 6 9
ble_pack RTD.READ_DATA_i13_LC_6_10_0 { i12_4_lut_adj_180, RTD.READ_DATA_i13 }
ble_pack RTD.READ_DATA_i7_LC_6_10_1 { i12_4_lut_adj_190, RTD.READ_DATA_i7 }
ble_pack RTD.read_buf_i2_LC_6_10_2 { i12_4_lut_adj_254, RTD.read_buf_i2 }
ble_pack RTD.READ_DATA_i0_LC_6_10_3 { i12_4_lut_adj_217, RTD.READ_DATA_i0 }
ble_pack RTD.READ_DATA_i2_LC_6_10_4 { i12_4_lut_adj_196, RTD.READ_DATA_i2 }
ble_pack RTD.READ_DATA_i1_LC_6_10_5 { i12_4_lut_adj_197, RTD.READ_DATA_i1 }
ble_pack RTD.read_buf_i13_LC_6_10_6 { i12_4_lut_adj_207, RTD.read_buf_i13 }
ble_pack RTD.read_buf_i7_LC_6_10_7 { i12_4_lut_adj_235, RTD.read_buf_i7 }
clb_pack LT_6_10 { RTD.READ_DATA_i13_LC_6_10_0, RTD.READ_DATA_i7_LC_6_10_1, RTD.read_buf_i2_LC_6_10_2, RTD.READ_DATA_i0_LC_6_10_3, RTD.READ_DATA_i2_LC_6_10_4, RTD.READ_DATA_i1_LC_6_10_5, RTD.read_buf_i13_LC_6_10_6, RTD.read_buf_i7_LC_6_10_7 }
set_location LT_6_10 6 10
ble_pack ADC_IAC.ADC_DATA_i0_LC_6_11_0 { ADC_IAC.i12788_3_lut_4_lut, ADC_IAC.ADC_DATA_i0 }
ble_pack ADC_IAC.cmd_rdadctmp_i11_LC_6_11_2 { i12_4_lut_adj_105, ADC_IAC.cmd_rdadctmp_i11 }
ble_pack ADC_IAC.ADC_DATA_i6_LC_6_11_4 { ADC_IAC.i12869_3_lut_4_lut, ADC_IAC.ADC_DATA_i6 }
ble_pack ADC_IAC.ADC_DATA_i3_LC_6_11_5 { ADC_IAC.i12866_3_lut_4_lut, ADC_IAC.ADC_DATA_i3 }
ble_pack ADC_IAC.cmd_rdadctmp_i14_LC_6_11_6 { i12_4_lut_adj_100, ADC_IAC.cmd_rdadctmp_i14 }
ble_pack ADC_VAC.ADC_DATA_i22_LC_6_11_7 { ADC_VAC.i12908_3_lut_4_lut, ADC_VAC.ADC_DATA_i22 }
clb_pack LT_6_11 { ADC_IAC.ADC_DATA_i0_LC_6_11_0, ADC_IAC.cmd_rdadctmp_i11_LC_6_11_2, ADC_IAC.ADC_DATA_i6_LC_6_11_4, ADC_IAC.ADC_DATA_i3_LC_6_11_5, ADC_IAC.cmd_rdadctmp_i14_LC_6_11_6, ADC_VAC.ADC_DATA_i22_LC_6_11_7 }
set_location LT_6_11 6 11
ble_pack i19316_2_lut_LC_6_12_0 { i19316_2_lut }
ble_pack mux_130_Mux_4_i19_3_lut_LC_6_12_2 { mux_130_Mux_4_i19_3_lut }
ble_pack mux_130_Mux_4_i22_3_lut_LC_6_12_3 { mux_130_Mux_4_i22_3_lut }
ble_pack mux_130_Mux_4_i30_3_lut_LC_6_12_4 { mux_130_Mux_4_i30_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i31_LC_6_12_5 { i12_4_lut_adj_140, ADC_VAC.cmd_rdadctmp_i31 }
ble_pack ADC_VAC.cmd_rdadctmp_i14_LC_6_12_6 { i12_4_lut_adj_244, ADC_VAC.cmd_rdadctmp_i14 }
ble_pack ADC_IAC.ADC_DATA_i7_LC_6_12_7 { ADC_IAC.i12870_3_lut_4_lut, ADC_IAC.ADC_DATA_i7 }
clb_pack LT_6_12 { i19316_2_lut_LC_6_12_0, mux_130_Mux_4_i19_3_lut_LC_6_12_2, mux_130_Mux_4_i22_3_lut_LC_6_12_3, mux_130_Mux_4_i30_3_lut_LC_6_12_4, ADC_VAC.cmd_rdadctmp_i31_LC_6_12_5, ADC_VAC.cmd_rdadctmp_i14_LC_6_12_6, ADC_IAC.ADC_DATA_i7_LC_6_12_7 }
set_location LT_6_12 6 12
ble_pack ADC_VAC.cmd_rdadctmp_i10_LC_6_13_0 { i12_4_lut_adj_246, ADC_VAC.cmd_rdadctmp_i10 }
ble_pack ADC_IAC.cmd_rdadctmp_i9_LC_6_13_1 { i12_4_lut_adj_109, ADC_IAC.cmd_rdadctmp_i9 }
ble_pack ADC_VAC.cmd_rdadctmp_i9_LC_6_13_2 { i12_4_lut_adj_247, ADC_VAC.cmd_rdadctmp_i9 }
ble_pack mux_130_Mux_7_i30_3_lut_LC_6_13_3 { mux_130_Mux_7_i30_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i12_LC_6_13_4 { i12_4_lut_adj_229, ADC_VAC.cmd_rdadctmp_i12 }
ble_pack ADC_IAC.cmd_rdadctmp_i13_LC_6_13_6 { i12_4_lut_adj_101, ADC_IAC.cmd_rdadctmp_i13 }
ble_pack ADC_IAC.ADC_DATA_i4_LC_6_13_7 { ADC_IAC.i12867_3_lut_4_lut, ADC_IAC.ADC_DATA_i4 }
clb_pack LT_6_13 { ADC_VAC.cmd_rdadctmp_i10_LC_6_13_0, ADC_IAC.cmd_rdadctmp_i9_LC_6_13_1, ADC_VAC.cmd_rdadctmp_i9_LC_6_13_2, mux_130_Mux_7_i30_3_lut_LC_6_13_3, ADC_VAC.cmd_rdadctmp_i12_LC_6_13_4, ADC_IAC.cmd_rdadctmp_i13_LC_6_13_6, ADC_IAC.ADC_DATA_i4_LC_6_13_7 }
set_location LT_6_13 6 13
ble_pack buf_dds1_i4_LC_6_14_0 { i13454_4_lut, buf_dds1_i4 }
ble_pack comm_cmd_i3_LC_6_14_1 { i11_4_lut_adj_181, comm_cmd_i3 }
ble_pack ADC_VAC.i30_4_lut_LC_6_14_2 { ADC_VAC.i30_4_lut }
ble_pack ADC_VAC.DTRIG_39_LC_6_14_4 { i1_4_lut_adj_265, ADC_VAC.DTRIG_39 }
ble_pack ADC_VAC.ADC_DATA_i16_LC_6_14_7 { ADC_VAC.i12902_3_lut_4_lut, ADC_VAC.ADC_DATA_i16 }
clb_pack LT_6_14 { buf_dds1_i4_LC_6_14_0, comm_cmd_i3_LC_6_14_1, ADC_VAC.i30_4_lut_LC_6_14_2, ADC_VAC.DTRIG_39_LC_6_14_4, ADC_VAC.ADC_DATA_i16_LC_6_14_7 }
set_location LT_6_14 6 14
ble_pack ADC_VAC.CS_37_LC_6_15_0 { i19448_4_lut, ADC_VAC.CS_37 }
ble_pack ADC_VAC.cmd_rdadctmp_i26_LC_6_15_1 { i12_4_lut_adj_144, ADC_VAC.cmd_rdadctmp_i26 }
ble_pack ADC_VAC.SCLK_35_LC_6_15_2 { i1_4_lut_4_lut, ADC_VAC.SCLK_35 }
ble_pack ADC_VAC.cmd_rdadctmp_i27_LC_6_15_3 { i12_4_lut_adj_142, ADC_VAC.cmd_rdadctmp_i27 }
ble_pack ADC_VAC.ADC_DATA_i18_LC_6_15_4 { ADC_VAC.i12904_3_lut_4_lut, ADC_VAC.ADC_DATA_i18 }
ble_pack ADC_VAC.cmd_rdadctmp_i4_LC_6_15_6 { i12_4_lut_adj_170, ADC_VAC.cmd_rdadctmp_i4 }
ble_pack ADC_IAC.cmd_rdadctmp_i10_LC_6_15_7 { i12_4_lut_adj_108, ADC_IAC.cmd_rdadctmp_i10 }
clb_pack LT_6_15 { ADC_VAC.CS_37_LC_6_15_0, ADC_VAC.cmd_rdadctmp_i26_LC_6_15_1, ADC_VAC.SCLK_35_LC_6_15_2, ADC_VAC.cmd_rdadctmp_i27_LC_6_15_3, ADC_VAC.ADC_DATA_i18_LC_6_15_4, ADC_VAC.cmd_rdadctmp_i4_LC_6_15_6, ADC_IAC.cmd_rdadctmp_i10_LC_6_15_7 }
set_location LT_6_15 6 15
ble_pack ADC_VAC.adc_state_i2_LC_6_16_1 { ADC_VAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_VAC.adc_state_i2 }
ble_pack ADC_VAC.adc_state_i1_LC_6_16_2 { ADC_VAC.i15430_3_lut, ADC_VAC.adc_state_i1 }
ble_pack ADC_VAC.i1_2_lut_LC_6_16_3 { ADC_VAC.i1_2_lut }
ble_pack ADC_VAC.i1_3_lut_LC_6_16_4 { ADC_VAC.i1_3_lut }
ble_pack i1_4_lut_adj_223_LC_6_16_6 { i1_4_lut_adj_223 }
ble_pack i1_2_lut_adj_61_LC_6_16_7 { i1_2_lut_adj_61 }
clb_pack LT_6_16 { ADC_VAC.adc_state_i2_LC_6_16_1, ADC_VAC.adc_state_i1_LC_6_16_2, ADC_VAC.i1_2_lut_LC_6_16_3, ADC_VAC.i1_3_lut_LC_6_16_4, i1_4_lut_adj_223_LC_6_16_6, i1_2_lut_adj_61_LC_6_16_7 }
set_location LT_6_16 6 16
ble_pack ADC_IAC.cmd_rdadctmp_i15_LC_6_17_0 { i12_4_lut_adj_99, ADC_IAC.cmd_rdadctmp_i15 }
ble_pack ADC_IAC.i6_4_lut_LC_6_17_1 { ADC_IAC.i6_4_lut }
ble_pack ADC_IAC.i19194_4_lut_LC_6_17_5 { ADC_IAC.i19194_4_lut }
ble_pack ADC_IAC.i19307_4_lut_LC_6_17_6 { ADC_IAC.i19307_4_lut }
ble_pack ADC_IAC.i19411_2_lut_LC_6_17_7 { ADC_IAC.i19411_2_lut }
clb_pack LT_6_17 { ADC_IAC.cmd_rdadctmp_i15_LC_6_17_0, ADC_IAC.i6_4_lut_LC_6_17_1, ADC_IAC.i19194_4_lut_LC_6_17_5, ADC_IAC.i19307_4_lut_LC_6_17_6, ADC_IAC.i19411_2_lut_LC_6_17_7 }
set_location LT_6_17 6 17
ble_pack ADC_IAC.bit_cnt_i0_LC_6_18_0 { ADC_IAC.add_14_2_lut, ADC_IAC.bit_cnt_i0, ADC_IAC.add_14_2 }
ble_pack ADC_IAC.bit_cnt_i1_LC_6_18_1 { ADC_IAC.add_14_3_lut, ADC_IAC.bit_cnt_i1, ADC_IAC.add_14_3 }
ble_pack ADC_IAC.bit_cnt_i2_LC_6_18_2 { ADC_IAC.add_14_4_lut, ADC_IAC.bit_cnt_i2, ADC_IAC.add_14_4 }
ble_pack ADC_IAC.bit_cnt_i3_LC_6_18_3 { ADC_IAC.add_14_5_lut, ADC_IAC.bit_cnt_i3, ADC_IAC.add_14_5 }
ble_pack ADC_IAC.bit_cnt_i4_LC_6_18_4 { ADC_IAC.add_14_6_lut, ADC_IAC.bit_cnt_i4, ADC_IAC.add_14_6 }
ble_pack ADC_IAC.bit_cnt_i5_LC_6_18_5 { ADC_IAC.add_14_7_lut, ADC_IAC.bit_cnt_i5, ADC_IAC.add_14_7 }
ble_pack ADC_IAC.bit_cnt_i6_LC_6_18_6 { ADC_IAC.add_14_8_lut, ADC_IAC.bit_cnt_i6, ADC_IAC.add_14_8 }
ble_pack ADC_IAC.bit_cnt_i7_LC_6_18_7 { ADC_IAC.add_14_9_lut, ADC_IAC.bit_cnt_i7 }
clb_pack LT_6_18 { ADC_IAC.bit_cnt_i0_LC_6_18_0, ADC_IAC.bit_cnt_i1_LC_6_18_1, ADC_IAC.bit_cnt_i2_LC_6_18_2, ADC_IAC.bit_cnt_i3_LC_6_18_3, ADC_IAC.bit_cnt_i4_LC_6_18_4, ADC_IAC.bit_cnt_i5_LC_6_18_5, ADC_IAC.bit_cnt_i6_LC_6_18_6, ADC_IAC.bit_cnt_i7_LC_6_18_7 }
set_location LT_6_18 6 18
ble_pack ADC_IAC.i1_4_lut_LC_6_19_1 { ADC_IAC.i1_4_lut }
ble_pack ADC_IAC.i12498_2_lut_LC_6_19_2 { ADC_IAC.i12498_2_lut }
ble_pack acadc_rst_I_0_1_lut_LC_6_19_3 { acadc_rst_I_0_1_lut }
ble_pack i1_4_lut_adj_225_LC_6_19_4 { i1_4_lut_adj_225 }
ble_pack ADC_IAC.CS_37_LC_6_19_5 { i19451_4_lut, ADC_IAC.CS_37 }
clb_pack LT_6_19 { ADC_IAC.i1_4_lut_LC_6_19_1, ADC_IAC.i12498_2_lut_LC_6_19_2, acadc_rst_I_0_1_lut_LC_6_19_3, i1_4_lut_adj_225_LC_6_19_4, ADC_IAC.CS_37_LC_6_19_5 }
set_location LT_6_19 6 19
ble_pack ADC_VDC.ADC_DATA_i3_LC_7_5_0 { i12_4_lut_adj_103, ADC_VDC.ADC_DATA_i3 }
clb_pack LT_7_5 { ADC_VDC.ADC_DATA_i3_LC_7_5_0 }
set_location LT_7_5 7 5
ble_pack CLK_DDS.CS_28_LC_7_6_3 { CLK_DDS.dds_state_2__I_0_i7_3_lut, CLK_DDS.CS_28 }
clb_pack LT_7_6 { CLK_DDS.CS_28_LC_7_6_3 }
set_location LT_7_6 7 6
ble_pack RTD.cfg_tmp_i1_LC_7_7_0 { RTD.adc_state_3__I_0_64_Mux_1_i7_4_lut, RTD.cfg_tmp_i1 }
ble_pack RTD.cfg_tmp_i2_LC_7_7_1 { RTD.adc_state_3__I_0_64_Mux_2_i7_4_lut, RTD.cfg_tmp_i2 }
ble_pack RTD.cfg_tmp_i3_LC_7_7_2 { RTD.adc_state_3__I_0_64_Mux_3_i7_4_lut, RTD.cfg_tmp_i3 }
ble_pack RTD.cfg_tmp_i4_LC_7_7_3 { RTD.adc_state_3__I_0_64_Mux_4_i7_4_lut, RTD.cfg_tmp_i4 }
ble_pack RTD.cfg_tmp_i5_LC_7_7_4 { RTD.adc_state_3__I_0_64_Mux_5_i7_4_lut, RTD.cfg_tmp_i5 }
ble_pack RTD.cfg_tmp_i6_LC_7_7_5 { RTD.adc_state_3__I_0_64_Mux_6_i7_4_lut, RTD.cfg_tmp_i6 }
ble_pack RTD.cfg_tmp_i7_LC_7_7_6 { RTD.adc_state_3__I_0_64_Mux_7_i7_4_lut, RTD.cfg_tmp_i7 }
ble_pack RTD.cfg_tmp_i0_LC_7_7_7 { RTD.i14257_4_lut, RTD.cfg_tmp_i0 }
clb_pack LT_7_7 { RTD.cfg_tmp_i1_LC_7_7_0, RTD.cfg_tmp_i2_LC_7_7_1, RTD.cfg_tmp_i3_LC_7_7_2, RTD.cfg_tmp_i4_LC_7_7_3, RTD.cfg_tmp_i5_LC_7_7_4, RTD.cfg_tmp_i6_LC_7_7_5, RTD.cfg_tmp_i7_LC_7_7_6, RTD.cfg_tmp_i0_LC_7_7_7 }
set_location LT_7_7 7 7
ble_pack RTD.cfg_buf_i4_LC_7_8_0 { RTD.i1_4_lut_4_lut_adj_15, RTD.cfg_buf_i4 }
ble_pack RTD.cfg_buf_i5_LC_7_8_1 { RTD.i11_4_lut, RTD.cfg_buf_i5 }
ble_pack RTD.i3_4_lut_adj_7_LC_7_8_2 { RTD.i3_4_lut_adj_7 }
ble_pack RTD.cfg_buf_i3_LC_7_8_3 { RTD.i1_4_lut_4_lut_adj_17, RTD.cfg_buf_i3 }
ble_pack RTD.cfg_buf_i2_LC_7_8_4 { RTD.i11_4_lut_adj_20, RTD.cfg_buf_i2 }
ble_pack RTD.i2_4_lut_LC_7_8_5 { RTD.i2_4_lut }
ble_pack RTD.i22_4_lut_LC_7_8_6 { RTD.i22_4_lut }
ble_pack RTD.cfg_buf_i1_LC_7_8_7 { RTD.i1_4_lut_4_lut_adj_18, RTD.cfg_buf_i1 }
clb_pack LT_7_8 { RTD.cfg_buf_i4_LC_7_8_0, RTD.cfg_buf_i5_LC_7_8_1, RTD.i3_4_lut_adj_7_LC_7_8_2, RTD.cfg_buf_i3_LC_7_8_3, RTD.cfg_buf_i2_LC_7_8_4, RTD.i2_4_lut_LC_7_8_5, RTD.i22_4_lut_LC_7_8_6, RTD.cfg_buf_i1_LC_7_8_7 }
set_location LT_7_8 7 8
ble_pack RTD.i4_4_lut_LC_7_9_0 { RTD.i4_4_lut }
ble_pack RTD.cfg_buf_i7_LC_7_9_1 { RTD.i1_4_lut_4_lut_adj_13, RTD.cfg_buf_i7 }
ble_pack RTD.cfg_buf_i0_LC_7_9_2 { RTD.i13487_4_lut_4_lut, RTD.cfg_buf_i0 }
ble_pack mux_128_Mux_1_i20_3_lut_LC_7_9_3 { mux_128_Mux_1_i20_3_lut }
ble_pack mux_130_Mux_3_i19_3_lut_LC_7_9_4 { mux_130_Mux_3_i19_3_lut }
ble_pack mux_130_Mux_3_i22_3_lut_LC_7_9_5 { mux_130_Mux_3_i22_3_lut }
ble_pack n22407_bdd_4_lut_LC_7_9_6 { n22407_bdd_4_lut }
ble_pack comm_cmd_0__bdd_4_lut_19857_LC_7_9_7 { comm_cmd_0__bdd_4_lut_19857 }
clb_pack LT_7_9 { RTD.i4_4_lut_LC_7_9_0, RTD.cfg_buf_i7_LC_7_9_1, RTD.cfg_buf_i0_LC_7_9_2, mux_128_Mux_1_i20_3_lut_LC_7_9_3, mux_130_Mux_3_i19_3_lut_LC_7_9_4, mux_130_Mux_3_i22_3_lut_LC_7_9_5, n22407_bdd_4_lut_LC_7_9_6, comm_cmd_0__bdd_4_lut_19857_LC_7_9_7 }
set_location LT_7_9 7 9
ble_pack ADC_VAC.ADC_DATA_i2_LC_7_10_0 { ADC_VAC.i12888_3_lut_4_lut, ADC_VAC.ADC_DATA_i2 }
ble_pack mux_129_Mux_1_i19_3_lut_LC_7_10_1 { mux_129_Mux_1_i19_3_lut }
ble_pack CLK_DDS.MOSI_31_LC_7_10_2 { i12798_3_lut, CLK_DDS.MOSI_31 }
ble_pack comm_cmd_1__bdd_4_lut_19678_LC_7_10_3 { comm_cmd_1__bdd_4_lut_19678 }
ble_pack mux_130_Mux_2_i19_3_lut_LC_7_10_4 { mux_130_Mux_2_i19_3_lut }
ble_pack mux_130_Mux_2_i22_3_lut_LC_7_10_5 { mux_130_Mux_2_i22_3_lut }
ble_pack ADC_VAC.ADC_DATA_i6_LC_7_10_6 { ADC_VAC.i12892_3_lut_4_lut, ADC_VAC.ADC_DATA_i6 }
clb_pack LT_7_10 { ADC_VAC.ADC_DATA_i2_LC_7_10_0, mux_129_Mux_1_i19_3_lut_LC_7_10_1, CLK_DDS.MOSI_31_LC_7_10_2, comm_cmd_1__bdd_4_lut_19678_LC_7_10_3, mux_130_Mux_2_i19_3_lut_LC_7_10_4, mux_130_Mux_2_i22_3_lut_LC_7_10_5, ADC_VAC.ADC_DATA_i6_LC_7_10_6 }
set_location LT_7_10 7 10
ble_pack i15464_2_lut_3_lut_LC_7_11_0 { i15464_2_lut_3_lut }
ble_pack n22629_bdd_4_lut_LC_7_11_1 { n22629_bdd_4_lut }
ble_pack buf_cfgRTD_i2_LC_7_11_2 { i12828_3_lut_4_lut, buf_cfgRTD_i2 }
ble_pack ADC_VAC.cmd_rdadctmp_i16_LC_7_11_3 { i12_4_lut_adj_251, ADC_VAC.cmd_rdadctmp_i16 }
ble_pack ADC_VAC.cmd_rdadctmp_i15_LC_7_11_4 { i12_4_lut_adj_249, ADC_VAC.cmd_rdadctmp_i15 }
ble_pack mux_130_Mux_6_i30_3_lut_LC_7_11_5 { mux_130_Mux_6_i30_3_lut }
ble_pack mux_130_Mux_2_i30_3_lut_LC_7_11_6 { mux_130_Mux_2_i30_3_lut }
ble_pack mux_128_Mux_2_i20_3_lut_LC_7_11_7 { mux_128_Mux_2_i20_3_lut }
clb_pack LT_7_11 { i15464_2_lut_3_lut_LC_7_11_0, n22629_bdd_4_lut_LC_7_11_1, buf_cfgRTD_i2_LC_7_11_2, ADC_VAC.cmd_rdadctmp_i16_LC_7_11_3, ADC_VAC.cmd_rdadctmp_i15_LC_7_11_4, mux_130_Mux_6_i30_3_lut_LC_7_11_5, mux_130_Mux_2_i30_3_lut_LC_7_11_6, mux_128_Mux_2_i20_3_lut_LC_7_11_7 }
set_location LT_7_11 7 11
ble_pack ADC_VAC.cmd_rdadctmp_i17_LC_7_12_0 { i12_4_lut_adj_255, ADC_VAC.cmd_rdadctmp_i17 }
ble_pack ADC_VAC.ADC_DATA_i3_LC_7_12_1 { ADC_VAC.i12889_3_lut_4_lut, ADC_VAC.ADC_DATA_i3 }
ble_pack ADC_VAC.ADC_DATA_i5_LC_7_12_2 { ADC_VAC.i12891_3_lut_4_lut, ADC_VAC.ADC_DATA_i5 }
ble_pack comm_cmd_i1_LC_7_12_3 { i11_4_lut_adj_184, comm_cmd_i1 }
ble_pack ADC_VAC.cmd_rdadctmp_i30_LC_7_12_4 { i12_4_lut_adj_141, ADC_VAC.cmd_rdadctmp_i30 }
ble_pack ADC_VAC.ADC_DATA_i21_LC_7_12_5 { ADC_VAC.i12907_3_lut_4_lut, ADC_VAC.ADC_DATA_i21 }
ble_pack ADC_VAC.ADC_DATA_i9_LC_7_12_6 { ADC_VAC.i12895_3_lut_4_lut, ADC_VAC.ADC_DATA_i9 }
clb_pack LT_7_12 { ADC_VAC.cmd_rdadctmp_i17_LC_7_12_0, ADC_VAC.ADC_DATA_i3_LC_7_12_1, ADC_VAC.ADC_DATA_i5_LC_7_12_2, comm_cmd_i1_LC_7_12_3, ADC_VAC.cmd_rdadctmp_i30_LC_7_12_4, ADC_VAC.ADC_DATA_i21_LC_7_12_5, ADC_VAC.ADC_DATA_i9_LC_7_12_6 }
set_location LT_7_12 7 12
ble_pack ADC_IAC.cmd_rdadctmp_i12_LC_7_13_0 { i12_4_lut_adj_104, ADC_IAC.cmd_rdadctmp_i12 }
ble_pack ADC_IAC.cmd_rdadctmp_i8_LC_7_13_1 { i12_4_lut_adj_110, ADC_IAC.cmd_rdadctmp_i8 }
ble_pack acadc_dtrig_i_I_0_2_lut_LC_7_13_2 { acadc_dtrig_i_I_0_2_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i18_LC_7_13_3 { i12_4_lut_adj_257, ADC_VAC.cmd_rdadctmp_i18 }
ble_pack ADC_IAC.DTRIG_39_LC_7_13_4 { i1_4_lut_adj_264, ADC_IAC.DTRIG_39 }
ble_pack ADC_VAC.cmd_rdadctmp_i29_LC_7_13_5 { i12_4_lut, ADC_VAC.cmd_rdadctmp_i29 }
ble_pack ADC_VAC.cmd_rdadctmp_i28_LC_7_13_6 { i12_4_lut_adj_47, ADC_VAC.cmd_rdadctmp_i28 }
ble_pack ADC_VAC.ADC_DATA_i1_LC_7_13_7 { ADC_VAC.i12887_3_lut_4_lut, ADC_VAC.ADC_DATA_i1 }
clb_pack LT_7_13 { ADC_IAC.cmd_rdadctmp_i12_LC_7_13_0, ADC_IAC.cmd_rdadctmp_i8_LC_7_13_1, acadc_dtrig_i_I_0_2_lut_LC_7_13_2, ADC_VAC.cmd_rdadctmp_i18_LC_7_13_3, ADC_IAC.DTRIG_39_LC_7_13_4, ADC_VAC.cmd_rdadctmp_i29_LC_7_13_5, ADC_VAC.cmd_rdadctmp_i28_LC_7_13_6, ADC_VAC.ADC_DATA_i1_LC_7_13_7 }
set_location LT_7_13 7 13
ble_pack CLK_DDS.tmp_buf_i10_LC_7_14_0 { CLK_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, CLK_DDS.tmp_buf_i10 }
ble_pack CLK_DDS.tmp_buf_i11_LC_7_14_1 { CLK_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, CLK_DDS.tmp_buf_i11 }
ble_pack CLK_DDS.tmp_buf_i12_LC_7_14_2 { CLK_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, CLK_DDS.tmp_buf_i12 }
ble_pack CLK_DDS.tmp_buf_i13_LC_7_14_3 { CLK_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, CLK_DDS.tmp_buf_i13 }
ble_pack CLK_DDS.tmp_buf_i14_LC_7_14_4 { CLK_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, CLK_DDS.tmp_buf_i14 }
ble_pack CLK_DDS.tmp_buf_i15_LC_7_14_5 { CLK_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, CLK_DDS.tmp_buf_i15 }
ble_pack CLK_DDS.tmp_buf_i9_LC_7_14_6 { CLK_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, CLK_DDS.tmp_buf_i9 }
ble_pack CLK_DDS.tmp_buf_i8_LC_7_14_7 { CLK_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, CLK_DDS.tmp_buf_i8 }
clb_pack LT_7_14 { CLK_DDS.tmp_buf_i10_LC_7_14_0, CLK_DDS.tmp_buf_i11_LC_7_14_1, CLK_DDS.tmp_buf_i12_LC_7_14_2, CLK_DDS.tmp_buf_i13_LC_7_14_3, CLK_DDS.tmp_buf_i14_LC_7_14_4, CLK_DDS.tmp_buf_i15_LC_7_14_5, CLK_DDS.tmp_buf_i9_LC_7_14_6, CLK_DDS.tmp_buf_i8_LC_7_14_7 }
set_location LT_7_14 7 14
ble_pack SIG_DDS.bit_cnt_i3_LC_7_15_0 { SIG_DDS.i3844_3_lut_4_lut, SIG_DDS.bit_cnt_i3 }
ble_pack SIG_DDS.bit_cnt_i1_LC_7_15_1 { SIG_DDS.i3830_2_lut, SIG_DDS.bit_cnt_i1 }
ble_pack i18636_3_lut_LC_7_15_3 { i18636_3_lut }
ble_pack SIG_DDS.bit_cnt_i2_LC_7_15_4 { SIG_DDS.i3837_2_lut_3_lut, SIG_DDS.bit_cnt_i2 }
ble_pack mux_128_Mux_1_i16_3_lut_LC_7_15_5 { mux_128_Mux_1_i16_3_lut }
ble_pack mux_128_Mux_1_i17_3_lut_LC_7_15_6 { mux_128_Mux_1_i17_3_lut }
clb_pack LT_7_15 { SIG_DDS.bit_cnt_i3_LC_7_15_0, SIG_DDS.bit_cnt_i1_LC_7_15_1, i18636_3_lut_LC_7_15_3, SIG_DDS.bit_cnt_i2_LC_7_15_4, mux_128_Mux_1_i16_3_lut_LC_7_15_5, mux_128_Mux_1_i17_3_lut_LC_7_15_6 }
set_location LT_7_15 7 15
ble_pack ADC_IAC.adc_state_i2_LC_7_16_1 { ADC_IAC.adc_state_2__I_0_43_Mux_2_i7_3_lut, ADC_IAC.adc_state_i2 }
ble_pack ADC_IAC.adc_state_i1_LC_7_16_2 { ADC_IAC.i15433_3_lut, ADC_IAC.adc_state_i1 }
ble_pack i1_2_lut_adj_52_LC_7_16_7 { i1_2_lut_adj_52 }
clb_pack LT_7_16 { ADC_IAC.adc_state_i2_LC_7_16_1, ADC_IAC.adc_state_i1_LC_7_16_2, i1_2_lut_adj_52_LC_7_16_7 }
set_location LT_7_16 7 16
ble_pack ADC_IAC.adc_state_i0_LC_7_17_4 { ADC_IAC.adc_state_2__I_0_43_Mux_0_i7_4_lut, ADC_IAC.adc_state_i0 }
clb_pack LT_7_17 { ADC_IAC.adc_state_i0_LC_7_17_4 }
set_location LT_7_17 7 17
ble_pack ADC_IAC.cmd_rdadctmp_i7_LC_7_18_0 { i12_4_lut_adj_111, ADC_IAC.cmd_rdadctmp_i7 }
ble_pack ADC_IAC.cmd_rdadctmp_i6_LC_7_18_1 { i12_4_lut_adj_113, ADC_IAC.cmd_rdadctmp_i6 }
ble_pack ADC_IAC.cmd_rdadctmp_i3_LC_7_18_2 { i12_4_lut_adj_118, ADC_IAC.cmd_rdadctmp_i3 }
ble_pack i1_2_lut_adj_226_LC_7_18_3 { i1_2_lut_adj_226 }
ble_pack ADC_IAC.i1_3_lut_LC_7_18_4 { ADC_IAC.i1_3_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i4_LC_7_18_5 { i12_4_lut_adj_117, ADC_IAC.cmd_rdadctmp_i4 }
ble_pack ADC_IAC.cmd_rdadctmp_i5_LC_7_18_6 { i12_4_lut_adj_114, ADC_IAC.cmd_rdadctmp_i5 }
ble_pack ADC_IAC.i30_4_lut_LC_7_18_7 { ADC_IAC.i30_4_lut }
clb_pack LT_7_18 { ADC_IAC.cmd_rdadctmp_i7_LC_7_18_0, ADC_IAC.cmd_rdadctmp_i6_LC_7_18_1, ADC_IAC.cmd_rdadctmp_i3_LC_7_18_2, i1_2_lut_adj_226_LC_7_18_3, ADC_IAC.i1_3_lut_LC_7_18_4, ADC_IAC.cmd_rdadctmp_i4_LC_7_18_5, ADC_IAC.cmd_rdadctmp_i5_LC_7_18_6, ADC_IAC.i30_4_lut_LC_7_18_7 }
set_location LT_7_18 7 18
ble_pack pll_main.i19991_1_lut_LC_8_1_5 { pll_main.i19991_1_lut }
clb_pack LT_8_1 { pll_main.i19991_1_lut_LC_8_1_5 }
set_location LT_8_1 8 1
ble_pack ADC_VDC.ADC_DATA_i18_LC_8_4_4 { i12_4_lut_adj_70, ADC_VDC.ADC_DATA_i18 }
clb_pack LT_8_4 { ADC_VDC.ADC_DATA_i18_LC_8_4_4 }
set_location LT_8_4 8 4
ble_pack ADC_VDC.cmd_rdadctmp_i16_LC_8_5_0 { i12_4_lut_adj_132, ADC_VDC.cmd_rdadctmp_i16 }
ble_pack ADC_VDC.cmd_rdadctmp_i17_LC_8_5_1 { i12_4_lut_adj_129, ADC_VDC.cmd_rdadctmp_i17 }
ble_pack ADC_VDC.cmd_rdadctmp_i19_LC_8_5_2 { i12_4_lut_adj_125, ADC_VDC.cmd_rdadctmp_i19 }
ble_pack ADC_VDC.cmd_rdadctmp_i6_LC_8_5_3 { i12_4_lut_adj_159, ADC_VDC.cmd_rdadctmp_i6 }
ble_pack ADC_VDC.cmd_rdadctmp_i1_LC_8_5_4 { i12_4_lut_adj_173, ADC_VDC.cmd_rdadctmp_i1 }
ble_pack ADC_VDC.cmd_rdadctmp_i0_LC_8_5_5 { ADC_VDC.i12_3_lut_4_lut, ADC_VDC.cmd_rdadctmp_i0 }
ble_pack ADC_VDC.cmd_rdadctmp_i7_LC_8_5_6 { i12_4_lut_adj_156, ADC_VDC.cmd_rdadctmp_i7 }
ble_pack ADC_VDC.cmd_rdadctmp_i18_LC_8_5_7 { i12_4_lut_adj_127, ADC_VDC.cmd_rdadctmp_i18 }
clb_pack LT_8_5 { ADC_VDC.cmd_rdadctmp_i16_LC_8_5_0, ADC_VDC.cmd_rdadctmp_i17_LC_8_5_1, ADC_VDC.cmd_rdadctmp_i19_LC_8_5_2, ADC_VDC.cmd_rdadctmp_i6_LC_8_5_3, ADC_VDC.cmd_rdadctmp_i1_LC_8_5_4, ADC_VDC.cmd_rdadctmp_i0_LC_8_5_5, ADC_VDC.cmd_rdadctmp_i7_LC_8_5_6, ADC_VDC.cmd_rdadctmp_i18_LC_8_5_7 }
set_location LT_8_5 8 5
ble_pack ADC_VDC.cmd_rdadcbuf_i0_LC_8_6_0 { ADC_VDC.add_23_2_lut, ADC_VDC.cmd_rdadcbuf_i0, ADC_VDC.add_23_2 }
ble_pack ADC_VDC.cmd_rdadcbuf_i1_LC_8_6_1 { ADC_VDC.add_23_3_lut, ADC_VDC.cmd_rdadcbuf_i1, ADC_VDC.add_23_3 }
ble_pack ADC_VDC.cmd_rdadcbuf_i2_LC_8_6_2 { ADC_VDC.add_23_4_lut, ADC_VDC.cmd_rdadcbuf_i2, ADC_VDC.add_23_4 }
ble_pack ADC_VDC.cmd_rdadcbuf_i3_LC_8_6_3 { ADC_VDC.add_23_5_lut, ADC_VDC.cmd_rdadcbuf_i3, ADC_VDC.add_23_5 }
ble_pack ADC_VDC.cmd_rdadcbuf_i4_LC_8_6_4 { ADC_VDC.add_23_6_lut, ADC_VDC.cmd_rdadcbuf_i4, ADC_VDC.add_23_6 }
ble_pack ADC_VDC.cmd_rdadcbuf_i5_LC_8_6_5 { ADC_VDC.add_23_7_lut, ADC_VDC.cmd_rdadcbuf_i5, ADC_VDC.add_23_7 }
ble_pack ADC_VDC.cmd_rdadcbuf_i6_LC_8_6_6 { ADC_VDC.add_23_8_lut, ADC_VDC.cmd_rdadcbuf_i6, ADC_VDC.add_23_8 }
ble_pack ADC_VDC.cmd_rdadcbuf_i7_LC_8_6_7 { ADC_VDC.add_23_9_lut, ADC_VDC.cmd_rdadcbuf_i7, ADC_VDC.add_23_9 }
clb_pack LT_8_6 { ADC_VDC.cmd_rdadcbuf_i0_LC_8_6_0, ADC_VDC.cmd_rdadcbuf_i1_LC_8_6_1, ADC_VDC.cmd_rdadcbuf_i2_LC_8_6_2, ADC_VDC.cmd_rdadcbuf_i3_LC_8_6_3, ADC_VDC.cmd_rdadcbuf_i4_LC_8_6_4, ADC_VDC.cmd_rdadcbuf_i5_LC_8_6_5, ADC_VDC.cmd_rdadcbuf_i6_LC_8_6_6, ADC_VDC.cmd_rdadcbuf_i7_LC_8_6_7 }
set_location LT_8_6 8 6
ble_pack ADC_VDC.cmd_rdadcbuf_i8_LC_8_7_0 { ADC_VDC.add_23_10_lut, ADC_VDC.cmd_rdadcbuf_i8, ADC_VDC.add_23_10 }
ble_pack ADC_VDC.cmd_rdadcbuf_i9_LC_8_7_1 { ADC_VDC.add_23_11_lut, ADC_VDC.cmd_rdadcbuf_i9, ADC_VDC.add_23_11 }
ble_pack ADC_VDC.cmd_rdadcbuf_i10_LC_8_7_2 { ADC_VDC.add_23_12_lut, ADC_VDC.cmd_rdadcbuf_i10, ADC_VDC.add_23_12 }
ble_pack ADC_VDC.cmd_rdadcbuf_i11_LC_8_7_3 { ADC_VDC.add_23_13_lut, ADC_VDC.cmd_rdadcbuf_i11, ADC_VDC.add_23_13 }
ble_pack ADC_VDC.cmd_rdadcbuf_i12_LC_8_7_4 { ADC_VDC.add_23_14_lut, ADC_VDC.cmd_rdadcbuf_i12, ADC_VDC.add_23_14 }
ble_pack ADC_VDC.cmd_rdadcbuf_i13_LC_8_7_5 { ADC_VDC.add_23_15_lut, ADC_VDC.cmd_rdadcbuf_i13, ADC_VDC.add_23_15 }
ble_pack ADC_VDC.cmd_rdadcbuf_i14_LC_8_7_6 { ADC_VDC.add_23_16_lut, ADC_VDC.cmd_rdadcbuf_i14, ADC_VDC.add_23_16 }
ble_pack ADC_VDC.cmd_rdadcbuf_i15_LC_8_7_7 { ADC_VDC.add_23_17_lut, ADC_VDC.cmd_rdadcbuf_i15, ADC_VDC.add_23_17 }
clb_pack LT_8_7 { ADC_VDC.cmd_rdadcbuf_i8_LC_8_7_0, ADC_VDC.cmd_rdadcbuf_i9_LC_8_7_1, ADC_VDC.cmd_rdadcbuf_i10_LC_8_7_2, ADC_VDC.cmd_rdadcbuf_i11_LC_8_7_3, ADC_VDC.cmd_rdadcbuf_i12_LC_8_7_4, ADC_VDC.cmd_rdadcbuf_i13_LC_8_7_5, ADC_VDC.cmd_rdadcbuf_i14_LC_8_7_6, ADC_VDC.cmd_rdadcbuf_i15_LC_8_7_7 }
set_location LT_8_7 8 7
ble_pack ADC_VDC.cmd_rdadcbuf_i16_LC_8_8_0 { ADC_VDC.add_23_18_lut, ADC_VDC.cmd_rdadcbuf_i16, ADC_VDC.add_23_18 }
ble_pack ADC_VDC.cmd_rdadcbuf_i17_LC_8_8_1 { ADC_VDC.add_23_19_lut, ADC_VDC.cmd_rdadcbuf_i17, ADC_VDC.add_23_19 }
ble_pack ADC_VDC.cmd_rdadcbuf_i18_LC_8_8_2 { ADC_VDC.add_23_20_lut, ADC_VDC.cmd_rdadcbuf_i18, ADC_VDC.add_23_20 }
ble_pack ADC_VDC.cmd_rdadcbuf_i19_LC_8_8_3 { ADC_VDC.add_23_21_lut, ADC_VDC.cmd_rdadcbuf_i19, ADC_VDC.add_23_21 }
ble_pack ADC_VDC.cmd_rdadcbuf_i20_LC_8_8_4 { ADC_VDC.add_23_22_lut, ADC_VDC.cmd_rdadcbuf_i20, ADC_VDC.add_23_22 }
ble_pack ADC_VDC.cmd_rdadcbuf_i21_LC_8_8_5 { ADC_VDC.add_23_23_lut, ADC_VDC.cmd_rdadcbuf_i21, ADC_VDC.add_23_23 }
ble_pack ADC_VDC.cmd_rdadcbuf_i22_LC_8_8_6 { ADC_VDC.add_23_24_lut, ADC_VDC.cmd_rdadcbuf_i22, ADC_VDC.add_23_24 }
ble_pack ADC_VDC.cmd_rdadcbuf_i23_LC_8_8_7 { ADC_VDC.add_23_25_lut, ADC_VDC.cmd_rdadcbuf_i23, ADC_VDC.add_23_25 }
clb_pack LT_8_8 { ADC_VDC.cmd_rdadcbuf_i16_LC_8_8_0, ADC_VDC.cmd_rdadcbuf_i17_LC_8_8_1, ADC_VDC.cmd_rdadcbuf_i18_LC_8_8_2, ADC_VDC.cmd_rdadcbuf_i19_LC_8_8_3, ADC_VDC.cmd_rdadcbuf_i20_LC_8_8_4, ADC_VDC.cmd_rdadcbuf_i21_LC_8_8_5, ADC_VDC.cmd_rdadcbuf_i22_LC_8_8_6, ADC_VDC.cmd_rdadcbuf_i23_LC_8_8_7 }
set_location LT_8_8 8 8
ble_pack ADC_VDC.cmd_rdadcbuf_i24_LC_8_9_0 { ADC_VDC.add_23_26_lut, ADC_VDC.cmd_rdadcbuf_i24, ADC_VDC.add_23_26 }
ble_pack ADC_VDC.cmd_rdadcbuf_i25_LC_8_9_1 { ADC_VDC.add_23_27_lut, ADC_VDC.cmd_rdadcbuf_i25, ADC_VDC.add_23_27 }
ble_pack ADC_VDC.cmd_rdadcbuf_i26_LC_8_9_2 { ADC_VDC.add_23_28_lut, ADC_VDC.cmd_rdadcbuf_i26, ADC_VDC.add_23_28 }
ble_pack ADC_VDC.cmd_rdadcbuf_i27_LC_8_9_3 { ADC_VDC.add_23_29_lut, ADC_VDC.cmd_rdadcbuf_i27, ADC_VDC.add_23_29 }
ble_pack ADC_VDC.cmd_rdadcbuf_i28_LC_8_9_4 { ADC_VDC.add_23_30_lut, ADC_VDC.cmd_rdadcbuf_i28, ADC_VDC.add_23_30 }
ble_pack ADC_VDC.cmd_rdadcbuf_i29_LC_8_9_5 { ADC_VDC.add_23_31_lut, ADC_VDC.cmd_rdadcbuf_i29, ADC_VDC.add_23_31 }
ble_pack ADC_VDC.cmd_rdadcbuf_i30_LC_8_9_6 { ADC_VDC.add_23_32_lut, ADC_VDC.cmd_rdadcbuf_i30, ADC_VDC.add_23_32 }
ble_pack ADC_VDC.cmd_rdadcbuf_i31_LC_8_9_7 { ADC_VDC.add_23_33_lut, ADC_VDC.cmd_rdadcbuf_i31, ADC_VDC.add_23_33 }
clb_pack LT_8_9 { ADC_VDC.cmd_rdadcbuf_i24_LC_8_9_0, ADC_VDC.cmd_rdadcbuf_i25_LC_8_9_1, ADC_VDC.cmd_rdadcbuf_i26_LC_8_9_2, ADC_VDC.cmd_rdadcbuf_i27_LC_8_9_3, ADC_VDC.cmd_rdadcbuf_i28_LC_8_9_4, ADC_VDC.cmd_rdadcbuf_i29_LC_8_9_5, ADC_VDC.cmd_rdadcbuf_i30_LC_8_9_6, ADC_VDC.cmd_rdadcbuf_i31_LC_8_9_7 }
set_location LT_8_9 8 9
ble_pack ADC_VDC.cmd_rdadcbuf_i32_LC_8_10_0 { ADC_VDC.add_23_34_lut, ADC_VDC.cmd_rdadcbuf_i32, ADC_VDC.add_23_34 }
ble_pack ADC_VDC.cmd_rdadcbuf_i33_LC_8_10_1 { ADC_VDC.add_23_35_lut, ADC_VDC.cmd_rdadcbuf_i33, ADC_VDC.add_23_35 }
ble_pack ADC_VDC.add_23_36_lut_LC_8_10_2 { ADC_VDC.add_23_36_lut }
clb_pack LT_8_10 { ADC_VDC.cmd_rdadcbuf_i32_LC_8_10_0, ADC_VDC.cmd_rdadcbuf_i33_LC_8_10_1, ADC_VDC.add_23_36_lut_LC_8_10_2 }
set_location LT_8_10 8 10
ble_pack mux_128_Mux_2_i19_3_lut_LC_8_11_0 { mux_128_Mux_2_i19_3_lut }
ble_pack mux_128_Mux_1_i19_3_lut_LC_8_11_1 { mux_128_Mux_1_i19_3_lut }
ble_pack ADC_IAC.ADC_DATA_i5_LC_8_11_2 { ADC_IAC.i12868_3_lut_4_lut, ADC_IAC.ADC_DATA_i5 }
ble_pack ADC_IAC.ADC_DATA_i2_LC_8_11_3 { ADC_IAC.i12865_3_lut_4_lut, ADC_IAC.ADC_DATA_i2 }
ble_pack mux_130_Mux_5_i19_3_lut_LC_8_11_4 { mux_130_Mux_5_i19_3_lut }
ble_pack mux_130_Mux_5_i22_3_lut_LC_8_11_5 { mux_130_Mux_5_i22_3_lut }
ble_pack ADC_VAC.cmd_rdadctmp_i20_LC_8_11_6 { i12_4_lut_adj_231, ADC_VAC.cmd_rdadctmp_i20 }
ble_pack comm_cmd_i2_LC_8_11_7 { i11_4_lut_adj_183, comm_cmd_i2 }
clb_pack LT_8_11 { mux_128_Mux_2_i19_3_lut_LC_8_11_0, mux_128_Mux_1_i19_3_lut_LC_8_11_1, ADC_IAC.ADC_DATA_i5_LC_8_11_2, ADC_IAC.ADC_DATA_i2_LC_8_11_3, mux_130_Mux_5_i19_3_lut_LC_8_11_4, mux_130_Mux_5_i22_3_lut_LC_8_11_5, ADC_VAC.cmd_rdadctmp_i20_LC_8_11_6, comm_cmd_i2_LC_8_11_7 }
set_location LT_8_11 8 11
ble_pack SIG_DDS.dds_state_i0_LC_8_12_1 { SIG_DDS.i12268_4_lut, SIG_DDS.dds_state_i0 }
ble_pack comm_cmd_2__bdd_4_lut_19668_LC_8_12_3 { comm_cmd_2__bdd_4_lut_19668 }
ble_pack n22377_bdd_4_lut_LC_8_12_4 { n22377_bdd_4_lut }
clb_pack LT_8_12 { SIG_DDS.dds_state_i0_LC_8_12_1, comm_cmd_2__bdd_4_lut_19668_LC_8_12_3, n22377_bdd_4_lut_LC_8_12_4 }
set_location LT_8_12 8 12
ble_pack comm_buf_6__i1_LC_8_13_0 { i12_4_lut_adj_167, comm_buf_6__i1 }
ble_pack buf_dds1_i13_LC_8_13_2 { i13427_4_lut_4_lut, buf_dds1_i13 }
ble_pack buf_dds1_i5_LC_8_13_3 { i13451_4_lut_4_lut, buf_dds1_i5 }
ble_pack ADC_VAC.ADC_DATA_i10_LC_8_13_4 { ADC_VAC.i12896_3_lut_4_lut, ADC_VAC.ADC_DATA_i10 }
ble_pack ADC_VAC.ADC_DATA_i20_LC_8_13_5 { ADC_VAC.i12906_3_lut_4_lut, ADC_VAC.ADC_DATA_i20 }
ble_pack ADC_IAC.ADC_DATA_i14_LC_8_13_6 { ADC_IAC.i12877_3_lut_4_lut, ADC_IAC.ADC_DATA_i14 }
clb_pack LT_8_13 { comm_buf_6__i1_LC_8_13_0, buf_dds1_i13_LC_8_13_2, buf_dds1_i5_LC_8_13_3, ADC_VAC.ADC_DATA_i10_LC_8_13_4, ADC_VAC.ADC_DATA_i20_LC_8_13_5, ADC_IAC.ADC_DATA_i14_LC_8_13_6 }
set_location LT_8_13 8 13
ble_pack CLK_DDS.tmp_buf_i0_LC_8_14_0 { CLK_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, CLK_DDS.tmp_buf_i0 }
ble_pack CLK_DDS.tmp_buf_i1_LC_8_14_1 { CLK_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, CLK_DDS.tmp_buf_i1 }
ble_pack CLK_DDS.tmp_buf_i2_LC_8_14_2 { CLK_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, CLK_DDS.tmp_buf_i2 }
ble_pack CLK_DDS.tmp_buf_i3_LC_8_14_3 { CLK_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, CLK_DDS.tmp_buf_i3 }
ble_pack CLK_DDS.tmp_buf_i4_LC_8_14_4 { CLK_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, CLK_DDS.tmp_buf_i4 }
ble_pack CLK_DDS.tmp_buf_i5_LC_8_14_5 { CLK_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, CLK_DDS.tmp_buf_i5 }
ble_pack CLK_DDS.tmp_buf_i6_LC_8_14_6 { CLK_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, CLK_DDS.tmp_buf_i6 }
ble_pack CLK_DDS.tmp_buf_i7_LC_8_14_7 { CLK_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, CLK_DDS.tmp_buf_i7 }
clb_pack LT_8_14 { CLK_DDS.tmp_buf_i0_LC_8_14_0, CLK_DDS.tmp_buf_i1_LC_8_14_1, CLK_DDS.tmp_buf_i2_LC_8_14_2, CLK_DDS.tmp_buf_i3_LC_8_14_3, CLK_DDS.tmp_buf_i4_LC_8_14_4, CLK_DDS.tmp_buf_i5_LC_8_14_5, CLK_DDS.tmp_buf_i6_LC_8_14_6, CLK_DDS.tmp_buf_i7_LC_8_14_7 }
set_location LT_8_14 8 14
ble_pack ADC_VAC.ADC_DATA_i17_LC_8_15_0 { ADC_VAC.i12903_3_lut_4_lut, ADC_VAC.ADC_DATA_i17 }
ble_pack SIG_DDS.i4_4_lut_LC_8_15_1 { SIG_DDS.i4_4_lut }
ble_pack SIG_DDS.bit_cnt_i0_LC_8_15_2 { i13497_3_lut, SIG_DDS.bit_cnt_i0 }
ble_pack buf_dds1_i8_LC_8_15_3 { i13443_4_lut, buf_dds1_i8 }
ble_pack ADC_VAC.cmd_rdadctmp_i22_LC_8_15_4 { i12_4_lut_adj_260, ADC_VAC.cmd_rdadctmp_i22 }
ble_pack i2_3_lut_adj_292_LC_8_15_6 { i2_3_lut_adj_292 }
clb_pack LT_8_15 { ADC_VAC.ADC_DATA_i17_LC_8_15_0, SIG_DDS.i4_4_lut_LC_8_15_1, SIG_DDS.bit_cnt_i0_LC_8_15_2, buf_dds1_i8_LC_8_15_3, ADC_VAC.cmd_rdadctmp_i22_LC_8_15_4, i2_3_lut_adj_292_LC_8_15_6 }
set_location LT_8_15 8 15
ble_pack ADC_VAC.cmd_rdadctmp_i5_LC_8_16_1 { i12_4_lut_adj_171, ADC_VAC.cmd_rdadctmp_i5 }
ble_pack ADC_IAC.cmd_rdadctmp_i22_LC_8_16_2 { i12_4_lut_adj_73, ADC_IAC.cmd_rdadctmp_i22 }
ble_pack ADC_VAC.cmd_rdadctmp_i6_LC_8_16_3 { i12_4_lut_adj_191, ADC_VAC.cmd_rdadctmp_i6 }
ble_pack ADC_IAC.ADC_DATA_i22_LC_8_16_4 { ADC_IAC.i14640_3_lut_4_lut, ADC_IAC.ADC_DATA_i22 }
ble_pack ADC_IAC.cmd_rdadctmp_i23_LC_8_16_5 { i12_4_lut_adj_71, ADC_IAC.cmd_rdadctmp_i23 }
ble_pack SIG_DDS.i12572_3_lut_LC_8_16_6 { SIG_DDS.i12572_3_lut }
clb_pack LT_8_16 { ADC_VAC.cmd_rdadctmp_i5_LC_8_16_1, ADC_IAC.cmd_rdadctmp_i22_LC_8_16_2, ADC_VAC.cmd_rdadctmp_i6_LC_8_16_3, ADC_IAC.ADC_DATA_i22_LC_8_16_4, ADC_IAC.cmd_rdadctmp_i23_LC_8_16_5, SIG_DDS.i12572_3_lut_LC_8_16_6 }
set_location LT_8_16 8 16
ble_pack ADC_IAC.cmd_rdadctmp_i28_LC_8_17_2 { i12_4_lut_adj_68, ADC_IAC.cmd_rdadctmp_i28 }
ble_pack ADC_IAC.cmd_rdadctmp_i29_LC_8_17_3 { i12_4_lut_adj_106, ADC_IAC.cmd_rdadctmp_i29 }
ble_pack ADC_IAC.i1_4_lut_adj_3_LC_8_17_5 { ADC_IAC.i1_4_lut_adj_3 }
ble_pack ADC_IAC.i1_2_lut_LC_8_17_6 { ADC_IAC.i1_2_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i30_LC_8_17_7 { i12_4_lut_adj_116, ADC_IAC.cmd_rdadctmp_i30 }
clb_pack LT_8_17 { ADC_IAC.cmd_rdadctmp_i28_LC_8_17_2, ADC_IAC.cmd_rdadctmp_i29_LC_8_17_3, ADC_IAC.i1_4_lut_adj_3_LC_8_17_5, ADC_IAC.i1_2_lut_LC_8_17_6, ADC_IAC.cmd_rdadctmp_i30_LC_8_17_7 }
set_location LT_8_17 8 17
ble_pack ADC_IAC.cmd_rdadctmp_i19_LC_8_18_0 { i12_4_lut_adj_92, ADC_IAC.cmd_rdadctmp_i19 }
ble_pack ADC_IAC.cmd_rdadctmp_i1_LC_8_18_1 { i12_4_lut_adj_121, ADC_IAC.cmd_rdadctmp_i1 }
ble_pack ADC_IAC.cmd_rdadctmp_i2_LC_8_18_2 { i12_4_lut_adj_119, ADC_IAC.cmd_rdadctmp_i2 }
ble_pack ADC_IAC.cmd_rdadctmp_i0_LC_8_18_3 { i12_4_lut_adj_228, ADC_IAC.cmd_rdadctmp_i0 }
ble_pack ADC_IAC.cmd_rdadctmp_i20_LC_8_18_4 { i12_4_lut_adj_88, ADC_IAC.cmd_rdadctmp_i20 }
clb_pack LT_8_18 { ADC_IAC.cmd_rdadctmp_i19_LC_8_18_0, ADC_IAC.cmd_rdadctmp_i1_LC_8_18_1, ADC_IAC.cmd_rdadctmp_i2_LC_8_18_2, ADC_IAC.cmd_rdadctmp_i0_LC_8_18_3, ADC_IAC.cmd_rdadctmp_i20_LC_8_18_4 }
set_location LT_8_18 8 18
ble_pack ADC_IAC.SCLK_35_LC_8_19_4 { i1_4_lut_4_lut_adj_214, ADC_IAC.SCLK_35 }
ble_pack ADC_IAC.ADC_DATA_i17_LC_8_19_5 { ADC_IAC.i12880_3_lut_4_lut, ADC_IAC.ADC_DATA_i17 }
clb_pack LT_8_19 { ADC_IAC.SCLK_35_LC_8_19_4, ADC_IAC.ADC_DATA_i17_LC_8_19_5 }
set_location LT_8_19 8 19
ble_pack ADC_VDC.ADC_DATA_i16_LC_9_3_0 { i12_4_lut_adj_74, ADC_VDC.ADC_DATA_i16 }
ble_pack ADC_VDC.i7791_3_lut_4_lut_LC_9_3_4 { ADC_VDC.i7791_3_lut_4_lut }
ble_pack ADC_VDC.i1_4_lut_4_lut_adj_29_LC_9_3_5 { ADC_VDC.i1_4_lut_4_lut_adj_29 }
clb_pack LT_9_3 { ADC_VDC.ADC_DATA_i16_LC_9_3_0, ADC_VDC.i7791_3_lut_4_lut_LC_9_3_4, ADC_VDC.i1_4_lut_4_lut_adj_29_LC_9_3_5 }
set_location LT_9_3 9 3
ble_pack ADC_VDC.adc_state_i3_LC_9_4_3 { ADC_VDC.i1_4_lut_4_lut, ADC_VDC.adc_state_i3 }
clb_pack LT_9_4 { ADC_VDC.adc_state_i3_LC_9_4_3 }
set_location LT_9_4 9 4
ble_pack ADC_VDC.cmd_rdadctmp_i22_LC_9_5_0 { i12_4_lut_adj_115, ADC_VDC.cmd_rdadctmp_i22 }
ble_pack ADC_VDC.cmd_rdadctmp_i10_LC_9_5_2 { i12_4_lut_adj_145, ADC_VDC.cmd_rdadctmp_i10 }
ble_pack ADC_VDC.cmd_rdadctmp_i3_LC_9_5_3 { i12_4_lut_adj_164, ADC_VDC.cmd_rdadctmp_i3 }
ble_pack ADC_VDC.cmd_rdadctmp_i2_LC_9_5_4 { i12_4_lut_adj_166, ADC_VDC.cmd_rdadctmp_i2 }
ble_pack ADC_VDC.cmd_rdadctmp_i4_LC_9_5_5 { i12_4_lut_adj_163, ADC_VDC.cmd_rdadctmp_i4 }
ble_pack ADC_VDC.i1_4_lut_4_lut_4_lut_LC_9_5_6 { ADC_VDC.i1_4_lut_4_lut_4_lut }
ble_pack ADC_VDC.cmd_rdadctmp_i5_LC_9_5_7 { i12_4_lut_adj_162, ADC_VDC.cmd_rdadctmp_i5 }
clb_pack LT_9_5 { ADC_VDC.cmd_rdadctmp_i22_LC_9_5_0, ADC_VDC.cmd_rdadctmp_i10_LC_9_5_2, ADC_VDC.cmd_rdadctmp_i3_LC_9_5_3, ADC_VDC.cmd_rdadctmp_i2_LC_9_5_4, ADC_VDC.cmd_rdadctmp_i4_LC_9_5_5, ADC_VDC.i1_4_lut_4_lut_4_lut_LC_9_5_6, ADC_VDC.cmd_rdadctmp_i5_LC_9_5_7 }
set_location LT_9_5 9 5
ble_pack ADC_VDC.cmd_rdadctmp_i8_LC_9_6_0 { i12_4_lut_adj_152, ADC_VDC.cmd_rdadctmp_i8 }
ble_pack ADC_VDC.cmd_rdadctmp_i20_LC_9_6_1 { i12_4_lut_adj_122, ADC_VDC.cmd_rdadctmp_i20 }
ble_pack ADC_VDC.cmd_rdadctmp_i9_LC_9_6_2 { i12_4_lut_adj_147, ADC_VDC.cmd_rdadctmp_i9 }
ble_pack ADC_VDC.cmd_rdadctmp_i11_LC_9_6_3 { i12_4_lut_adj_143, ADC_VDC.cmd_rdadctmp_i11 }
ble_pack ADC_VDC.cmd_rdadctmp_i14_LC_9_6_4 { i12_4_lut_adj_135, ADC_VDC.cmd_rdadctmp_i14 }
ble_pack ADC_VDC.cmd_rdadctmp_i12_LC_9_6_5 { i12_4_lut_adj_138, ADC_VDC.cmd_rdadctmp_i12 }
ble_pack ADC_VDC.cmd_rdadctmp_i13_LC_9_6_6 { i12_4_lut_adj_137, ADC_VDC.cmd_rdadctmp_i13 }
ble_pack ADC_VDC.cmd_rdadctmp_i15_LC_9_6_7 { i12_4_lut_adj_134, ADC_VDC.cmd_rdadctmp_i15 }
clb_pack LT_9_6 { ADC_VDC.cmd_rdadctmp_i8_LC_9_6_0, ADC_VDC.cmd_rdadctmp_i20_LC_9_6_1, ADC_VDC.cmd_rdadctmp_i9_LC_9_6_2, ADC_VDC.cmd_rdadctmp_i11_LC_9_6_3, ADC_VDC.cmd_rdadctmp_i14_LC_9_6_4, ADC_VDC.cmd_rdadctmp_i12_LC_9_6_5, ADC_VDC.cmd_rdadctmp_i13_LC_9_6_6, ADC_VDC.cmd_rdadctmp_i15_LC_9_6_7 }
set_location LT_9_6 9 6
ble_pack ADC_VDC.i7_4_lut_LC_9_7_0 { ADC_VDC.i7_4_lut }
ble_pack ADC_VDC.ADC_DATA_i9_LC_9_7_1 { i12_4_lut_adj_90, ADC_VDC.ADC_DATA_i9 }
ble_pack ADC_VDC.ADC_DATA_i6_LC_9_7_2 { i12_4_lut_adj_96, ADC_VDC.ADC_DATA_i6 }
ble_pack ADC_VDC.ADC_DATA_i0_LC_9_7_3 { i12_4_lut_adj_216, ADC_VDC.ADC_DATA_i0 }
ble_pack n22473_bdd_4_lut_LC_9_7_4 { n22473_bdd_4_lut }
ble_pack mux_129_Mux_5_i16_3_lut_LC_9_7_5 { mux_129_Mux_5_i16_3_lut }
ble_pack ADC_VDC.i12698_2_lut_LC_9_7_7 { ADC_VDC.i12698_2_lut }
clb_pack LT_9_7 { ADC_VDC.i7_4_lut_LC_9_7_0, ADC_VDC.ADC_DATA_i9_LC_9_7_1, ADC_VDC.ADC_DATA_i6_LC_9_7_2, ADC_VDC.ADC_DATA_i0_LC_9_7_3, n22473_bdd_4_lut_LC_9_7_4, mux_129_Mux_5_i16_3_lut_LC_9_7_5, ADC_VDC.i12698_2_lut_LC_9_7_7 }
set_location LT_9_7 9 7
ble_pack ADC_VDC.ADC_DATA_i10_LC_9_8_0 { i12_4_lut_adj_89, ADC_VDC.ADC_DATA_i10 }
ble_pack ADC_VDC.ADC_DATA_i22_LC_9_8_2 { i12_4_lut_adj_64, ADC_VDC.ADC_DATA_i22 }
ble_pack ADC_VDC.ADC_DATA_i2_LC_9_8_3 { i12_4_lut_adj_107, ADC_VDC.ADC_DATA_i2 }
ble_pack ADC_VDC.ADC_DATA_i4_LC_9_8_4 { i12_4_lut_adj_102, ADC_VDC.ADC_DATA_i4 }
ble_pack ADC_VDC.ADC_DATA_i5_LC_9_8_5 { i12_4_lut_adj_98, ADC_VDC.ADC_DATA_i5 }
ble_pack ADC_VDC.ADC_DATA_i23_LC_9_8_6 { i12_4_lut_adj_62, ADC_VDC.ADC_DATA_i23 }
ble_pack ADC_VDC.cmd_rdadctmp_i21_LC_9_8_7 { i12_4_lut_adj_120, ADC_VDC.cmd_rdadctmp_i21 }
clb_pack LT_9_8 { ADC_VDC.ADC_DATA_i10_LC_9_8_0, ADC_VDC.ADC_DATA_i22_LC_9_8_2, ADC_VDC.ADC_DATA_i2_LC_9_8_3, ADC_VDC.ADC_DATA_i4_LC_9_8_4, ADC_VDC.ADC_DATA_i5_LC_9_8_5, ADC_VDC.ADC_DATA_i23_LC_9_8_6, ADC_VDC.cmd_rdadctmp_i21_LC_9_8_7 }
set_location LT_9_8 9 8
ble_pack ADC_VDC.cmd_rdadcbuf_i34_LC_9_9_0 { ADC_VDC.adc_state_3__I_0_58_Mux_34_i15_4_lut, ADC_VDC.cmd_rdadcbuf_i34 }
ble_pack ADC_VDC.i9_4_lut_LC_9_9_2 { ADC_VDC.i9_4_lut }
ble_pack ADC_VDC.i11_3_lut_LC_9_9_3 { ADC_VDC.i11_3_lut }
ble_pack ADC_VDC.i1_3_lut_LC_9_9_4 { ADC_VDC.i1_3_lut }
ble_pack ADC_VDC.i1_3_lut_4_lut_LC_9_9_5 { ADC_VDC.i1_3_lut_4_lut }
clb_pack LT_9_9 { ADC_VDC.cmd_rdadcbuf_i34_LC_9_9_0, ADC_VDC.i9_4_lut_LC_9_9_2, ADC_VDC.i11_3_lut_LC_9_9_3, ADC_VDC.i1_3_lut_LC_9_9_4, ADC_VDC.i1_3_lut_4_lut_LC_9_9_5 }
set_location LT_9_9 9 9
ble_pack comm_cmd_0__bdd_4_lut_19823_LC_9_10_0 { comm_cmd_0__bdd_4_lut_19823 }
ble_pack n22575_bdd_4_lut_LC_9_10_1 { n22575_bdd_4_lut }
ble_pack buf_cfgRTD_i0_LC_9_10_2 { i12782_3_lut, buf_cfgRTD_i0 }
ble_pack i2_2_lut_3_lut_LC_9_10_3 { i2_2_lut_3_lut }
ble_pack i1_4_lut_adj_279_LC_9_10_4 { i1_4_lut_adj_279 }
ble_pack buf_cfgRTD_i3_LC_9_10_5 { i12829_3_lut_4_lut, buf_cfgRTD_i3 }
ble_pack i36_4_lut_4_lut_LC_9_10_6 { i36_4_lut_4_lut }
ble_pack comm_cmd_0__bdd_4_lut_19809_LC_9_10_7 { comm_cmd_0__bdd_4_lut_19809 }
clb_pack LT_9_10 { comm_cmd_0__bdd_4_lut_19823_LC_9_10_0, n22575_bdd_4_lut_LC_9_10_1, buf_cfgRTD_i0_LC_9_10_2, i2_2_lut_3_lut_LC_9_10_3, i1_4_lut_adj_279_LC_9_10_4, buf_cfgRTD_i3_LC_9_10_5, i36_4_lut_4_lut_LC_9_10_6, comm_cmd_0__bdd_4_lut_19809_LC_9_10_7 }
set_location LT_9_10 9 10
ble_pack data_idxvec_i0_LC_9_11_0 { add_126_2_lut, data_idxvec_i0, add_126_2 }
ble_pack data_idxvec_i1_LC_9_11_1 { add_126_3_lut, data_idxvec_i1, add_126_3 }
ble_pack data_idxvec_i2_LC_9_11_2 { add_126_4_lut, data_idxvec_i2, add_126_4 }
ble_pack data_idxvec_i3_LC_9_11_3 { add_126_5_lut, data_idxvec_i3, add_126_5 }
ble_pack data_idxvec_i4_LC_9_11_4 { add_126_6_lut, data_idxvec_i4, add_126_6 }
ble_pack data_idxvec_i5_LC_9_11_5 { add_126_7_lut, data_idxvec_i5, add_126_7 }
ble_pack data_idxvec_i6_LC_9_11_6 { add_126_8_lut, data_idxvec_i6, add_126_8 }
ble_pack data_idxvec_i7_LC_9_11_7 { add_126_9_lut, data_idxvec_i7, add_126_9 }
clb_pack LT_9_11 { data_idxvec_i0_LC_9_11_0, data_idxvec_i1_LC_9_11_1, data_idxvec_i2_LC_9_11_2, data_idxvec_i3_LC_9_11_3, data_idxvec_i4_LC_9_11_4, data_idxvec_i5_LC_9_11_5, data_idxvec_i6_LC_9_11_6, data_idxvec_i7_LC_9_11_7 }
set_location LT_9_11 9 11
ble_pack data_idxvec_i8_LC_9_12_0 { add_126_10_lut, data_idxvec_i8, add_126_10 }
ble_pack data_idxvec_i9_LC_9_12_1 { add_126_11_lut, data_idxvec_i9, add_126_11 }
ble_pack data_idxvec_i10_LC_9_12_2 { add_126_12_lut, data_idxvec_i10, add_126_12 }
ble_pack data_idxvec_i11_LC_9_12_3 { add_126_13_lut, data_idxvec_i11, add_126_13 }
ble_pack data_idxvec_i12_LC_9_12_4 { add_126_14_lut, data_idxvec_i12, add_126_14 }
ble_pack data_idxvec_i13_LC_9_12_5 { add_126_15_lut, data_idxvec_i13, add_126_15 }
ble_pack data_idxvec_i14_LC_9_12_6 { add_126_16_lut, data_idxvec_i14, add_126_16 }
ble_pack data_idxvec_i15_LC_9_12_7 { add_126_17_lut, data_idxvec_i15 }
clb_pack LT_9_12 { data_idxvec_i8_LC_9_12_0, data_idxvec_i9_LC_9_12_1, data_idxvec_i10_LC_9_12_2, data_idxvec_i11_LC_9_12_3, data_idxvec_i12_LC_9_12_4, data_idxvec_i13_LC_9_12_5, data_idxvec_i14_LC_9_12_6, data_idxvec_i15_LC_9_12_7 }
set_location LT_9_12 9 12
ble_pack ADC_VAC.ADC_DATA_i19_LC_9_13_0 { ADC_VAC.i12905_3_lut_4_lut, ADC_VAC.ADC_DATA_i19 }
ble_pack i15_4_lut_adj_295_LC_9_13_1 { i15_4_lut_adj_295 }
ble_pack i15461_2_lut_3_lut_LC_9_13_2 { i15461_2_lut_3_lut }
ble_pack n22509_bdd_4_lut_LC_9_13_4 { n22509_bdd_4_lut }
ble_pack buf_device_acadc_i7_LC_9_13_5 { i14642_3_lut_4_lut, buf_device_acadc_i7 }
ble_pack ADC_VAC.cmd_rdadctmp_i19_LC_9_13_6 { i12_4_lut_adj_259, ADC_VAC.cmd_rdadctmp_i19 }
ble_pack buf_device_acadc_i2_LC_9_13_7 { i12820_3_lut_4_lut, buf_device_acadc_i2 }
clb_pack LT_9_13 { ADC_VAC.ADC_DATA_i19_LC_9_13_0, i15_4_lut_adj_295_LC_9_13_1, i15461_2_lut_3_lut_LC_9_13_2, n22509_bdd_4_lut_LC_9_13_4, buf_device_acadc_i7_LC_9_13_5, ADC_VAC.cmd_rdadctmp_i19_LC_9_13_6, buf_device_acadc_i2_LC_9_13_7 }
set_location LT_9_13 9 13
ble_pack i15228_2_lut_LC_9_14_0 { i15228_2_lut }
ble_pack buf_dds1_i2_LC_9_14_1 { i1_4_lut_adj_206, buf_dds1_i2 }
ble_pack mux_128_Mux_3_i26_3_lut_LC_9_14_2 { mux_128_Mux_3_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19760_LC_9_14_3 { comm_cmd_1__bdd_4_lut_19760 }
ble_pack buf_dds0_i2_LC_9_14_4 { i12806_3_lut, buf_dds0_i2 }
ble_pack mux_129_Mux_2_i16_3_lut_LC_9_14_6 { mux_129_Mux_2_i16_3_lut }
ble_pack i18607_3_lut_LC_9_14_7 { i18607_3_lut }
clb_pack LT_9_14 { i15228_2_lut_LC_9_14_0, buf_dds1_i2_LC_9_14_1, mux_128_Mux_3_i26_3_lut_LC_9_14_2, comm_cmd_1__bdd_4_lut_19760_LC_9_14_3, buf_dds0_i2_LC_9_14_4, mux_129_Mux_2_i16_3_lut_LC_9_14_6, i18607_3_lut_LC_9_14_7 }
set_location LT_9_14 9 14
ble_pack ADC_VAC.ADC_DATA_i8_LC_9_15_0 { ADC_VAC.i12894_3_lut_4_lut, ADC_VAC.ADC_DATA_i8 }
ble_pack ADC_VAC.cmd_rdadctmp_i25_LC_9_15_1 { i12_4_lut_adj_176, ADC_VAC.cmd_rdadctmp_i25 }
ble_pack ADC_VAC.cmd_rdadctmp_i23_LC_9_15_2 { i12_4_lut_adj_220, ADC_VAC.cmd_rdadctmp_i23 }
ble_pack acadc_rst_327_LC_9_15_3 { i12785_3_lut, acadc_rst_327 }
ble_pack ADC_VAC.cmd_rdadctmp_i24_LC_9_15_4 { i12_4_lut_adj_202, ADC_VAC.cmd_rdadctmp_i24 }
ble_pack buf_dds0_i9_LC_9_15_5 { i12813_3_lut_4_lut, buf_dds0_i9 }
ble_pack ADC_VAC.ADC_DATA_i14_LC_9_15_6 { ADC_VAC.i12900_3_lut_4_lut, ADC_VAC.ADC_DATA_i14 }
ble_pack ADC_VAC.ADC_DATA_i15_LC_9_15_7 { ADC_VAC.i12901_3_lut_4_lut, ADC_VAC.ADC_DATA_i15 }
clb_pack LT_9_15 { ADC_VAC.ADC_DATA_i8_LC_9_15_0, ADC_VAC.cmd_rdadctmp_i25_LC_9_15_1, ADC_VAC.cmd_rdadctmp_i23_LC_9_15_2, acadc_rst_327_LC_9_15_3, ADC_VAC.cmd_rdadctmp_i24_LC_9_15_4, buf_dds0_i9_LC_9_15_5, ADC_VAC.ADC_DATA_i14_LC_9_15_6, ADC_VAC.ADC_DATA_i15_LC_9_15_7 }
set_location LT_9_15 9 15
ble_pack i1_4_lut_adj_293_LC_9_16_0 { i1_4_lut_adj_293 }
ble_pack buf_dds1_i11_LC_9_16_2 { i13434_4_lut, buf_dds1_i11 }
ble_pack ADC_IAC.cmd_rdadctmp_i16_LC_9_16_4 { i12_4_lut_adj_97, ADC_IAC.cmd_rdadctmp_i16 }
ble_pack buf_device_acadc_i6_LC_9_16_6 { i12824_3_lut_4_lut, buf_device_acadc_i6 }
ble_pack buf_dds0_i10_LC_9_16_7 { i12814_3_lut_4_lut, buf_dds0_i10 }
clb_pack LT_9_16 { i1_4_lut_adj_293_LC_9_16_0, buf_dds1_i11_LC_9_16_2, ADC_IAC.cmd_rdadctmp_i16_LC_9_16_4, buf_device_acadc_i6_LC_9_16_6, buf_dds0_i10_LC_9_16_7 }
set_location LT_9_16 9 16
ble_pack ADC_IAC.ADC_DATA_i19_LC_9_17_0 { ADC_IAC.i12882_3_lut_4_lut, ADC_IAC.ADC_DATA_i19 }
ble_pack ADC_IAC.cmd_rdadctmp_i17_LC_9_17_2 { i12_4_lut_adj_94, ADC_IAC.cmd_rdadctmp_i17 }
ble_pack buf_device_acadc_i4_LC_9_17_3 { i12822_3_lut_4_lut, buf_device_acadc_i4 }
ble_pack eis_start_329_LC_9_17_4 { i12787_3_lut, eis_start_329 }
ble_pack comm_cmd_0__bdd_4_lut_19842_LC_9_17_5 { comm_cmd_0__bdd_4_lut_19842 }
ble_pack n22605_bdd_4_lut_LC_9_17_6 { n22605_bdd_4_lut }
ble_pack ADC_IAC.cmd_rdadctmp_i18_LC_9_17_7 { i12_4_lut_adj_93, ADC_IAC.cmd_rdadctmp_i18 }
clb_pack LT_9_17 { ADC_IAC.ADC_DATA_i19_LC_9_17_0, ADC_IAC.cmd_rdadctmp_i17_LC_9_17_2, buf_device_acadc_i4_LC_9_17_3, eis_start_329_LC_9_17_4, comm_cmd_0__bdd_4_lut_19842_LC_9_17_5, n22605_bdd_4_lut_LC_9_17_6, ADC_IAC.cmd_rdadctmp_i18_LC_9_17_7 }
set_location LT_9_17 9 17
ble_pack ADC_IAC.cmd_rdadctmp_i27_LC_9_18_0 { i12_4_lut_adj_48, ADC_IAC.cmd_rdadctmp_i27 }
ble_pack ADC_IAC.ADC_DATA_i11_LC_9_18_1 { ADC_IAC.i12874_3_lut_4_lut, ADC_IAC.ADC_DATA_i11 }
ble_pack ADC_IAC.cmd_rdadctmp_i25_LC_9_18_3 { i12_4_lut_adj_51, ADC_IAC.cmd_rdadctmp_i25 }
ble_pack ADC_IAC.ADC_DATA_i16_LC_9_18_4 { ADC_IAC.i12879_3_lut_4_lut, ADC_IAC.ADC_DATA_i16 }
ble_pack ADC_IAC.cmd_rdadctmp_i24_LC_9_18_5 { i12_4_lut_adj_54, ADC_IAC.cmd_rdadctmp_i24 }
ble_pack ADC_IAC.cmd_rdadctmp_i31_LC_9_18_7 { i12_4_lut_adj_124, ADC_IAC.cmd_rdadctmp_i31 }
clb_pack LT_9_18 { ADC_IAC.cmd_rdadctmp_i27_LC_9_18_0, ADC_IAC.ADC_DATA_i11_LC_9_18_1, ADC_IAC.cmd_rdadctmp_i25_LC_9_18_3, ADC_IAC.ADC_DATA_i16_LC_9_18_4, ADC_IAC.cmd_rdadctmp_i24_LC_9_18_5, ADC_IAC.cmd_rdadctmp_i31_LC_9_18_7 }
set_location LT_9_18 9 18
ble_pack ADC_VDC.i16257_3_lut_LC_10_4_1 { ADC_VDC.i16257_3_lut }
ble_pack ADC_VDC.adc_state_i1_LC_10_4_2 { ADC_VDC.i16259_4_lut, ADC_VDC.adc_state_i1 }
ble_pack ADC_VDC.i19425_4_lut_LC_10_4_3 { ADC_VDC.i19425_4_lut }
ble_pack ADC_VDC.i39_3_lut_4_lut_LC_10_4_5 { ADC_VDC.i39_3_lut_4_lut }
ble_pack ADC_VDC.i19428_4_lut_LC_10_4_6 { ADC_VDC.i19428_4_lut }
ble_pack ADC_VDC.i18466_2_lut_3_lut_LC_10_4_7 { ADC_VDC.i18466_2_lut_3_lut }
clb_pack LT_10_4 { ADC_VDC.i16257_3_lut_LC_10_4_1, ADC_VDC.adc_state_i1_LC_10_4_2, ADC_VDC.i19425_4_lut_LC_10_4_3, ADC_VDC.i39_3_lut_4_lut_LC_10_4_5, ADC_VDC.i19428_4_lut_LC_10_4_6, ADC_VDC.i18466_2_lut_3_lut_LC_10_4_7 }
set_location LT_10_4 10 4
ble_pack buf_control_i7_LC_10_5_4 { THERMOSTAT_I_0_1_lut, buf_control_i7 }
clb_pack LT_10_5 { buf_control_i7_LC_10_5_4 }
set_location LT_10_5 10 5
ble_pack ADC_VDC.avg_cnt_i0_LC_10_6_0 { ADC_VDC.add_24_2_lut, ADC_VDC.avg_cnt_i0, ADC_VDC.add_24_2 }
ble_pack ADC_VDC.avg_cnt_i1_LC_10_6_1 { ADC_VDC.add_24_3_lut, ADC_VDC.avg_cnt_i1, ADC_VDC.add_24_3 }
ble_pack ADC_VDC.avg_cnt_i2_LC_10_6_2 { ADC_VDC.add_24_4_lut, ADC_VDC.avg_cnt_i2, ADC_VDC.add_24_4 }
ble_pack ADC_VDC.avg_cnt_i3_LC_10_6_3 { ADC_VDC.add_24_5_lut, ADC_VDC.avg_cnt_i3, ADC_VDC.add_24_5 }
ble_pack ADC_VDC.avg_cnt_i4_LC_10_6_4 { ADC_VDC.add_24_6_lut, ADC_VDC.avg_cnt_i4, ADC_VDC.add_24_6 }
ble_pack ADC_VDC.avg_cnt_i5_LC_10_6_5 { ADC_VDC.add_24_7_lut, ADC_VDC.avg_cnt_i5, ADC_VDC.add_24_7 }
ble_pack ADC_VDC.avg_cnt_i6_LC_10_6_6 { ADC_VDC.add_24_8_lut, ADC_VDC.avg_cnt_i6, ADC_VDC.add_24_8 }
ble_pack ADC_VDC.avg_cnt_i7_LC_10_6_7 { ADC_VDC.add_24_9_lut, ADC_VDC.avg_cnt_i7, ADC_VDC.add_24_9 }
clb_pack LT_10_6 { ADC_VDC.avg_cnt_i0_LC_10_6_0, ADC_VDC.avg_cnt_i1_LC_10_6_1, ADC_VDC.avg_cnt_i2_LC_10_6_2, ADC_VDC.avg_cnt_i3_LC_10_6_3, ADC_VDC.avg_cnt_i4_LC_10_6_4, ADC_VDC.avg_cnt_i5_LC_10_6_5, ADC_VDC.avg_cnt_i6_LC_10_6_6, ADC_VDC.avg_cnt_i7_LC_10_6_7 }
set_location LT_10_6 10 6
ble_pack ADC_VDC.avg_cnt_i8_LC_10_7_0 { ADC_VDC.add_24_10_lut, ADC_VDC.avg_cnt_i8, ADC_VDC.add_24_10 }
ble_pack ADC_VDC.avg_cnt_i9_LC_10_7_1 { ADC_VDC.add_24_11_lut, ADC_VDC.avg_cnt_i9, ADC_VDC.add_24_11 }
ble_pack ADC_VDC.avg_cnt_i10_LC_10_7_2 { ADC_VDC.add_24_12_lut, ADC_VDC.avg_cnt_i10, ADC_VDC.add_24_12 }
ble_pack ADC_VDC.avg_cnt_i11_LC_10_7_3 { ADC_VDC.add_24_13_lut, ADC_VDC.avg_cnt_i11 }
clb_pack LT_10_7 { ADC_VDC.avg_cnt_i8_LC_10_7_0, ADC_VDC.avg_cnt_i9_LC_10_7_1, ADC_VDC.avg_cnt_i10_LC_10_7_2, ADC_VDC.avg_cnt_i11_LC_10_7_3 }
set_location LT_10_7 10 7
ble_pack ADC_VDC.ADC_DATA_i12_LC_10_8_0 { i12_4_lut_adj_85, ADC_VDC.ADC_DATA_i12 }
ble_pack ADC_VDC.ADC_DATA_i7_LC_10_8_1 { i12_4_lut_adj_95, ADC_VDC.ADC_DATA_i7 }
ble_pack mux_128_Mux_5_i23_3_lut_LC_10_8_2 { mux_128_Mux_5_i23_3_lut }
ble_pack ADC_VDC.i1_3_lut_4_lut_adj_35_LC_10_8_3 { ADC_VDC.i1_3_lut_4_lut_adj_35 }
ble_pack ADC_VDC.ADC_DATA_i15_LC_10_8_4 { i12_4_lut_adj_76, ADC_VDC.ADC_DATA_i15 }
ble_pack ADC_VDC.ADC_DATA_i14_LC_10_8_5 { i12_4_lut_adj_82, ADC_VDC.ADC_DATA_i14 }
ble_pack ADC_VDC.ADC_DATA_i11_LC_10_8_6 { i12_4_lut_adj_87, ADC_VDC.ADC_DATA_i11 }
clb_pack LT_10_8 { ADC_VDC.ADC_DATA_i12_LC_10_8_0, ADC_VDC.ADC_DATA_i7_LC_10_8_1, mux_128_Mux_5_i23_3_lut_LC_10_8_2, ADC_VDC.i1_3_lut_4_lut_adj_35_LC_10_8_3, ADC_VDC.ADC_DATA_i15_LC_10_8_4, ADC_VDC.ADC_DATA_i14_LC_10_8_5, ADC_VDC.ADC_DATA_i11_LC_10_8_6 }
set_location LT_10_8 10 8
ble_pack mux_128_Mux_7_i23_3_lut_LC_10_9_0 { mux_128_Mux_7_i23_3_lut }
ble_pack CLK_DDS.SCLK_27_LC_10_9_1 { i12795_3_lut_4_lut, CLK_DDS.SCLK_27 }
ble_pack comm_cmd_0__bdd_4_lut_19833_LC_10_9_2 { comm_cmd_0__bdd_4_lut_19833 }
ble_pack n22593_bdd_4_lut_LC_10_9_3 { n22593_bdd_4_lut }
ble_pack buf_cfgRTD_i6_LC_10_9_5 { i12832_3_lut_4_lut, buf_cfgRTD_i6 }
ble_pack buf_cfgRTD_i7_LC_10_9_6 { i12833_3_lut_4_lut, buf_cfgRTD_i7 }
ble_pack i1_4_lut_adj_60_LC_10_9_7 { i1_4_lut_adj_60 }
clb_pack LT_10_9 { mux_128_Mux_7_i23_3_lut_LC_10_9_0, CLK_DDS.SCLK_27_LC_10_9_1, comm_cmd_0__bdd_4_lut_19833_LC_10_9_2, n22593_bdd_4_lut_LC_10_9_3, buf_cfgRTD_i6_LC_10_9_5, buf_cfgRTD_i7_LC_10_9_6, i1_4_lut_adj_60_LC_10_9_7 }
set_location LT_10_9 10 9
ble_pack i1_2_lut_adj_59_LC_10_10_0 { i1_2_lut_adj_59 }
ble_pack ADC_VAC.ADC_DATA_i13_LC_10_10_1 { ADC_VAC.i12899_3_lut_4_lut, ADC_VAC.ADC_DATA_i13 }
ble_pack i1_2_lut_adj_307_LC_10_10_2 { i1_2_lut_adj_307 }
ble_pack ADC_VAC.ADC_DATA_i11_LC_10_10_4 { ADC_VAC.i12897_3_lut_4_lut, ADC_VAC.ADC_DATA_i11 }
ble_pack buf_cfgRTD_i4_LC_10_10_5 { i12830_3_lut_4_lut, buf_cfgRTD_i4 }
ble_pack mux_128_Mux_5_i19_3_lut_LC_10_10_6 { mux_128_Mux_5_i19_3_lut }
ble_pack mux_128_Mux_5_i17_3_lut_LC_10_10_7 { mux_128_Mux_5_i17_3_lut }
clb_pack LT_10_10 { i1_2_lut_adj_59_LC_10_10_0, ADC_VAC.ADC_DATA_i13_LC_10_10_1, i1_2_lut_adj_307_LC_10_10_2, ADC_VAC.ADC_DATA_i11_LC_10_10_4, buf_cfgRTD_i4_LC_10_10_5, mux_128_Mux_5_i19_3_lut_LC_10_10_6, mux_128_Mux_5_i17_3_lut_LC_10_10_7 }
set_location LT_10_10 10 10
ble_pack mux_129_Mux_2_i19_3_lut_LC_10_11_0 { mux_129_Mux_2_i19_3_lut }
ble_pack mux_130_Mux_0_i19_3_lut_LC_10_11_1 { mux_130_Mux_0_i19_3_lut }
ble_pack mux_130_Mux_0_i22_3_lut_LC_10_11_2 { mux_130_Mux_0_i22_3_lut }
ble_pack comm_cmd_i0_LC_10_11_3 { i11_4_lut_adj_242, comm_cmd_i0 }
ble_pack comm_cmd_1__bdd_4_lut_19701_LC_10_11_4 { comm_cmd_1__bdd_4_lut_19701 }
ble_pack mux_129_Mux_5_i19_3_lut_LC_10_11_5 { mux_129_Mux_5_i19_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19653_LC_10_11_6 { comm_cmd_1__bdd_4_lut_19653 }
ble_pack i2_4_lut_adj_261_LC_10_11_7 { i2_4_lut_adj_261 }
clb_pack LT_10_11 { mux_129_Mux_2_i19_3_lut_LC_10_11_0, mux_130_Mux_0_i19_3_lut_LC_10_11_1, mux_130_Mux_0_i22_3_lut_LC_10_11_2, comm_cmd_i0_LC_10_11_3, comm_cmd_1__bdd_4_lut_19701_LC_10_11_4, mux_129_Mux_5_i19_3_lut_LC_10_11_5, comm_cmd_1__bdd_4_lut_19653_LC_10_11_6, i2_4_lut_adj_261_LC_10_11_7 }
set_location LT_10_11 10 11
ble_pack ADC_VAC.cmd_rdadctmp_i21_LC_10_12_0 { i12_4_lut_adj_238, ADC_VAC.cmd_rdadctmp_i21 }
ble_pack comm_cmd_6__I_0_368_i8_2_lut_LC_10_12_1 { comm_cmd_6__I_0_368_i8_2_lut }
ble_pack eis_stop_328_LC_10_12_2 { i12786_3_lut, eis_stop_328 }
ble_pack mux_129_Mux_4_i19_3_lut_LC_10_12_3 { mux_129_Mux_4_i19_3_lut }
ble_pack ADC_VAC.ADC_DATA_i12_LC_10_12_5 { ADC_VAC.i12898_3_lut_4_lut, ADC_VAC.ADC_DATA_i12 }
ble_pack buf_dds1_i12_LC_10_12_6 { i13431_4_lut, buf_dds1_i12 }
clb_pack LT_10_12 { ADC_VAC.cmd_rdadctmp_i21_LC_10_12_0, comm_cmd_6__I_0_368_i8_2_lut_LC_10_12_1, eis_stop_328_LC_10_12_2, mux_129_Mux_4_i19_3_lut_LC_10_12_3, ADC_VAC.ADC_DATA_i12_LC_10_12_5, buf_dds1_i12_LC_10_12_6 }
set_location LT_10_12 10 12
ble_pack comm_cmd_0__bdd_4_lut_19658_LC_10_13_0 { comm_cmd_0__bdd_4_lut_19658 }
ble_pack i3_4_lut_4_lut_LC_10_13_1 { i3_4_lut_4_lut }
ble_pack i1564638_i1_3_lut_LC_10_13_2 { i1564638_i1_3_lut }
ble_pack mux_128_Mux_7_i26_3_lut_LC_10_13_3 { mux_128_Mux_7_i26_3_lut }
ble_pack i18597_4_lut_LC_10_13_4 { i18597_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19799_LC_10_13_5 { comm_cmd_2__bdd_4_lut_19799 }
ble_pack mux_129_Mux_7_i19_3_lut_LC_10_13_6 { mux_129_Mux_7_i19_3_lut }
ble_pack i18596_4_lut_LC_10_13_7 { i18596_4_lut }
clb_pack LT_10_13 { comm_cmd_0__bdd_4_lut_19658_LC_10_13_0, i3_4_lut_4_lut_LC_10_13_1, i1564638_i1_3_lut_LC_10_13_2, mux_128_Mux_7_i26_3_lut_LC_10_13_3, i18597_4_lut_LC_10_13_4, comm_cmd_2__bdd_4_lut_19799_LC_10_13_5, mux_129_Mux_7_i19_3_lut_LC_10_13_6, i18596_4_lut_LC_10_13_7 }
set_location LT_10_13 10 13
ble_pack n22371_bdd_4_lut_LC_10_14_0 { n22371_bdd_4_lut }
ble_pack i18_3_lut_LC_10_14_1 { i18_3_lut }
ble_pack acadc_trig_300_LC_10_14_2 { i12_4_lut_adj_210, acadc_trig_300 }
ble_pack i1_2_lut_adj_209_LC_10_14_3 { i1_2_lut_adj_209 }
ble_pack i15227_2_lut_3_lut_LC_10_14_4 { i15227_2_lut_3_lut }
ble_pack i2_3_lut_adj_269_LC_10_14_5 { i2_3_lut_adj_269 }
ble_pack i1_4_lut_4_lut_adj_286_LC_10_14_6 { i1_4_lut_4_lut_adj_286 }
ble_pack eis_end_299_LC_10_14_7 { i12797_4_lut_4_lut, eis_end_299 }
clb_pack LT_10_14 { n22371_bdd_4_lut_LC_10_14_0, i18_3_lut_LC_10_14_1, acadc_trig_300_LC_10_14_2, i1_2_lut_adj_209_LC_10_14_3, i15227_2_lut_3_lut_LC_10_14_4, i2_3_lut_adj_269_LC_10_14_5, i1_4_lut_4_lut_adj_286_LC_10_14_6, eis_end_299_LC_10_14_7 }
set_location LT_10_14 10 14
ble_pack eis_state_1__bdd_4_lut_19731_4_lut_LC_10_15_0 { eis_state_1__bdd_4_lut_19731_4_lut }
ble_pack i19465_3_lut_4_lut_LC_10_15_1 { i19465_3_lut_4_lut }
ble_pack i24_4_lut_LC_10_15_2 { i24_4_lut }
ble_pack i19423_3_lut_LC_10_15_3 { i19423_3_lut }
ble_pack i2_4_lut_4_lut_adj_270_LC_10_15_4 { i2_4_lut_4_lut_adj_270 }
ble_pack i15247_2_lut_3_lut_LC_10_15_5 { i15247_2_lut_3_lut }
ble_pack eis_state_2__I_0_371_Mux_1_i2_4_lut_LC_10_15_6 { eis_state_2__I_0_371_Mux_1_i2_4_lut }
ble_pack eis_state_i1_LC_10_15_7 { n22437_bdd_4_lut, eis_state_i1 }
clb_pack LT_10_15 { eis_state_1__bdd_4_lut_19731_4_lut_LC_10_15_0, i19465_3_lut_4_lut_LC_10_15_1, i24_4_lut_LC_10_15_2, i19423_3_lut_LC_10_15_3, i2_4_lut_4_lut_adj_270_LC_10_15_4, i15247_2_lut_3_lut_LC_10_15_5, eis_state_2__I_0_371_Mux_1_i2_4_lut_LC_10_15_6, eis_state_i1_LC_10_15_7 }
set_location LT_10_15 10 15
ble_pack ADC_IAC.ADC_DATA_i15_LC_10_16_1 { ADC_IAC.i12878_3_lut_4_lut, ADC_IAC.ADC_DATA_i15 }
ble_pack acadc_skipCount_i9_LC_10_16_2 { i12842_3_lut_4_lut, acadc_skipCount_i9 }
ble_pack buf_dds0_i12_LC_10_16_4 { i12816_3_lut_4_lut, buf_dds0_i12 }
ble_pack buf_device_acadc_i8_LC_10_16_5 { i12826_3_lut_4_lut, buf_device_acadc_i8 }
ble_pack acadc_skipCount_i15_LC_10_16_6 { i12848_3_lut_4_lut, acadc_skipCount_i15 }
ble_pack ADC_IAC.ADC_DATA_i21_LC_10_16_7 { ADC_IAC.i12884_3_lut_4_lut, ADC_IAC.ADC_DATA_i21 }
clb_pack LT_10_16 { ADC_IAC.ADC_DATA_i15_LC_10_16_1, acadc_skipCount_i9_LC_10_16_2, buf_dds0_i12_LC_10_16_4, buf_device_acadc_i8_LC_10_16_5, acadc_skipCount_i15_LC_10_16_6, ADC_IAC.ADC_DATA_i21_LC_10_16_7 }
set_location LT_10_16 10 16
ble_pack ADC_IAC.ADC_DATA_i20_LC_10_17_0 { ADC_IAC.i12883_3_lut_4_lut, ADC_IAC.ADC_DATA_i20 }
ble_pack buf_device_acadc_i3_LC_10_17_2 { i12821_3_lut_4_lut, buf_device_acadc_i3 }
ble_pack ADC_IAC.ADC_DATA_i12_LC_10_17_3 { ADC_IAC.i12875_3_lut_4_lut, ADC_IAC.ADC_DATA_i12 }
ble_pack buf_dds0_i11_LC_10_17_5 { i12815_3_lut_4_lut, buf_dds0_i11 }
ble_pack acadc_skipCount_i8_LC_10_17_7 { i12841_3_lut_4_lut, acadc_skipCount_i8 }
clb_pack LT_10_17 { ADC_IAC.ADC_DATA_i20_LC_10_17_0, buf_device_acadc_i3_LC_10_17_2, ADC_IAC.ADC_DATA_i12_LC_10_17_3, buf_dds0_i11_LC_10_17_5, acadc_skipCount_i8_LC_10_17_7 }
set_location LT_10_17 10 17
ble_pack ADC_IAC.cmd_rdadctmp_i26_LC_10_18_3 { i12_4_lut_adj_50, ADC_IAC.cmd_rdadctmp_i26 }
ble_pack ADC_IAC.cmd_rdadctmp_i21_LC_10_18_6 { i12_4_lut_adj_86, ADC_IAC.cmd_rdadctmp_i21 }
ble_pack ADC_IAC.ADC_DATA_i23_LC_10_18_7 { ADC_IAC.i12886_3_lut_4_lut, ADC_IAC.ADC_DATA_i23 }
clb_pack LT_10_18 { ADC_IAC.cmd_rdadctmp_i26_LC_10_18_3, ADC_IAC.cmd_rdadctmp_i21_LC_10_18_6, ADC_IAC.ADC_DATA_i23_LC_10_18_7 }
set_location LT_10_18 10 18
ble_pack ADC_VDC.adc_state_i2_LC_11_3_0 { ADC_VDC.i12091_2_lut_3_lut, ADC_VDC.adc_state_i2 }
clb_pack LT_11_3 { ADC_VDC.adc_state_i2_LC_11_3_0 }
set_location LT_11_3 11 3
ble_pack ADC_VDC.i19237_4_lut_LC_11_4_0 { ADC_VDC.i19237_4_lut }
ble_pack ADC_VDC.i19248_4_lut_LC_11_4_1 { ADC_VDC.i19248_4_lut }
ble_pack ADC_VDC.n22587_bdd_4_lut_4_lut_LC_11_4_2 { ADC_VDC.n22587_bdd_4_lut_4_lut }
ble_pack ADC_VDC.i1_3_lut_4_lut_adj_34_LC_11_4_3 { ADC_VDC.i1_3_lut_4_lut_adj_34 }
ble_pack ADC_VDC.i24_3_lut_4_lut_LC_11_4_4 { ADC_VDC.i24_3_lut_4_lut }
ble_pack ADC_VDC.i1_2_lut_LC_11_4_5 { ADC_VDC.i1_2_lut }
ble_pack ADC_VDC.i16264_3_lut_LC_11_4_6 { ADC_VDC.i16264_3_lut }
ble_pack ADC_VDC.i1_4_lut_adj_32_LC_11_4_7 { ADC_VDC.i1_4_lut_adj_32 }
clb_pack LT_11_4 { ADC_VDC.i19237_4_lut_LC_11_4_0, ADC_VDC.i19248_4_lut_LC_11_4_1, ADC_VDC.n22587_bdd_4_lut_4_lut_LC_11_4_2, ADC_VDC.i1_3_lut_4_lut_adj_34_LC_11_4_3, ADC_VDC.i24_3_lut_4_lut_LC_11_4_4, ADC_VDC.i1_2_lut_LC_11_4_5, ADC_VDC.i16264_3_lut_LC_11_4_6, ADC_VDC.i1_4_lut_adj_32_LC_11_4_7 }
set_location LT_11_4 11 4
ble_pack ADC_VDC.ADC_DATA_i8_LC_11_5_0 { i12_4_lut_adj_91, ADC_VDC.ADC_DATA_i8 }
ble_pack ADC_VDC.ADC_DATA_i13_LC_11_5_1 { i12_4_lut_adj_84, ADC_VDC.ADC_DATA_i13 }
ble_pack ADC_VDC.ADC_DATA_i19_LC_11_5_2 { i12_4_lut_adj_69, ADC_VDC.ADC_DATA_i19 }
ble_pack ADC_VDC.ADC_DATA_i17_LC_11_5_3 { i12_4_lut_adj_72, ADC_VDC.ADC_DATA_i17 }
ble_pack ADC_VDC.ADC_DATA_i21_LC_11_5_4 { i12_4_lut_adj_66, ADC_VDC.ADC_DATA_i21 }
ble_pack ADC_VDC.ADC_DATA_i20_LC_11_5_5 { i12_4_lut_adj_67, ADC_VDC.ADC_DATA_i20 }
ble_pack mux_129_Mux_4_i16_3_lut_LC_11_5_6 { mux_129_Mux_4_i16_3_lut }
ble_pack ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_11_5_7 { ADC_VDC.adc_state_1__bdd_4_lut_4_lut }
clb_pack LT_11_5 { ADC_VDC.ADC_DATA_i8_LC_11_5_0, ADC_VDC.ADC_DATA_i13_LC_11_5_1, ADC_VDC.ADC_DATA_i19_LC_11_5_2, ADC_VDC.ADC_DATA_i17_LC_11_5_3, ADC_VDC.ADC_DATA_i21_LC_11_5_4, ADC_VDC.ADC_DATA_i20_LC_11_5_5, mux_129_Mux_4_i16_3_lut_LC_11_5_6, ADC_VDC.adc_state_1__bdd_4_lut_4_lut_LC_11_5_7 }
set_location LT_11_5 11 5
ble_pack ADC_VDC.i3_4_lut_adj_30_LC_11_6_1 { ADC_VDC.i3_4_lut_adj_30 }
ble_pack ADC_VDC.cmd_rdadctmp_i23_LC_11_6_2 { ADC_VDC.adc_state_3__I_0_57_Mux_23_i6_4_lut, ADC_VDC.cmd_rdadctmp_i23 }
ble_pack ADC_VDC.i8_4_lut_LC_11_6_3 { ADC_VDC.i8_4_lut }
ble_pack CLK_DDS.i19393_4_lut_LC_11_6_4 { CLK_DDS.i19393_4_lut }
ble_pack CLK_DDS.i23_4_lut_LC_11_6_5 { CLK_DDS.i23_4_lut }
ble_pack CLK_DDS.i19409_4_lut_LC_11_6_6 { CLK_DDS.i19409_4_lut }
clb_pack LT_11_6 { ADC_VDC.i3_4_lut_adj_30_LC_11_6_1, ADC_VDC.cmd_rdadctmp_i23_LC_11_6_2, ADC_VDC.i8_4_lut_LC_11_6_3, CLK_DDS.i19393_4_lut_LC_11_6_4, CLK_DDS.i23_4_lut_LC_11_6_5, CLK_DDS.i19409_4_lut_LC_11_6_6 }
set_location LT_11_6 11 6
ble_pack secclk_cnt_3765_3766__i1_LC_11_7_0 { secclk_cnt_3765_3766_add_4_2_lut, secclk_cnt_3765_3766__i1, secclk_cnt_3765_3766_add_4_2 }
ble_pack secclk_cnt_3765_3766__i2_LC_11_7_1 { secclk_cnt_3765_3766_add_4_3_lut, secclk_cnt_3765_3766__i2, secclk_cnt_3765_3766_add_4_3 }
ble_pack secclk_cnt_3765_3766__i3_LC_11_7_2 { secclk_cnt_3765_3766_add_4_4_lut, secclk_cnt_3765_3766__i3, secclk_cnt_3765_3766_add_4_4 }
ble_pack secclk_cnt_3765_3766__i4_LC_11_7_3 { secclk_cnt_3765_3766_add_4_5_lut, secclk_cnt_3765_3766__i4, secclk_cnt_3765_3766_add_4_5 }
ble_pack secclk_cnt_3765_3766__i5_LC_11_7_4 { secclk_cnt_3765_3766_add_4_6_lut, secclk_cnt_3765_3766__i5, secclk_cnt_3765_3766_add_4_6 }
ble_pack secclk_cnt_3765_3766__i6_LC_11_7_5 { secclk_cnt_3765_3766_add_4_7_lut, secclk_cnt_3765_3766__i6, secclk_cnt_3765_3766_add_4_7 }
ble_pack secclk_cnt_3765_3766__i7_LC_11_7_6 { secclk_cnt_3765_3766_add_4_8_lut, secclk_cnt_3765_3766__i7, secclk_cnt_3765_3766_add_4_8 }
ble_pack secclk_cnt_3765_3766__i8_LC_11_7_7 { secclk_cnt_3765_3766_add_4_9_lut, secclk_cnt_3765_3766__i8, secclk_cnt_3765_3766_add_4_9 }
clb_pack LT_11_7 { secclk_cnt_3765_3766__i1_LC_11_7_0, secclk_cnt_3765_3766__i2_LC_11_7_1, secclk_cnt_3765_3766__i3_LC_11_7_2, secclk_cnt_3765_3766__i4_LC_11_7_3, secclk_cnt_3765_3766__i5_LC_11_7_4, secclk_cnt_3765_3766__i6_LC_11_7_5, secclk_cnt_3765_3766__i7_LC_11_7_6, secclk_cnt_3765_3766__i8_LC_11_7_7 }
set_location LT_11_7 11 7
ble_pack secclk_cnt_3765_3766__i9_LC_11_8_0 { secclk_cnt_3765_3766_add_4_10_lut, secclk_cnt_3765_3766__i9, secclk_cnt_3765_3766_add_4_10 }
ble_pack secclk_cnt_3765_3766__i10_LC_11_8_1 { secclk_cnt_3765_3766_add_4_11_lut, secclk_cnt_3765_3766__i10, secclk_cnt_3765_3766_add_4_11 }
ble_pack secclk_cnt_3765_3766__i11_LC_11_8_2 { secclk_cnt_3765_3766_add_4_12_lut, secclk_cnt_3765_3766__i11, secclk_cnt_3765_3766_add_4_12 }
ble_pack secclk_cnt_3765_3766__i12_LC_11_8_3 { secclk_cnt_3765_3766_add_4_13_lut, secclk_cnt_3765_3766__i12, secclk_cnt_3765_3766_add_4_13 }
ble_pack secclk_cnt_3765_3766__i13_LC_11_8_4 { secclk_cnt_3765_3766_add_4_14_lut, secclk_cnt_3765_3766__i13, secclk_cnt_3765_3766_add_4_14 }
ble_pack secclk_cnt_3765_3766__i14_LC_11_8_5 { secclk_cnt_3765_3766_add_4_15_lut, secclk_cnt_3765_3766__i14, secclk_cnt_3765_3766_add_4_15 }
ble_pack secclk_cnt_3765_3766__i15_LC_11_8_6 { secclk_cnt_3765_3766_add_4_16_lut, secclk_cnt_3765_3766__i15, secclk_cnt_3765_3766_add_4_16 }
ble_pack secclk_cnt_3765_3766__i16_LC_11_8_7 { secclk_cnt_3765_3766_add_4_17_lut, secclk_cnt_3765_3766__i16, secclk_cnt_3765_3766_add_4_17 }
clb_pack LT_11_8 { secclk_cnt_3765_3766__i9_LC_11_8_0, secclk_cnt_3765_3766__i10_LC_11_8_1, secclk_cnt_3765_3766__i11_LC_11_8_2, secclk_cnt_3765_3766__i12_LC_11_8_3, secclk_cnt_3765_3766__i13_LC_11_8_4, secclk_cnt_3765_3766__i14_LC_11_8_5, secclk_cnt_3765_3766__i15_LC_11_8_6, secclk_cnt_3765_3766__i16_LC_11_8_7 }
set_location LT_11_8 11 8
ble_pack secclk_cnt_3765_3766__i17_LC_11_9_0 { secclk_cnt_3765_3766_add_4_18_lut, secclk_cnt_3765_3766__i17, secclk_cnt_3765_3766_add_4_18 }
ble_pack secclk_cnt_3765_3766__i18_LC_11_9_1 { secclk_cnt_3765_3766_add_4_19_lut, secclk_cnt_3765_3766__i18, secclk_cnt_3765_3766_add_4_19 }
ble_pack secclk_cnt_3765_3766__i19_LC_11_9_2 { secclk_cnt_3765_3766_add_4_20_lut, secclk_cnt_3765_3766__i19, secclk_cnt_3765_3766_add_4_20 }
ble_pack secclk_cnt_3765_3766__i20_LC_11_9_3 { secclk_cnt_3765_3766_add_4_21_lut, secclk_cnt_3765_3766__i20, secclk_cnt_3765_3766_add_4_21 }
ble_pack secclk_cnt_3765_3766__i21_LC_11_9_4 { secclk_cnt_3765_3766_add_4_22_lut, secclk_cnt_3765_3766__i21, secclk_cnt_3765_3766_add_4_22 }
ble_pack secclk_cnt_3765_3766__i22_LC_11_9_5 { secclk_cnt_3765_3766_add_4_23_lut, secclk_cnt_3765_3766__i22, secclk_cnt_3765_3766_add_4_23 }
ble_pack secclk_cnt_3765_3766__i23_LC_11_9_6 { secclk_cnt_3765_3766_add_4_24_lut, secclk_cnt_3765_3766__i23 }
clb_pack LT_11_9 { secclk_cnt_3765_3766__i17_LC_11_9_0, secclk_cnt_3765_3766__i18_LC_11_9_1, secclk_cnt_3765_3766__i19_LC_11_9_2, secclk_cnt_3765_3766__i20_LC_11_9_3, secclk_cnt_3765_3766__i21_LC_11_9_4, secclk_cnt_3765_3766__i22_LC_11_9_5, secclk_cnt_3765_3766__i23_LC_11_9_6 }
set_location LT_11_9 11 9
ble_pack i6_4_lut_adj_201_LC_11_10_0 { i6_4_lut_adj_201 }
ble_pack i6751_2_lut_LC_11_10_1 { i6751_2_lut }
ble_pack acadc_skipCount_i11_LC_11_10_2 { i12844_3_lut_4_lut, acadc_skipCount_i11 }
ble_pack acadc_skipCount_i14_LC_11_10_3 { i14643_3_lut_4_lut, acadc_skipCount_i14 }
ble_pack req_data_cnt_i8_LC_11_10_4 { i12856_3_lut, req_data_cnt_i8 }
ble_pack req_data_cnt_i14_LC_11_10_5 { i12862_3_lut, req_data_cnt_i14 }
ble_pack i18602_4_lut_LC_11_10_6 { i18602_4_lut }
ble_pack mux_128_Mux_2_i17_3_lut_LC_11_10_7 { mux_128_Mux_2_i17_3_lut }
clb_pack LT_11_10 { i6_4_lut_adj_201_LC_11_10_0, i6751_2_lut_LC_11_10_1, acadc_skipCount_i11_LC_11_10_2, acadc_skipCount_i14_LC_11_10_3, req_data_cnt_i8_LC_11_10_4, req_data_cnt_i14_LC_11_10_5, i18602_4_lut_LC_11_10_6, mux_128_Mux_2_i17_3_lut_LC_11_10_7 }
set_location LT_11_10 11 10
ble_pack i1_2_lut_3_lut_adj_310_LC_11_11_0 { i1_2_lut_3_lut_adj_310 }
ble_pack n22401_bdd_4_lut_LC_11_11_1 { n22401_bdd_4_lut }
ble_pack buf_dds0_i15_LC_11_11_2 { i12819_3_lut_4_lut, buf_dds0_i15 }
ble_pack i1_3_lut_adj_278_LC_11_11_3 { i1_3_lut_adj_278 }
ble_pack i1_4_lut_adj_276_LC_11_11_4 { i1_4_lut_adj_276 }
ble_pack buf_device_acadc_i5_LC_11_11_5 { i12823_3_lut_4_lut, buf_device_acadc_i5 }
ble_pack mux_130_Mux_5_i30_3_lut_LC_11_11_6 { mux_130_Mux_5_i30_3_lut }
ble_pack i1_2_lut_3_lut_adj_53_LC_11_11_7 { i1_2_lut_3_lut_adj_53 }
clb_pack LT_11_11 { i1_2_lut_3_lut_adj_310_LC_11_11_0, n22401_bdd_4_lut_LC_11_11_1, buf_dds0_i15_LC_11_11_2, i1_3_lut_adj_278_LC_11_11_3, i1_4_lut_adj_276_LC_11_11_4, buf_device_acadc_i5_LC_11_11_5, mux_130_Mux_5_i30_3_lut_LC_11_11_6, i1_2_lut_3_lut_adj_53_LC_11_11_7 }
set_location LT_11_11 11 11
ble_pack mux_129_Mux_4_i26_3_lut_LC_11_12_0 { mux_129_Mux_4_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19706_LC_11_12_1 { comm_cmd_1__bdd_4_lut_19706 }
ble_pack n22443_bdd_4_lut_LC_11_12_2 { n22443_bdd_4_lut }
ble_pack i1569462_i1_3_lut_LC_11_12_3 { i1569462_i1_3_lut }
ble_pack comm_buf_1__i4_LC_11_12_4 { i11751_3_lut, comm_buf_1__i4 }
ble_pack comm_cmd_1__bdd_4_lut_19736_LC_11_12_5 { comm_cmd_1__bdd_4_lut_19736 }
ble_pack n22467_bdd_4_lut_LC_11_12_6 { n22467_bdd_4_lut }
clb_pack LT_11_12 { mux_129_Mux_4_i26_3_lut_LC_11_12_0, comm_cmd_1__bdd_4_lut_19706_LC_11_12_1, n22443_bdd_4_lut_LC_11_12_2, i1569462_i1_3_lut_LC_11_12_3, comm_buf_1__i4_LC_11_12_4, comm_cmd_1__bdd_4_lut_19736_LC_11_12_5, n22467_bdd_4_lut_LC_11_12_6 }
set_location LT_11_12 11 12
ble_pack comm_cmd_0__bdd_4_lut_19726_LC_11_13_0 { comm_cmd_0__bdd_4_lut_19726 }
ble_pack n22395_bdd_4_lut_LC_11_13_1 { n22395_bdd_4_lut }
ble_pack i3_4_lut_adj_155_LC_11_13_2 { i3_4_lut_adj_155 }
ble_pack comm_cmd_0__bdd_4_lut_LC_11_13_3 { comm_cmd_0__bdd_4_lut }
ble_pack n22635_bdd_4_lut_LC_11_13_4 { n22635_bdd_4_lut }
ble_pack req_data_cnt_i13_LC_11_13_5 { i12861_3_lut, req_data_cnt_i13 }
ble_pack req_data_cnt_i6_LC_11_13_6 { i12854_3_lut, req_data_cnt_i6 }
ble_pack req_data_cnt_i0_LC_11_13_7 { i12784_3_lut, req_data_cnt_i0 }
clb_pack LT_11_13 { comm_cmd_0__bdd_4_lut_19726_LC_11_13_0, n22395_bdd_4_lut_LC_11_13_1, i3_4_lut_adj_155_LC_11_13_2, comm_cmd_0__bdd_4_lut_LC_11_13_3, n22635_bdd_4_lut_LC_11_13_4, req_data_cnt_i13_LC_11_13_5, req_data_cnt_i6_LC_11_13_6, req_data_cnt_i0_LC_11_13_7 }
set_location LT_11_13 11 13
ble_pack eis_state_2__I_0_371_Mux_0_i2_4_lut_4_lut_LC_11_14_0 { eis_state_2__I_0_371_Mux_0_i2_4_lut_4_lut }
ble_pack eis_state_i0_LC_11_14_1 { n22479_bdd_4_lut_4_lut, eis_state_i0 }
ble_pack i19138_2_lut_4_lut_LC_11_14_2 { i19138_2_lut_4_lut }
ble_pack eis_state_1__bdd_4_lut_LC_11_14_3 { eis_state_1__bdd_4_lut }
ble_pack i29_4_lut_LC_11_14_4 { i29_4_lut }
ble_pack eis_state_i2_LC_11_14_5 { i28_4_lut, eis_state_i2 }
ble_pack i1_2_lut_4_lut_4_lut_LC_11_14_6 { i1_2_lut_4_lut_4_lut }
clb_pack LT_11_14 { eis_state_2__I_0_371_Mux_0_i2_4_lut_4_lut_LC_11_14_0, eis_state_i0_LC_11_14_1, i19138_2_lut_4_lut_LC_11_14_2, eis_state_1__bdd_4_lut_LC_11_14_3, i29_4_lut_LC_11_14_4, eis_state_i2_LC_11_14_5, i1_2_lut_4_lut_4_lut_LC_11_14_6 }
set_location LT_11_14 11 14
ble_pack mux_129_Mux_1_i16_3_lut_LC_11_15_0 { mux_129_Mux_1_i16_3_lut }
ble_pack mux_128_Mux_2_i16_3_lut_LC_11_15_1 { mux_128_Mux_2_i16_3_lut }
ble_pack buf_dds1_i15_LC_11_15_3 { i13422_4_lut, buf_dds1_i15 }
ble_pack buf_dds1_i10_LC_11_15_4 { i13437_4_lut, buf_dds1_i10 }
ble_pack i1_2_lut_4_lut_adj_161_LC_11_15_5 { i1_2_lut_4_lut_adj_161 }
ble_pack data_index_i6_LC_11_15_6 { comm_state_3__I_0_354_Mux_6_i15_4_lut_data_index_i6_REP_LUT4_0, data_index_i6 }
ble_pack buf_dds0_i1_LC_11_15_7 { i12805_3_lut, buf_dds0_i1 }
clb_pack LT_11_15 { mux_129_Mux_1_i16_3_lut_LC_11_15_0, mux_128_Mux_2_i16_3_lut_LC_11_15_1, buf_dds1_i15_LC_11_15_3, buf_dds1_i10_LC_11_15_4, i1_2_lut_4_lut_adj_161_LC_11_15_5, data_index_i6_LC_11_15_6, buf_dds0_i1_LC_11_15_7 }
set_location LT_11_15 11 15
ble_pack i8_4_lut_LC_11_16_0 { i8_4_lut }
ble_pack i12382_2_lut_LC_11_16_2 { i12382_2_lut }
ble_pack i3_4_lut_LC_11_16_4 { i3_4_lut }
ble_pack EIS_SYNCCLK_I_0_1_lut_LC_11_16_6 { EIS_SYNCCLK_I_0_1_lut }
ble_pack buf_dds0_i14_LC_11_16_7 { i12818_3_lut_4_lut, buf_dds0_i14 }
clb_pack LT_11_16 { i8_4_lut_LC_11_16_0, i12382_2_lut_LC_11_16_2, i3_4_lut_LC_11_16_4, EIS_SYNCCLK_I_0_1_lut_LC_11_16_6, buf_dds0_i14_LC_11_16_7 }
set_location LT_11_16 11 16
ble_pack SIG_DDS.tmp_buf_i10_LC_11_17_0 { SIG_DDS.dds_state_2__I_0_34_Mux_10_i7_4_lut, SIG_DDS.tmp_buf_i10 }
ble_pack SIG_DDS.tmp_buf_i11_LC_11_17_1 { SIG_DDS.dds_state_2__I_0_34_Mux_11_i7_4_lut, SIG_DDS.tmp_buf_i11 }
ble_pack SIG_DDS.tmp_buf_i12_LC_11_17_2 { SIG_DDS.dds_state_2__I_0_34_Mux_12_i7_4_lut, SIG_DDS.tmp_buf_i12 }
ble_pack SIG_DDS.tmp_buf_i13_LC_11_17_3 { SIG_DDS.dds_state_2__I_0_34_Mux_13_i7_4_lut, SIG_DDS.tmp_buf_i13 }
ble_pack SIG_DDS.tmp_buf_i14_LC_11_17_4 { SIG_DDS.dds_state_2__I_0_34_Mux_14_i7_4_lut, SIG_DDS.tmp_buf_i14 }
ble_pack SIG_DDS.tmp_buf_i15_LC_11_17_5 { SIG_DDS.dds_state_2__I_0_34_Mux_15_i7_4_lut, SIG_DDS.tmp_buf_i15 }
ble_pack SIG_DDS.tmp_buf_i9_LC_11_17_6 { SIG_DDS.dds_state_2__I_0_34_Mux_9_i7_4_lut, SIG_DDS.tmp_buf_i9 }
ble_pack SIG_DDS.tmp_buf_i8_LC_11_17_7 { SIG_DDS.dds_state_2__I_0_34_Mux_8_i7_4_lut, SIG_DDS.tmp_buf_i8 }
clb_pack LT_11_17 { SIG_DDS.tmp_buf_i10_LC_11_17_0, SIG_DDS.tmp_buf_i11_LC_11_17_1, SIG_DDS.tmp_buf_i12_LC_11_17_2, SIG_DDS.tmp_buf_i13_LC_11_17_3, SIG_DDS.tmp_buf_i14_LC_11_17_4, SIG_DDS.tmp_buf_i15_LC_11_17_5, SIG_DDS.tmp_buf_i9_LC_11_17_6, SIG_DDS.tmp_buf_i8_LC_11_17_7 }
set_location LT_11_17 11 17
ble_pack SIG_DDS.tmp_buf_i0_LC_11_18_0 { SIG_DDS.dds_state_2__I_0_34_Mux_0_i7_4_lut, SIG_DDS.tmp_buf_i0 }
ble_pack SIG_DDS.tmp_buf_i1_LC_11_18_1 { SIG_DDS.dds_state_2__I_0_34_Mux_1_i7_4_lut, SIG_DDS.tmp_buf_i1 }
ble_pack SIG_DDS.tmp_buf_i2_LC_11_18_2 { SIG_DDS.dds_state_2__I_0_34_Mux_2_i7_4_lut, SIG_DDS.tmp_buf_i2 }
ble_pack SIG_DDS.tmp_buf_i3_LC_11_18_4 { SIG_DDS.dds_state_2__I_0_34_Mux_3_i7_4_lut, SIG_DDS.tmp_buf_i3 }
ble_pack SIG_DDS.tmp_buf_i4_LC_11_18_5 { SIG_DDS.dds_state_2__I_0_34_Mux_4_i7_4_lut, SIG_DDS.tmp_buf_i4 }
ble_pack SIG_DDS.tmp_buf_i5_LC_11_18_6 { SIG_DDS.dds_state_2__I_0_34_Mux_5_i7_4_lut, SIG_DDS.tmp_buf_i5 }
ble_pack SIG_DDS.tmp_buf_i6_LC_11_18_7 { SIG_DDS.dds_state_2__I_0_34_Mux_6_i7_4_lut, SIG_DDS.tmp_buf_i6 }
clb_pack LT_11_18 { SIG_DDS.tmp_buf_i0_LC_11_18_0, SIG_DDS.tmp_buf_i1_LC_11_18_1, SIG_DDS.tmp_buf_i2_LC_11_18_2, SIG_DDS.tmp_buf_i3_LC_11_18_4, SIG_DDS.tmp_buf_i4_LC_11_18_5, SIG_DDS.tmp_buf_i5_LC_11_18_6, SIG_DDS.tmp_buf_i6_LC_11_18_7 }
set_location LT_11_18 11 18
ble_pack comm_spi.data_rx_i0_12301_12302_set_LC_12_3_1 { comm_spi.i12289_3_lut_comm_spi.data_rx_i0_12301_12302_set_REP_LUT4_0, comm_spi.data_rx_i0_12301_12302_set }
clb_pack LT_12_3 { comm_spi.data_rx_i0_12301_12302_set_LC_12_3_1 }
set_location LT_12_3 12 3
ble_pack ADC_VDC.adc_state_i0_LC_12_4_2 { ADC_VDC.i1_4_lut_4_lut_adj_31, ADC_VDC.adc_state_i0 }
ble_pack ADC_VDC.i2_3_lut_adj_28_LC_12_4_3 { ADC_VDC.i2_3_lut_adj_28 }
ble_pack ADC_VDC.i19461_3_lut_LC_12_4_4 { ADC_VDC.i19461_3_lut }
ble_pack ADC_VDC.i1_2_lut_adj_27_LC_12_4_7 { ADC_VDC.i1_2_lut_adj_27 }
clb_pack LT_12_4 { ADC_VDC.adc_state_i0_LC_12_4_2, ADC_VDC.i2_3_lut_adj_28_LC_12_4_3, ADC_VDC.i19461_3_lut_LC_12_4_4, ADC_VDC.i1_2_lut_adj_27_LC_12_4_7 }
set_location LT_12_4 12 4
ble_pack ADC_VDC.i1_3_lut_3_lut_4_lut_LC_12_5_0 { ADC_VDC.i1_3_lut_3_lut_4_lut }
ble_pack ADC_VDC.i1_4_lut_adj_33_LC_12_5_2 { ADC_VDC.i1_4_lut_adj_33 }
clb_pack LT_12_5 { ADC_VDC.i1_3_lut_3_lut_4_lut_LC_12_5_0, ADC_VDC.i1_4_lut_adj_33_LC_12_5_2 }
set_location LT_12_5 12 5
ble_pack ADC_VDC.i2_3_lut_LC_12_6_0 { ADC_VDC.i2_3_lut }
ble_pack ADC_VDC.i1_2_lut_4_lut_LC_12_6_1 { ADC_VDC.i1_2_lut_4_lut }
ble_pack ADC_VDC.i3_4_lut_LC_12_6_2 { ADC_VDC.i3_4_lut }
ble_pack ADC_VDC.i18458_2_lut_LC_12_6_3 { ADC_VDC.i18458_2_lut }
ble_pack ADC_VDC.ADC_DATA_i1_LC_12_6_4 { i12_4_lut_adj_112, ADC_VDC.ADC_DATA_i1 }
ble_pack ADC_VDC.i18476_2_lut_LC_12_6_5 { ADC_VDC.i18476_2_lut }
ble_pack ADC_VDC.i18484_2_lut_LC_12_6_6 { ADC_VDC.i18484_2_lut }
ble_pack ADC_VDC.i1_4_lut_LC_12_6_7 { ADC_VDC.i1_4_lut }
clb_pack LT_12_6 { ADC_VDC.i2_3_lut_LC_12_6_0, ADC_VDC.i1_2_lut_4_lut_LC_12_6_1, ADC_VDC.i3_4_lut_LC_12_6_2, ADC_VDC.i18458_2_lut_LC_12_6_3, ADC_VDC.ADC_DATA_i1_LC_12_6_4, ADC_VDC.i18476_2_lut_LC_12_6_5, ADC_VDC.i18484_2_lut_LC_12_6_6, ADC_VDC.i1_4_lut_LC_12_6_7 }
set_location LT_12_6 12 6
ble_pack comm_spi.data_tx_i6_12325_12326_reset_LC_12_7_0 { comm_spi.i12323_3_lut_comm_spi.data_tx_i6_12325_12326_reset_REP_LUT4_0, comm_spi.data_tx_i6_12325_12326_reset }
clb_pack LT_12_7 { comm_spi.data_tx_i6_12325_12326_reset_LC_12_7_0 }
set_location LT_12_7 12 7
ble_pack i15_4_lut_adj_203_LC_12_8_0 { i15_4_lut_adj_203 }
ble_pack i7_4_lut_adj_204_LC_12_8_1 { i7_4_lut_adj_204 }
ble_pack mux_128_Mux_4_i19_3_lut_LC_12_8_2 { mux_128_Mux_4_i19_3_lut }
ble_pack i11_4_lut_adj_200_LC_12_8_3 { i11_4_lut_adj_200 }
ble_pack i10_4_lut_adj_199_LC_12_8_4 { i10_4_lut_adj_199 }
ble_pack i15472_2_lut_3_lut_LC_12_8_6 { i15472_2_lut_3_lut }
clb_pack LT_12_8 { i15_4_lut_adj_203_LC_12_8_0, i7_4_lut_adj_204_LC_12_8_1, mux_128_Mux_4_i19_3_lut_LC_12_8_2, i11_4_lut_adj_200_LC_12_8_3, i10_4_lut_adj_199_LC_12_8_4, i15472_2_lut_3_lut_LC_12_8_6 }
set_location LT_12_8 12 8
ble_pack i14_4_lut_adj_158_LC_12_9_0 { i14_4_lut_adj_158 }
ble_pack req_data_cnt_i10_LC_12_9_1 { i12858_3_lut, req_data_cnt_i10 }
ble_pack req_data_cnt_i11_LC_12_9_2 { i12859_3_lut, req_data_cnt_i11 }
ble_pack req_data_cnt_i15_LC_12_9_3 { i12863_3_lut, req_data_cnt_i15 }
ble_pack req_data_cnt_i7_LC_12_9_4 { i12855_3_lut, req_data_cnt_i7 }
ble_pack mux_130_Mux_3_i30_3_lut_LC_12_9_5 { mux_130_Mux_3_i30_3_lut }
ble_pack i7_4_lut_adj_149_LC_12_9_7 { i7_4_lut_adj_149 }
clb_pack LT_12_9 { i14_4_lut_adj_158_LC_12_9_0, req_data_cnt_i10_LC_12_9_1, req_data_cnt_i11_LC_12_9_2, req_data_cnt_i15_LC_12_9_3, req_data_cnt_i7_LC_12_9_4, mux_130_Mux_3_i30_3_lut_LC_12_9_5, i7_4_lut_adj_149_LC_12_9_7 }
set_location LT_12_9 12 9
ble_pack buf_cfgRTD_i5_LC_12_10_0 { i12831_3_lut_4_lut, buf_cfgRTD_i5 }
ble_pack req_data_cnt_i5_LC_12_10_1 { i12853_3_lut, req_data_cnt_i5 }
ble_pack i15471_2_lut_3_lut_LC_12_10_3 { i15471_2_lut_3_lut }
ble_pack req_data_cnt_i3_LC_12_10_4 { i12851_3_lut, req_data_cnt_i3 }
ble_pack buf_dds0_i4_LC_12_10_5 { i12808_3_lut_4_lut, buf_dds0_i4 }
ble_pack i14639_3_lut_LC_12_10_6 { i14639_3_lut }
ble_pack i7_4_lut_LC_12_10_7 { i7_4_lut }
clb_pack LT_12_10 { buf_cfgRTD_i5_LC_12_10_0, req_data_cnt_i5_LC_12_10_1, i15471_2_lut_3_lut_LC_12_10_3, req_data_cnt_i3_LC_12_10_4, buf_dds0_i4_LC_12_10_5, i14639_3_lut_LC_12_10_6, i7_4_lut_LC_12_10_7 }
set_location LT_12_10 12 10
ble_pack req_data_cnt_i4_LC_12_11_0 { i12852_3_lut, req_data_cnt_i4 }
ble_pack mux_130_Mux_1_i19_3_lut_LC_12_11_1 { mux_130_Mux_1_i19_3_lut }
ble_pack mux_128_Mux_4_i17_3_lut_LC_12_11_2 { mux_128_Mux_4_i17_3_lut }
ble_pack comm_cmd_i4_LC_12_11_3 { i11_4_lut_adj_178, comm_cmd_i4 }
ble_pack i4_4_lut_adj_153_LC_12_11_4 { i4_4_lut_adj_153 }
ble_pack comm_cmd_i5_LC_12_11_5 { i12_4_lut_adj_177, comm_cmd_i5 }
ble_pack i2_3_lut_LC_12_11_6 { i2_3_lut }
ble_pack i1_2_lut_LC_12_11_7 { i1_2_lut }
clb_pack LT_12_11 { req_data_cnt_i4_LC_12_11_0, mux_130_Mux_1_i19_3_lut_LC_12_11_1, mux_128_Mux_4_i17_3_lut_LC_12_11_2, comm_cmd_i4_LC_12_11_3, i4_4_lut_adj_153_LC_12_11_4, comm_cmd_i5_LC_12_11_5, i2_3_lut_LC_12_11_6, i1_2_lut_LC_12_11_7 }
set_location LT_12_11 12 11
ble_pack n22365_bdd_4_lut_LC_12_12_1 { n22365_bdd_4_lut }
ble_pack mux_129_Mux_5_i26_3_lut_LC_12_12_2 { mux_129_Mux_5_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19711_LC_12_12_3 { comm_cmd_1__bdd_4_lut_19711 }
ble_pack n22449_bdd_4_lut_LC_12_12_4 { n22449_bdd_4_lut }
ble_pack i1570065_i1_3_lut_LC_12_12_5 { i1570065_i1_3_lut }
ble_pack comm_buf_1__i5_LC_12_12_6 { i11747_3_lut, comm_buf_1__i5 }
clb_pack LT_12_12 { n22365_bdd_4_lut_LC_12_12_1, mux_129_Mux_5_i26_3_lut_LC_12_12_2, comm_cmd_1__bdd_4_lut_19711_LC_12_12_3, n22449_bdd_4_lut_LC_12_12_4, i1570065_i1_3_lut_LC_12_12_5, comm_buf_1__i5_LC_12_12_6 }
set_location LT_12_12 12 12
ble_pack equal_188_i9_2_lut_3_lut_LC_12_13_0 { equal_188_i9_2_lut_3_lut }
ble_pack i18603_4_lut_LC_12_13_1 { i18603_4_lut }
ble_pack mux_128_Mux_3_i23_3_lut_LC_12_13_2 { mux_128_Mux_3_i23_3_lut }
ble_pack buf_dds1_i9_LC_12_13_3 { i13440_4_lut, buf_dds1_i9 }
ble_pack mux_129_Mux_6_i19_3_lut_LC_12_13_4 { mux_129_Mux_6_i19_3_lut }
ble_pack i1_4_lut_adj_157_LC_12_13_5 { i1_4_lut_adj_157 }
ble_pack i13_4_lut_adj_160_LC_12_13_6 { i13_4_lut_adj_160 }
ble_pack i19285_2_lut_LC_12_13_7 { i19285_2_lut }
clb_pack LT_12_13 { equal_188_i9_2_lut_3_lut_LC_12_13_0, i18603_4_lut_LC_12_13_1, mux_128_Mux_3_i23_3_lut_LC_12_13_2, buf_dds1_i9_LC_12_13_3, mux_129_Mux_6_i19_3_lut_LC_12_13_4, i1_4_lut_adj_157_LC_12_13_5, i13_4_lut_adj_160_LC_12_13_6, i19285_2_lut_LC_12_13_7 }
set_location LT_12_13 12 13
ble_pack mux_129_Mux_3_i16_3_lut_LC_12_14_0 { mux_129_Mux_3_i16_3_lut }
ble_pack buf_control_i0_LC_12_14_1 { i14641_3_lut_4_lut, buf_control_i0 }
ble_pack buf_dds1_i3_LC_12_14_2 { i13456_4_lut_4_lut, buf_dds1_i3 }
ble_pack acadc_skipCount_i0_LC_12_14_3 { i12783_3_lut, acadc_skipCount_i0 }
ble_pack acadc_skipCount_i4_LC_12_14_4 { i12837_3_lut, acadc_skipCount_i4 }
ble_pack acadc_skipCount_i1_LC_12_14_5 { i12834_3_lut, acadc_skipCount_i1 }
ble_pack i2_4_lut_LC_12_14_6 { i2_4_lut }
ble_pack acadc_skipCount_i6_LC_12_14_7 { i12839_3_lut_4_lut, acadc_skipCount_i6 }
clb_pack LT_12_14 { mux_129_Mux_3_i16_3_lut_LC_12_14_0, buf_control_i0_LC_12_14_1, buf_dds1_i3_LC_12_14_2, acadc_skipCount_i0_LC_12_14_3, acadc_skipCount_i4_LC_12_14_4, acadc_skipCount_i1_LC_12_14_5, i2_4_lut_LC_12_14_6, acadc_skipCount_i6_LC_12_14_7 }
set_location LT_12_14 12 14
ble_pack data_index_i7_LC_12_15_0 { comm_state_3__I_0_354_Mux_7_i15_4_lut_data_index_i7_REP_LUT4_0, data_index_i7 }
ble_pack i6314_3_lut_LC_12_15_1 { i6314_3_lut }
ble_pack comm_state_3__I_0_354_Mux_7_i15_4_lut_LC_12_15_2 { comm_state_3__I_0_354_Mux_7_i15_4_lut }
ble_pack acadc_skipCount_i7_LC_12_15_3 { i12840_3_lut_4_lut, acadc_skipCount_i7 }
ble_pack i6_4_lut_adj_63_LC_12_15_4 { i6_4_lut_adj_63 }
ble_pack i14_4_lut_adj_75_LC_12_15_5 { i14_4_lut_adj_75 }
ble_pack i15_4_lut_adj_79_LC_12_15_6 { i15_4_lut_adj_79 }
ble_pack acadc_skipCount_i2_LC_12_15_7 { i12835_3_lut, acadc_skipCount_i2 }
clb_pack LT_12_15 { data_index_i7_LC_12_15_0, i6314_3_lut_LC_12_15_1, comm_state_3__I_0_354_Mux_7_i15_4_lut_LC_12_15_2, acadc_skipCount_i7_LC_12_15_3, i6_4_lut_adj_63_LC_12_15_4, i14_4_lut_adj_75_LC_12_15_5, i15_4_lut_adj_79_LC_12_15_6, acadc_skipCount_i2_LC_12_15_7 }
set_location LT_12_15 12 15
ble_pack ADC_IAC.ADC_DATA_i18_LC_12_16_0 { ADC_IAC.i12881_3_lut_4_lut, ADC_IAC.ADC_DATA_i18 }
ble_pack equal_61_i14_2_lut_LC_12_16_1 { equal_61_i14_2_lut }
ble_pack i10_4_lut_LC_12_16_2 { i10_4_lut }
ble_pack ADC_IAC.ADC_DATA_i13_LC_12_16_3 { ADC_IAC.i12876_3_lut_4_lut, ADC_IAC.ADC_DATA_i13 }
ble_pack acadc_skipCount_i13_LC_12_16_4 { i12846_3_lut_4_lut, acadc_skipCount_i13 }
ble_pack i6324_3_lut_LC_12_16_5 { i6324_3_lut }
ble_pack buf_dds0_i5_LC_12_16_6 { i12809_3_lut_4_lut, buf_dds0_i5 }
ble_pack acadc_skipCount_i5_LC_12_16_7 { i12838_3_lut_4_lut, acadc_skipCount_i5 }
clb_pack LT_12_16 { ADC_IAC.ADC_DATA_i18_LC_12_16_0, equal_61_i14_2_lut_LC_12_16_1, i10_4_lut_LC_12_16_2, ADC_IAC.ADC_DATA_i13_LC_12_16_3, acadc_skipCount_i13_LC_12_16_4, i6324_3_lut_LC_12_16_5, buf_dds0_i5_LC_12_16_6, acadc_skipCount_i5_LC_12_16_7 }
set_location LT_12_16 12 16
ble_pack SIG_DDS.dds_state_i2_LC_12_17_0 { i1_2_lut_adj_139, SIG_DDS.dds_state_i2 }
ble_pack buf_dds0_i3_LC_12_17_1 { i12807_3_lut, buf_dds0_i3 }
ble_pack acadc_skipCount_i3_LC_12_17_2 { i12836_3_lut, acadc_skipCount_i3 }
ble_pack i4_4_lut_LC_12_17_3 { i4_4_lut }
ble_pack ADC_IAC.ADC_DATA_i8_LC_12_17_4 { ADC_IAC.i12871_3_lut_4_lut, ADC_IAC.ADC_DATA_i8 }
ble_pack ADC_IAC.ADC_DATA_i9_LC_12_17_6 { ADC_IAC.i12872_3_lut_4_lut, ADC_IAC.ADC_DATA_i9 }
ble_pack buf_dds0_i8_LC_12_17_7 { i12812_3_lut_4_lut, buf_dds0_i8 }
clb_pack LT_12_17 { SIG_DDS.dds_state_i2_LC_12_17_0, buf_dds0_i3_LC_12_17_1, acadc_skipCount_i3_LC_12_17_2, i4_4_lut_LC_12_17_3, ADC_IAC.ADC_DATA_i8_LC_12_17_4, ADC_IAC.ADC_DATA_i9_LC_12_17_6, buf_dds0_i8_LC_12_17_7 }
set_location LT_12_17 12 17
ble_pack data_count_i0_i0_LC_12_18_0 { add_67_2_lut, data_count_i0_i0, add_67_2 }
ble_pack data_count_i0_i1_LC_12_18_1 { add_67_3_lut, data_count_i0_i1, add_67_3 }
ble_pack data_count_i0_i2_LC_12_18_2 { add_67_4_lut, data_count_i0_i2, add_67_4 }
ble_pack data_count_i0_i3_LC_12_18_3 { add_67_5_lut, data_count_i0_i3, add_67_5 }
ble_pack data_count_i0_i4_LC_12_18_4 { add_67_6_lut, data_count_i0_i4, add_67_6 }
ble_pack data_count_i0_i5_LC_12_18_5 { add_67_7_lut, data_count_i0_i5, add_67_7 }
ble_pack data_count_i0_i6_LC_12_18_6 { add_67_8_lut, data_count_i0_i6, add_67_8 }
ble_pack data_count_i0_i7_LC_12_18_7 { add_67_9_lut, data_count_i0_i7, add_67_9 }
clb_pack LT_12_18 { data_count_i0_i0_LC_12_18_0, data_count_i0_i1_LC_12_18_1, data_count_i0_i2_LC_12_18_2, data_count_i0_i3_LC_12_18_3, data_count_i0_i4_LC_12_18_4, data_count_i0_i5_LC_12_18_5, data_count_i0_i6_LC_12_18_6, data_count_i0_i7_LC_12_18_7 }
set_location LT_12_18 12 18
ble_pack data_count_i0_i8_LC_12_19_0 { add_67_10_lut, data_count_i0_i8, add_67_10 }
ble_pack data_count_i0_i9_LC_12_19_1 { add_67_11_lut, data_count_i0_i9 }
clb_pack LT_12_19 { data_count_i0_i8_LC_12_19_0, data_count_i0_i9_LC_12_19_1 }
set_location LT_12_19 12 19
ble_pack comm_spi.imosi_44_12287_12288_reset_LC_13_2_0 { comm_spi.imosi_44_12287_12288_reset_THRU_LUT4_0, comm_spi.imosi_44_12287_12288_reset }
clb_pack LT_13_2 { comm_spi.imosi_44_12287_12288_reset_LC_13_2_0 }
set_location LT_13_2 13 2
ble_pack comm_spi.data_rx_i0_12301_12302_reset_LC_13_3_0 { comm_spi.i12289_3_lut_comm_spi.data_rx_i0_12301_12302_reset_REP_LUT4_0, comm_spi.data_rx_i0_12301_12302_reset }
clb_pack LT_13_3 { comm_spi.data_rx_i0_12301_12302_reset_LC_13_3_0 }
set_location LT_13_3 13 3
ble_pack comm_spi.i19525_4_lut_3_lut_LC_13_4_0 { comm_spi.i19525_4_lut_3_lut }
ble_pack comm_spi.i19500_4_lut_3_lut_LC_13_4_5 { comm_spi.i19500_4_lut_3_lut }
ble_pack comm_spi.i12303_3_lut_LC_13_4_6 { comm_spi.i12303_3_lut }
clb_pack LT_13_4 { comm_spi.i19525_4_lut_3_lut_LC_13_4_0, comm_spi.i19500_4_lut_3_lut_LC_13_4_5, comm_spi.i12303_3_lut_LC_13_4_6 }
set_location LT_13_4 13 4
ble_pack comm_spi.imosi_44_12287_12288_set_LC_13_5_0 { comm_spi.imosi_44_12287_12288_set_THRU_LUT4_0, comm_spi.imosi_44_12287_12288_set }
clb_pack LT_13_5 { comm_spi.imosi_44_12287_12288_set_LC_13_5_0 }
set_location LT_13_5 13 5
ble_pack ADC_VDC.bit_cnt_3771__i0_LC_13_6_0 { ADC_VDC.bit_cnt_3771_add_4_2_lut, ADC_VDC.bit_cnt_3771__i0, ADC_VDC.bit_cnt_3771_add_4_2 }
ble_pack ADC_VDC.bit_cnt_3771__i1_LC_13_6_1 { ADC_VDC.bit_cnt_3771_add_4_3_lut, ADC_VDC.bit_cnt_3771__i1, ADC_VDC.bit_cnt_3771_add_4_3 }
ble_pack ADC_VDC.bit_cnt_3771__i2_LC_13_6_2 { ADC_VDC.bit_cnt_3771_add_4_4_lut, ADC_VDC.bit_cnt_3771__i2, ADC_VDC.bit_cnt_3771_add_4_4 }
ble_pack ADC_VDC.bit_cnt_3771__i3_LC_13_6_3 { ADC_VDC.bit_cnt_3771_add_4_5_lut, ADC_VDC.bit_cnt_3771__i3, ADC_VDC.bit_cnt_3771_add_4_5 }
ble_pack ADC_VDC.bit_cnt_3771__i4_LC_13_6_4 { ADC_VDC.bit_cnt_3771_add_4_6_lut, ADC_VDC.bit_cnt_3771__i4, ADC_VDC.bit_cnt_3771_add_4_6 }
ble_pack ADC_VDC.bit_cnt_3771__i5_LC_13_6_5 { ADC_VDC.bit_cnt_3771_add_4_7_lut, ADC_VDC.bit_cnt_3771__i5, ADC_VDC.bit_cnt_3771_add_4_7 }
ble_pack ADC_VDC.bit_cnt_3771__i6_LC_13_6_6 { ADC_VDC.bit_cnt_3771_add_4_8_lut, ADC_VDC.bit_cnt_3771__i6, ADC_VDC.bit_cnt_3771_add_4_8 }
ble_pack ADC_VDC.bit_cnt_3771__i7_LC_13_6_7 { ADC_VDC.bit_cnt_3771_add_4_9_lut, ADC_VDC.bit_cnt_3771__i7 }
clb_pack LT_13_6 { ADC_VDC.bit_cnt_3771__i0_LC_13_6_0, ADC_VDC.bit_cnt_3771__i1_LC_13_6_1, ADC_VDC.bit_cnt_3771__i2_LC_13_6_2, ADC_VDC.bit_cnt_3771__i3_LC_13_6_3, ADC_VDC.bit_cnt_3771__i4_LC_13_6_4, ADC_VDC.bit_cnt_3771__i5_LC_13_6_5, ADC_VDC.bit_cnt_3771__i6_LC_13_6_6, ADC_VDC.bit_cnt_3771__i7_LC_13_6_7 }
set_location LT_13_6 13 6
ble_pack i1_4_lut_adj_311_LC_13_7_0 { i1_4_lut_adj_311 }
ble_pack i5_4_lut_adj_150_LC_13_7_1 { i5_4_lut_adj_150 }
ble_pack i12_4_lut_adj_58_LC_13_7_2 { i12_4_lut_adj_58 }
ble_pack SecClk_292_LC_13_7_3 { i1_2_lut_adj_258, SecClk_292 }
ble_pack i9_4_lut_LC_13_7_4 { i9_4_lut }
ble_pack i12_4_lut_adj_198_LC_13_7_5 { i12_4_lut_adj_198 }
clb_pack LT_13_7 { i1_4_lut_adj_311_LC_13_7_0, i5_4_lut_adj_150_LC_13_7_1, i12_4_lut_adj_58_LC_13_7_2, SecClk_292_LC_13_7_3, i9_4_lut_LC_13_7_4, i12_4_lut_adj_198_LC_13_7_5 }
set_location LT_13_7 13 7
ble_pack i8_4_lut_adj_146_LC_13_8_0 { i8_4_lut_adj_146 }
ble_pack i19343_2_lut_LC_13_8_1 { i19343_2_lut }
ble_pack comm_spi.RESET_I_0_93_2_lut_LC_13_8_2 { comm_spi.RESET_I_0_93_2_lut }
ble_pack req_data_cnt_i12_LC_13_8_3 { i12860_3_lut, req_data_cnt_i12 }
ble_pack req_data_cnt_i9_LC_13_8_4 { i12857_3_lut, req_data_cnt_i9 }
ble_pack i6_4_lut_adj_148_LC_13_8_5 { i6_4_lut_adj_148 }
ble_pack comm_spi.i19520_4_lut_3_lut_LC_13_8_6 { comm_spi.i19520_4_lut_3_lut }
ble_pack req_data_cnt_i2_LC_13_8_7 { i12850_3_lut, req_data_cnt_i2 }
clb_pack LT_13_8 { i8_4_lut_adj_146_LC_13_8_0, i19343_2_lut_LC_13_8_1, comm_spi.RESET_I_0_93_2_lut_LC_13_8_2, req_data_cnt_i12_LC_13_8_3, req_data_cnt_i9_LC_13_8_4, i6_4_lut_adj_148_LC_13_8_5, comm_spi.i19520_4_lut_3_lut_LC_13_8_6, req_data_cnt_i2_LC_13_8_7 }
set_location LT_13_8 13 8
ble_pack comm_spi.data_tx_i6_12325_12326_set_LC_13_9_0 { comm_spi.i12323_3_lut, comm_spi.data_tx_i6_12325_12326_set }
ble_pack i19332_2_lut_LC_13_9_1 { i19332_2_lut }
ble_pack i19431_2_lut_LC_13_9_3 { i19431_2_lut }
ble_pack i2_2_lut_LC_13_9_4 { i2_2_lut }
ble_pack CONSTANT_ONE_LUT4_LC_13_9_6 { CONSTANT_ONE_LUT4 }
clb_pack LT_13_9 { comm_spi.data_tx_i6_12325_12326_set_LC_13_9_0, i19332_2_lut_LC_13_9_1, i19431_2_lut_LC_13_9_3, i2_2_lut_LC_13_9_4, CONSTANT_ONE_LUT4_LC_13_9_6 }
set_location LT_13_9 13 9
ble_pack comm_cmd_1__bdd_4_lut_19746_LC_13_10_0 { comm_cmd_1__bdd_4_lut_19746 }
ble_pack i18442_2_lut_LC_13_10_1 { i18442_2_lut }
ble_pack mux_129_Mux_3_i19_3_lut_LC_13_10_3 { mux_129_Mux_3_i19_3_lut }
ble_pack mux_128_Mux_4_i20_3_lut_LC_13_10_4 { mux_128_Mux_4_i20_3_lut }
ble_pack i1_4_lut_adj_287_LC_13_10_5 { i1_4_lut_adj_287 }
ble_pack mux_128_Mux_5_i16_3_lut_LC_13_10_6 { mux_128_Mux_5_i16_3_lut }
ble_pack mux_128_Mux_5_i20_3_lut_LC_13_10_7 { mux_128_Mux_5_i20_3_lut }
clb_pack LT_13_10 { comm_cmd_1__bdd_4_lut_19746_LC_13_10_0, i18442_2_lut_LC_13_10_1, mux_129_Mux_3_i19_3_lut_LC_13_10_3, mux_128_Mux_4_i20_3_lut_LC_13_10_4, i1_4_lut_adj_287_LC_13_10_5, mux_128_Mux_5_i16_3_lut_LC_13_10_6, mux_128_Mux_5_i20_3_lut_LC_13_10_7 }
set_location LT_13_10 13 10
ble_pack i1_3_lut_4_lut_adj_263_LC_13_11_0 { i1_3_lut_4_lut_adj_263 }
ble_pack i1_4_lut_adj_189_LC_13_11_1 { i1_4_lut_adj_189 }
ble_pack comm_cmd_i6_LC_13_11_2 { i12_4_lut_adj_175, comm_cmd_i6 }
ble_pack i15463_2_lut_3_lut_LC_13_11_3 { i15463_2_lut_3_lut }
ble_pack comm_spi.RESET_I_0_101_2_lut_LC_13_11_4 { comm_spi.RESET_I_0_101_2_lut }
ble_pack mux_128_Mux_2_i24_3_lut_LC_13_11_5 { mux_128_Mux_2_i24_3_lut }
ble_pack i1_2_lut_adj_300_LC_13_11_6 { i1_2_lut_adj_300 }
ble_pack comm_cmd_i7_LC_13_11_7 { i12_4_lut_adj_172, comm_cmd_i7 }
clb_pack LT_13_11 { i1_3_lut_4_lut_adj_263_LC_13_11_0, i1_4_lut_adj_189_LC_13_11_1, comm_cmd_i6_LC_13_11_2, i15463_2_lut_3_lut_LC_13_11_3, comm_spi.RESET_I_0_101_2_lut_LC_13_11_4, mux_128_Mux_2_i24_3_lut_LC_13_11_5, i1_2_lut_adj_300_LC_13_11_6, comm_cmd_i7_LC_13_11_7 }
set_location LT_13_11 13 11
ble_pack comm_cmd_1__bdd_4_lut_LC_13_12_0 { comm_cmd_1__bdd_4_lut }
ble_pack n22641_bdd_4_lut_LC_13_12_1 { n22641_bdd_4_lut }
ble_pack mux_129_Mux_2_i26_3_lut_LC_13_12_2 { mux_129_Mux_2_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19673_LC_13_12_3 { comm_cmd_1__bdd_4_lut_19673 }
ble_pack n22383_bdd_4_lut_LC_13_12_4 { n22383_bdd_4_lut }
ble_pack i1568256_i1_3_lut_LC_13_12_5 { i1568256_i1_3_lut }
ble_pack comm_buf_1__i2_LC_13_12_6 { i11759_3_lut, comm_buf_1__i2 }
ble_pack i2_3_lut_adj_266_LC_13_12_7 { i2_3_lut_adj_266 }
clb_pack LT_13_12 { comm_cmd_1__bdd_4_lut_LC_13_12_0, n22641_bdd_4_lut_LC_13_12_1, mux_129_Mux_2_i26_3_lut_LC_13_12_2, comm_cmd_1__bdd_4_lut_19673_LC_13_12_3, n22383_bdd_4_lut_LC_13_12_4, i1568256_i1_3_lut_LC_13_12_5, comm_buf_1__i2_LC_13_12_6, i2_3_lut_adj_266_LC_13_12_7 }
set_location LT_13_12 13 12
ble_pack i2_4_lut_adj_154_LC_13_13_0 { i2_4_lut_adj_154 }
ble_pack buf_dds0_i13_LC_13_13_1 { i12817_3_lut_4_lut, buf_dds0_i13 }
ble_pack i2_3_lut_adj_267_LC_13_13_2 { i2_3_lut_adj_267 }
ble_pack buf_dds1_i14_LC_13_13_3 { i13425_4_lut, buf_dds1_i14 }
ble_pack buf_dds1_i7_LC_13_13_5 { i13446_4_lut, buf_dds1_i7 }
ble_pack buf_dds1_i1_LC_13_13_6 { i1_4_lut_adj_252, buf_dds1_i1 }
ble_pack req_data_cnt_i1_LC_13_13_7 { i12849_3_lut, req_data_cnt_i1 }
clb_pack LT_13_13 { i2_4_lut_adj_154_LC_13_13_0, buf_dds0_i13_LC_13_13_1, i2_3_lut_adj_267_LC_13_13_2, buf_dds1_i14_LC_13_13_3, buf_dds1_i7_LC_13_13_5, buf_dds1_i1_LC_13_13_6, req_data_cnt_i1_LC_13_13_7 }
set_location LT_13_13 13 13
ble_pack buf_control_i1_LC_13_14_0 { i12799_3_lut_4_lut, buf_control_i1 }
ble_pack i1_4_lut_adj_271_LC_13_14_2 { i1_4_lut_adj_271 }
ble_pack i2_2_lut_4_lut_LC_13_14_3 { i2_2_lut_4_lut }
ble_pack i3_4_lut_adj_283_LC_13_14_4 { i3_4_lut_adj_283 }
ble_pack buf_control_i3_LC_13_14_5 { i12801_3_lut_4_lut, buf_control_i3 }
ble_pack i15465_2_lut_3_lut_LC_13_14_6 { i15465_2_lut_3_lut }
ble_pack i15468_2_lut_3_lut_LC_13_14_7 { i15468_2_lut_3_lut }
clb_pack LT_13_14 { buf_control_i1_LC_13_14_0, i1_4_lut_adj_271_LC_13_14_2, i2_2_lut_4_lut_LC_13_14_3, i3_4_lut_adj_283_LC_13_14_4, buf_control_i3_LC_13_14_5, i15465_2_lut_3_lut_LC_13_14_6, i15468_2_lut_3_lut_LC_13_14_7 }
set_location LT_13_14 13 14
ble_pack comm_state_3__I_0_354_Mux_6_i15_4_lut_LC_13_15_0 { comm_state_3__I_0_354_Mux_6_i15_4_lut }
ble_pack i1_4_lut_adj_78_LC_13_15_1 { i1_4_lut_adj_78 }
ble_pack buf_control_i5_LC_13_15_2 { i12803_3_lut_4_lut, buf_control_i5 }
ble_pack i1_4_lut_adj_256_LC_13_15_3 { i1_4_lut_adj_256 }
ble_pack comm_state_3__I_0_354_Mux_3_i15_4_lut_LC_13_15_4 { comm_state_3__I_0_354_Mux_3_i15_4_lut }
ble_pack i19459_2_lut_3_lut_LC_13_15_5 { i19459_2_lut_3_lut }
ble_pack buf_control_i2_LC_13_15_6 { i12800_3_lut_4_lut, buf_control_i2 }
ble_pack i1_3_lut_adj_268_LC_13_15_7 { i1_3_lut_adj_268 }
clb_pack LT_13_15 { comm_state_3__I_0_354_Mux_6_i15_4_lut_LC_13_15_0, i1_4_lut_adj_78_LC_13_15_1, buf_control_i5_LC_13_15_2, i1_4_lut_adj_256_LC_13_15_3, comm_state_3__I_0_354_Mux_3_i15_4_lut_LC_13_15_4, i19459_2_lut_3_lut_LC_13_15_5, buf_control_i2_LC_13_15_6, i1_3_lut_adj_268_LC_13_15_7 }
set_location LT_13_15 13 15
ble_pack mux_130_Mux_1_i22_3_lut_LC_13_16_0 { mux_130_Mux_1_i22_3_lut }
ble_pack i15466_2_lut_3_lut_LC_13_16_1 { i15466_2_lut_3_lut }
ble_pack i6344_3_lut_LC_13_16_2 { i6344_3_lut }
ble_pack comm_state_3__I_0_354_Mux_4_i15_4_lut_LC_13_16_3 { comm_state_3__I_0_354_Mux_4_i15_4_lut }
ble_pack ADC_IAC.ADC_DATA_i1_LC_13_16_4 { ADC_IAC.i12864_3_lut_4_lut, ADC_IAC.ADC_DATA_i1 }
ble_pack mux_128_Mux_4_i16_3_lut_LC_13_16_5 { mux_128_Mux_4_i16_3_lut }
ble_pack i6354_3_lut_LC_13_16_6 { i6354_3_lut }
ble_pack data_index_i3_LC_13_16_7 { comm_state_3__I_0_354_Mux_3_i15_4_lut_data_index_i3_REP_LUT4_0, data_index_i3 }
clb_pack LT_13_16 { mux_130_Mux_1_i22_3_lut_LC_13_16_0, i15466_2_lut_3_lut_LC_13_16_1, i6344_3_lut_LC_13_16_2, comm_state_3__I_0_354_Mux_4_i15_4_lut_LC_13_16_3, ADC_IAC.ADC_DATA_i1_LC_13_16_4, mux_128_Mux_4_i16_3_lut_LC_13_16_5, i6354_3_lut_LC_13_16_6, data_index_i3_LC_13_16_7 }
set_location LT_13_16 13 16
ble_pack SIG_DDS.tmp_buf_i7_LC_13_17_0 { SIG_DDS.dds_state_2__I_0_34_Mux_7_i7_4_lut, SIG_DDS.tmp_buf_i7 }
ble_pack SIG_DDS.i23_4_lut_LC_13_17_2 { SIG_DDS.i23_4_lut }
ble_pack SIG_DDS.i19478_4_lut_LC_13_17_3 { SIG_DDS.i19478_4_lut }
ble_pack SIG_DDS.i19199_2_lut_LC_13_17_4 { SIG_DDS.i19199_2_lut }
ble_pack mux_129_Mux_7_i16_3_lut_LC_13_17_5 { mux_129_Mux_7_i16_3_lut }
clb_pack LT_13_17 { SIG_DDS.tmp_buf_i7_LC_13_17_0, SIG_DDS.i23_4_lut_LC_13_17_2, SIG_DDS.i19478_4_lut_LC_13_17_3, SIG_DDS.i19199_2_lut_LC_13_17_4, mux_129_Mux_7_i16_3_lut_LC_13_17_5 }
set_location LT_13_17 13 17
ble_pack acadc_skipcnt_i0_i0_LC_13_18_0 { add_73_2_lut, acadc_skipcnt_i0_i0, add_73_2 }
ble_pack add_73_2_THRU_CRY_0_LC_13_18_1 { add_73_2_THRU_CRY_0 }
ble_pack add_73_2_THRU_CRY_1_LC_13_18_2 { add_73_2_THRU_CRY_1 }
ble_pack add_73_2_THRU_CRY_2_LC_13_18_3 { add_73_2_THRU_CRY_2 }
ble_pack add_73_2_THRU_CRY_3_LC_13_18_4 { add_73_2_THRU_CRY_3 }
ble_pack add_73_2_THRU_CRY_4_LC_13_18_5 { add_73_2_THRU_CRY_4 }
ble_pack add_73_2_THRU_CRY_5_LC_13_18_6 { add_73_2_THRU_CRY_5 }
ble_pack add_73_2_THRU_CRY_6_LC_13_18_7 { add_73_2_THRU_CRY_6 }
clb_pack LT_13_18 { acadc_skipcnt_i0_i0_LC_13_18_0, add_73_2_THRU_CRY_0_LC_13_18_1, add_73_2_THRU_CRY_1_LC_13_18_2, add_73_2_THRU_CRY_2_LC_13_18_3, add_73_2_THRU_CRY_3_LC_13_18_4, add_73_2_THRU_CRY_4_LC_13_18_5, add_73_2_THRU_CRY_5_LC_13_18_6, add_73_2_THRU_CRY_6_LC_13_18_7 }
set_location LT_13_18 13 18
ble_pack acadc_skipcnt_i0_i1_LC_13_19_0 { add_73_3_lut, acadc_skipcnt_i0_i1, add_73_3 }
ble_pack acadc_skipcnt_i0_i2_LC_13_19_1 { add_73_4_lut, acadc_skipcnt_i0_i2, add_73_4 }
ble_pack acadc_skipcnt_i0_i3_LC_13_19_2 { add_73_5_lut, acadc_skipcnt_i0_i3, add_73_5 }
ble_pack acadc_skipcnt_i0_i4_LC_13_19_3 { add_73_6_lut, acadc_skipcnt_i0_i4, add_73_6 }
ble_pack acadc_skipcnt_i0_i5_LC_13_19_4 { add_73_7_lut, acadc_skipcnt_i0_i5, add_73_7 }
ble_pack acadc_skipcnt_i0_i6_LC_13_19_5 { add_73_8_lut, acadc_skipcnt_i0_i6, add_73_8 }
ble_pack acadc_skipcnt_i0_i7_LC_13_19_6 { add_73_9_lut, acadc_skipcnt_i0_i7, add_73_9 }
ble_pack acadc_skipcnt_i0_i8_LC_13_19_7 { add_73_10_lut, acadc_skipcnt_i0_i8, add_73_10 }
clb_pack LT_13_19 { acadc_skipcnt_i0_i1_LC_13_19_0, acadc_skipcnt_i0_i2_LC_13_19_1, acadc_skipcnt_i0_i3_LC_13_19_2, acadc_skipcnt_i0_i4_LC_13_19_3, acadc_skipcnt_i0_i5_LC_13_19_4, acadc_skipcnt_i0_i6_LC_13_19_5, acadc_skipcnt_i0_i7_LC_13_19_6, acadc_skipcnt_i0_i8_LC_13_19_7 }
set_location LT_13_19 13 19
ble_pack acadc_skipcnt_i0_i9_LC_13_20_0 { add_73_11_lut, acadc_skipcnt_i0_i9, add_73_11 }
ble_pack acadc_skipcnt_i0_i10_LC_13_20_1 { add_73_12_lut, acadc_skipcnt_i0_i10, add_73_12 }
ble_pack acadc_skipcnt_i0_i11_LC_13_20_2 { add_73_13_lut, acadc_skipcnt_i0_i11, add_73_13 }
ble_pack acadc_skipcnt_i0_i12_LC_13_20_3 { add_73_14_lut, acadc_skipcnt_i0_i12, add_73_14 }
ble_pack acadc_skipcnt_i0_i13_LC_13_20_4 { add_73_15_lut, acadc_skipcnt_i0_i13, add_73_15 }
ble_pack acadc_skipcnt_i0_i14_LC_13_20_5 { add_73_16_lut, acadc_skipcnt_i0_i14, add_73_16 }
ble_pack acadc_skipcnt_i0_i15_LC_13_20_6 { add_73_17_lut, acadc_skipcnt_i0_i15 }
clb_pack LT_13_20 { acadc_skipcnt_i0_i9_LC_13_20_0, acadc_skipcnt_i0_i10_LC_13_20_1, acadc_skipcnt_i0_i11_LC_13_20_2, acadc_skipcnt_i0_i12_LC_13_20_3, acadc_skipcnt_i0_i13_LC_13_20_4, acadc_skipcnt_i0_i14_LC_13_20_5, acadc_skipcnt_i0_i15_LC_13_20_6 }
set_location LT_13_20 13 20
ble_pack comm_spi.imiso_83_12297_12298_reset_LC_14_2_0 { comm_spi.i12296_3_lut_comm_spi.imiso_83_12297_12298_reset_REP_LUT4_0, comm_spi.imiso_83_12297_12298_reset }
clb_pack LT_14_2 { comm_spi.imiso_83_12297_12298_reset_LC_14_2_0 }
set_location LT_14_2 14 2
ble_pack comm_spi.data_tx_i7_12294_12295_reset_LC_14_3_0 { comm_spi.i12327_3_lut_comm_spi.data_tx_i7_12294_12295_reset_REP_LUT4_0, comm_spi.data_tx_i7_12294_12295_reset }
clb_pack LT_14_3 { comm_spi.data_tx_i7_12294_12295_reset_LC_14_3_0 }
set_location LT_14_3 14 3
ble_pack comm_spi.data_tx_i7_12294_12295_set_LC_14_4_0 { comm_spi.i12327_3_lut, comm_spi.data_tx_i7_12294_12295_set }
clb_pack LT_14_4 { comm_spi.data_tx_i7_12294_12295_set_LC_14_4_0 }
set_location LT_14_4 14 4
ble_pack ADC_VDC.genclk.t_clk_24_LC_14_5_1 { ADC_VDC.genclk.div_state_1__I_0_1_lut_ADC_VDC.genclk.t_clk_24_REP_LUT4_0, ADC_VDC.genclk.t_clk_24 }
ble_pack i14_4_lut_LC_14_5_2 { i14_4_lut }
ble_pack comm_spi.i12289_3_lut_LC_14_5_4 { comm_spi.i12289_3_lut }
ble_pack comm_spi.RESET_I_0_86_2_lut_LC_14_5_5 { comm_spi.RESET_I_0_86_2_lut }
ble_pack comm_spi.RESET_I_0_88_2_lut_LC_14_5_7 { comm_spi.RESET_I_0_88_2_lut }
clb_pack LT_14_5 { ADC_VDC.genclk.t_clk_24_LC_14_5_1, i14_4_lut_LC_14_5_2, comm_spi.i12289_3_lut_LC_14_5_4, comm_spi.RESET_I_0_86_2_lut_LC_14_5_5, comm_spi.RESET_I_0_88_2_lut_LC_14_5_7 }
set_location LT_14_5 14 5
ble_pack i11_4_lut_LC_14_6_0 { i11_4_lut }
ble_pack i5_4_lut_LC_14_6_1 { i5_4_lut }
ble_pack i6_4_lut_LC_14_6_2 { i6_4_lut }
ble_pack i15_4_lut_LC_14_6_3 { i15_4_lut }
ble_pack i18_4_lut_LC_14_6_4 { i18_4_lut }
ble_pack wdtick_flag_289_LC_14_6_5 { i1_2_lut_adj_275, wdtick_flag_289 }
clb_pack LT_14_6 { i11_4_lut_LC_14_6_0, i5_4_lut_LC_14_6_1, i6_4_lut_LC_14_6_2, i15_4_lut_LC_14_6_3, i18_4_lut_LC_14_6_4, wdtick_flag_289_LC_14_6_5 }
set_location LT_14_6 14 6
ble_pack i13_4_lut_LC_14_7_6 { i13_4_lut }
clb_pack LT_14_7 { i13_4_lut_LC_14_7_6 }
set_location LT_14_7 14 7
ble_pack comm_spi.bit_cnt_3767__i3_LC_14_8_0 { comm_spi.i17220_3_lut_4_lut, comm_spi.bit_cnt_3767__i3 }
ble_pack comm_spi.bit_cnt_3767__i2_LC_14_8_1 { comm_spi.i17213_2_lut_3_lut, comm_spi.bit_cnt_3767__i2 }
ble_pack comm_spi.bit_cnt_3767__i1_LC_14_8_2 { comm_spi.i17206_2_lut, comm_spi.bit_cnt_3767__i1 }
ble_pack comm_spi.bit_cnt_3767__i0_LC_14_8_3 { comm_spi.i17204_1_lut, comm_spi.bit_cnt_3767__i0 }
clb_pack LT_14_8 { comm_spi.bit_cnt_3767__i3_LC_14_8_0, comm_spi.bit_cnt_3767__i2_LC_14_8_1, comm_spi.bit_cnt_3767__i1_LC_14_8_2, comm_spi.bit_cnt_3767__i0_LC_14_8_3 }
set_location LT_14_8 14 8
ble_pack comm_cmd_1__bdd_4_lut_19721_LC_14_9_1 { comm_cmd_1__bdd_4_lut_19721 }
ble_pack comm_spi.i2_3_lut_LC_14_9_2 { comm_spi.i2_3_lut }
ble_pack i15452_2_lut_3_lut_LC_14_9_3 { i15452_2_lut_3_lut }
ble_pack i15462_2_lut_3_lut_LC_14_9_4 { i15462_2_lut_3_lut }
ble_pack i1_2_lut_4_lut_LC_14_9_5 { i1_2_lut_4_lut }
ble_pack i15469_2_lut_3_lut_LC_14_9_6 { i15469_2_lut_3_lut }
ble_pack i15470_2_lut_3_lut_LC_14_9_7 { i15470_2_lut_3_lut }
clb_pack LT_14_9 { comm_cmd_1__bdd_4_lut_19721_LC_14_9_1, comm_spi.i2_3_lut_LC_14_9_2, i15452_2_lut_3_lut_LC_14_9_3, i15462_2_lut_3_lut_LC_14_9_4, i1_2_lut_4_lut_LC_14_9_5, i15469_2_lut_3_lut_LC_14_9_6, i15470_2_lut_3_lut_LC_14_9_7 }
set_location LT_14_9 14 9
ble_pack comm_cmd_1__bdd_4_lut_19687_LC_14_10_0 { comm_cmd_1__bdd_4_lut_19687 }
ble_pack n22413_bdd_4_lut_LC_14_10_1 { n22413_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19847_LC_14_10_3 { comm_cmd_1__bdd_4_lut_19847 }
ble_pack n22569_bdd_4_lut_LC_14_10_4 { n22569_bdd_4_lut }
ble_pack i1565844_i1_3_lut_LC_14_10_5 { i1565844_i1_3_lut }
ble_pack comm_buf_0__i5_LC_14_10_6 { i11775_3_lut, comm_buf_0__i5 }
clb_pack LT_14_10 { comm_cmd_1__bdd_4_lut_19687_LC_14_10_0, n22413_bdd_4_lut_LC_14_10_1, comm_cmd_1__bdd_4_lut_19847_LC_14_10_3, n22569_bdd_4_lut_LC_14_10_4, i1565844_i1_3_lut_LC_14_10_5, comm_buf_0__i5_LC_14_10_6 }
set_location LT_14_10 14 10
ble_pack comm_buf_0__i7_LC_14_11_0 { i11767_3_lut, comm_buf_0__i7 }
ble_pack comm_buf_0__i6_LC_14_11_1 { i11771_3_lut, comm_buf_0__i6 }
ble_pack comm_buf_0__i3_LC_14_11_2 { i11783_3_lut, comm_buf_0__i3 }
clb_pack LT_14_11 { comm_buf_0__i7_LC_14_11_0, comm_buf_0__i6_LC_14_11_1, comm_buf_0__i3_LC_14_11_2 }
set_location LT_14_11 14 11
ble_pack i22_4_lut_LC_14_12_0 { i22_4_lut }
ble_pack comm_state_i2_LC_14_12_1 { i21_4_lut, comm_state_i2 }
ble_pack i1_4_lut_adj_285_LC_14_12_2 { i1_4_lut_adj_285 }
ble_pack i19442_2_lut_3_lut_LC_14_12_3 { i19442_2_lut_3_lut }
ble_pack i19360_4_lut_LC_14_12_4 { i19360_4_lut }
ble_pack i22_4_lut_4_lut_LC_14_12_5 { i22_4_lut_4_lut }
ble_pack i1_4_lut_adj_241_LC_14_12_6 { i1_4_lut_adj_241 }
ble_pack i1_2_lut_3_lut_adj_44_LC_14_12_7 { i1_2_lut_3_lut_adj_44 }
clb_pack LT_14_12 { i22_4_lut_LC_14_12_0, comm_state_i2_LC_14_12_1, i1_4_lut_adj_285_LC_14_12_2, i19442_2_lut_3_lut_LC_14_12_3, i19360_4_lut_LC_14_12_4, i22_4_lut_4_lut_LC_14_12_5, i1_4_lut_adj_241_LC_14_12_6, i1_2_lut_3_lut_adj_44_LC_14_12_7 }
set_location LT_14_12 14 12
ble_pack data_cntvec_i0_i0_LC_14_13_0 { add_68_2_lut, data_cntvec_i0_i0, add_68_2 }
ble_pack data_cntvec_i0_i1_LC_14_13_1 { add_68_3_lut, data_cntvec_i0_i1, add_68_3 }
ble_pack data_cntvec_i0_i2_LC_14_13_2 { add_68_4_lut, data_cntvec_i0_i2, add_68_4 }
ble_pack data_cntvec_i0_i3_LC_14_13_3 { add_68_5_lut, data_cntvec_i0_i3, add_68_5 }
ble_pack data_cntvec_i0_i4_LC_14_13_4 { add_68_6_lut, data_cntvec_i0_i4, add_68_6 }
ble_pack data_cntvec_i0_i5_LC_14_13_5 { add_68_7_lut, data_cntvec_i0_i5, add_68_7 }
ble_pack data_cntvec_i0_i6_LC_14_13_6 { add_68_8_lut, data_cntvec_i0_i6, add_68_8 }
ble_pack data_cntvec_i0_i7_LC_14_13_7 { add_68_9_lut, data_cntvec_i0_i7, add_68_9 }
clb_pack LT_14_13 { data_cntvec_i0_i0_LC_14_13_0, data_cntvec_i0_i1_LC_14_13_1, data_cntvec_i0_i2_LC_14_13_2, data_cntvec_i0_i3_LC_14_13_3, data_cntvec_i0_i4_LC_14_13_4, data_cntvec_i0_i5_LC_14_13_5, data_cntvec_i0_i6_LC_14_13_6, data_cntvec_i0_i7_LC_14_13_7 }
set_location LT_14_13 14 13
ble_pack data_cntvec_i0_i8_LC_14_14_0 { add_68_10_lut, data_cntvec_i0_i8, add_68_10 }
ble_pack data_cntvec_i0_i9_LC_14_14_1 { add_68_11_lut, data_cntvec_i0_i9, add_68_11 }
ble_pack data_cntvec_i0_i10_LC_14_14_2 { add_68_12_lut, data_cntvec_i0_i10, add_68_12 }
ble_pack data_cntvec_i0_i11_LC_14_14_3 { add_68_13_lut, data_cntvec_i0_i11, add_68_13 }
ble_pack data_cntvec_i0_i12_LC_14_14_4 { add_68_14_lut, data_cntvec_i0_i12, add_68_14 }
ble_pack data_cntvec_i0_i13_LC_14_14_5 { add_68_15_lut, data_cntvec_i0_i13, add_68_15 }
ble_pack data_cntvec_i0_i14_LC_14_14_6 { add_68_16_lut, data_cntvec_i0_i14, add_68_16 }
ble_pack data_cntvec_i0_i15_LC_14_14_7 { add_68_17_lut, data_cntvec_i0_i15 }
clb_pack LT_14_14 { data_cntvec_i0_i8_LC_14_14_0, data_cntvec_i0_i9_LC_14_14_1, data_cntvec_i0_i10_LC_14_14_2, data_cntvec_i0_i11_LC_14_14_3, data_cntvec_i0_i12_LC_14_14_4, data_cntvec_i0_i13_LC_14_14_5, data_cntvec_i0_i14_LC_14_14_6, data_cntvec_i0_i15_LC_14_14_7 }
set_location LT_14_14 14 14
ble_pack add_125_2_lut_LC_14_15_0 { add_125_2_lut, add_125_2 }
ble_pack add_125_3_lut_LC_14_15_1 { add_125_3_lut, add_125_3 }
ble_pack add_125_4_lut_LC_14_15_2 { add_125_4_lut, add_125_4 }
ble_pack add_125_5_lut_LC_14_15_3 { add_125_5_lut, add_125_5 }
ble_pack add_125_6_lut_LC_14_15_4 { add_125_6_lut, add_125_6 }
ble_pack add_125_7_lut_LC_14_15_5 { add_125_7_lut, add_125_7 }
ble_pack add_125_8_lut_LC_14_15_6 { add_125_8_lut, add_125_8 }
ble_pack add_125_9_lut_LC_14_15_7 { add_125_9_lut, add_125_9 }
clb_pack LT_14_15 { add_125_2_lut_LC_14_15_0, add_125_3_lut_LC_14_15_1, add_125_4_lut_LC_14_15_2, add_125_5_lut_LC_14_15_3, add_125_6_lut_LC_14_15_4, add_125_7_lut_LC_14_15_5, add_125_8_lut_LC_14_15_6, add_125_9_lut_LC_14_15_7 }
set_location LT_14_15 14 15
ble_pack add_125_10_lut_LC_14_16_0 { add_125_10_lut, add_125_10 }
ble_pack add_125_11_lut_LC_14_16_1 { add_125_11_lut }
ble_pack mux_130_Mux_1_i30_3_lut_LC_14_16_2 { mux_130_Mux_1_i30_3_lut }
ble_pack trig_dds1_305_LC_14_16_3 { i19_4_lut, trig_dds1_305 }
ble_pack i15204_3_lut_LC_14_16_4 { i15204_3_lut }
ble_pack buf_dds0_i6_LC_14_16_5 { i12810_3_lut_4_lut, buf_dds0_i6 }
ble_pack buf_dds0_i7_LC_14_16_7 { i12811_3_lut_4_lut, buf_dds0_i7 }
clb_pack LT_14_16 { add_125_10_lut_LC_14_16_0, add_125_11_lut_LC_14_16_1, mux_130_Mux_1_i30_3_lut_LC_14_16_2, trig_dds1_305_LC_14_16_3, i15204_3_lut_LC_14_16_4, buf_dds0_i6_LC_14_16_5, buf_dds0_i7_LC_14_16_7 }
set_location LT_14_16 14 16
ble_pack ADC_IAC.ADC_DATA_i10_LC_14_17_1 { ADC_IAC.i12873_3_lut_4_lut, ADC_IAC.ADC_DATA_i10 }
ble_pack data_index_i4_LC_14_17_2 { comm_state_3__I_0_354_Mux_4_i15_4_lut_data_index_i4_REP_LUT4_0, data_index_i4 }
ble_pack trig_dds0_304_LC_14_17_3 { i11_3_lut_4_lut_adj_280, trig_dds0_304 }
ble_pack comm_cmd_0__bdd_4_lut_19663_LC_14_17_4 { comm_cmd_0__bdd_4_lut_19663 }
ble_pack n22389_bdd_4_lut_LC_14_17_5 { n22389_bdd_4_lut }
ble_pack data_index_i9_LC_14_17_6 { comm_state_3__I_0_354_Mux_9_i15_4_lut_data_index_i9_REP_LUT4_0, data_index_i9 }
ble_pack data_index_i5_LC_14_17_7 { i15206_4_lut_data_index_i5_REP_LUT4_0, data_index_i5 }
clb_pack LT_14_17 { ADC_IAC.ADC_DATA_i10_LC_14_17_1, data_index_i4_LC_14_17_2, trig_dds0_304_LC_14_17_3, comm_cmd_0__bdd_4_lut_19663_LC_14_17_4, n22389_bdd_4_lut_LC_14_17_5, data_index_i9_LC_14_17_6, data_index_i5_LC_14_17_7 }
set_location LT_14_17 14 17
ble_pack SIG_DDS.SCLK_27_LC_14_18_0 { i12794_3_lut_4_lut, SIG_DDS.SCLK_27 }
ble_pack SIG_DDS.MOSI_31_LC_14_18_1 { i12796_3_lut, SIG_DDS.MOSI_31 }
ble_pack data_index_i1_LC_14_18_3 { comm_state_3__I_0_354_Mux_1_i15_4_lut_data_index_i1_REP_LUT4_0, data_index_i1 }
ble_pack i6294_3_lut_LC_14_18_4 { i6294_3_lut }
ble_pack i6364_3_lut_LC_14_18_5 { i6364_3_lut }
ble_pack buf_cfgRTD_i1_LC_14_18_6 { i12827_3_lut_4_lut, buf_cfgRTD_i1 }
ble_pack buf_device_acadc_i1_LC_14_18_7 { i12781_3_lut_4_lut, buf_device_acadc_i1 }
clb_pack LT_14_18 { SIG_DDS.SCLK_27_LC_14_18_0, SIG_DDS.MOSI_31_LC_14_18_1, data_index_i1_LC_14_18_3, i6294_3_lut_LC_14_18_4, i6364_3_lut_LC_14_18_5, buf_cfgRTD_i1_LC_14_18_6, buf_device_acadc_i1_LC_14_18_7 }
set_location LT_14_18 14 18
ble_pack comm_state_3__I_0_354_Mux_8_i15_4_lut_LC_14_19_0 { comm_state_3__I_0_354_Mux_8_i15_4_lut }
ble_pack i6304_3_lut_LC_14_19_2 { i6304_3_lut }
ble_pack i6374_3_lut_LC_14_19_3 { i6374_3_lut }
ble_pack comm_state_3__I_0_354_Mux_1_i15_4_lut_LC_14_19_4 { comm_state_3__I_0_354_Mux_1_i15_4_lut }
ble_pack data_index_i2_LC_14_19_5 { comm_state_3__I_0_354_Mux_2_i15_4_lut_data_index_i2_REP_LUT4_0, data_index_i2 }
ble_pack data_index_i8_LC_14_19_6 { comm_state_3__I_0_354_Mux_8_i15_4_lut_data_index_i8_REP_LUT4_0, data_index_i8 }
ble_pack comm_state_3__I_0_354_Mux_2_i15_4_lut_LC_14_19_7 { comm_state_3__I_0_354_Mux_2_i15_4_lut }
clb_pack LT_14_19 { comm_state_3__I_0_354_Mux_8_i15_4_lut_LC_14_19_0, i6304_3_lut_LC_14_19_2, i6374_3_lut_LC_14_19_3, comm_state_3__I_0_354_Mux_1_i15_4_lut_LC_14_19_4, data_index_i2_LC_14_19_5, data_index_i8_LC_14_19_6, comm_state_3__I_0_354_Mux_2_i15_4_lut_LC_14_19_7 }
set_location LT_14_19 14 19
ble_pack comm_spi.imiso_83_12297_12298_set_LC_15_3_6 { comm_spi.i12296_3_lut, comm_spi.imiso_83_12297_12298_set }
clb_pack LT_15_3 { comm_spi.imiso_83_12297_12298_set_LC_15_3_6 }
set_location LT_15_3 15 3
ble_pack comm_spi.RESET_I_0_87_2_lut_LC_15_4_5 { comm_spi.RESET_I_0_87_2_lut }
clb_pack LT_15_4 { comm_spi.RESET_I_0_87_2_lut_LC_15_4_5 }
set_location LT_15_4 15 4
ble_pack wdtick_cnt_3763_3764__i1_LC_15_5_0 { wdtick_cnt_3763_3764_add_4_2_lut, wdtick_cnt_3763_3764__i1, wdtick_cnt_3763_3764_add_4_2 }
ble_pack wdtick_cnt_3763_3764__i2_LC_15_5_1 { wdtick_cnt_3763_3764_add_4_3_lut, wdtick_cnt_3763_3764__i2, wdtick_cnt_3763_3764_add_4_3 }
ble_pack wdtick_cnt_3763_3764__i3_LC_15_5_2 { wdtick_cnt_3763_3764_add_4_4_lut, wdtick_cnt_3763_3764__i3, wdtick_cnt_3763_3764_add_4_4 }
ble_pack wdtick_cnt_3763_3764__i4_LC_15_5_3 { wdtick_cnt_3763_3764_add_4_5_lut, wdtick_cnt_3763_3764__i4, wdtick_cnt_3763_3764_add_4_5 }
ble_pack wdtick_cnt_3763_3764__i5_LC_15_5_4 { wdtick_cnt_3763_3764_add_4_6_lut, wdtick_cnt_3763_3764__i5, wdtick_cnt_3763_3764_add_4_6 }
ble_pack wdtick_cnt_3763_3764__i6_LC_15_5_5 { wdtick_cnt_3763_3764_add_4_7_lut, wdtick_cnt_3763_3764__i6, wdtick_cnt_3763_3764_add_4_7 }
ble_pack wdtick_cnt_3763_3764__i7_LC_15_5_6 { wdtick_cnt_3763_3764_add_4_8_lut, wdtick_cnt_3763_3764__i7, wdtick_cnt_3763_3764_add_4_8 }
ble_pack wdtick_cnt_3763_3764__i8_LC_15_5_7 { wdtick_cnt_3763_3764_add_4_9_lut, wdtick_cnt_3763_3764__i8, wdtick_cnt_3763_3764_add_4_9 }
clb_pack LT_15_5 { wdtick_cnt_3763_3764__i1_LC_15_5_0, wdtick_cnt_3763_3764__i2_LC_15_5_1, wdtick_cnt_3763_3764__i3_LC_15_5_2, wdtick_cnt_3763_3764__i4_LC_15_5_3, wdtick_cnt_3763_3764__i5_LC_15_5_4, wdtick_cnt_3763_3764__i6_LC_15_5_5, wdtick_cnt_3763_3764__i7_LC_15_5_6, wdtick_cnt_3763_3764__i8_LC_15_5_7 }
set_location LT_15_5 15 5
ble_pack wdtick_cnt_3763_3764__i9_LC_15_6_0 { wdtick_cnt_3763_3764_add_4_10_lut, wdtick_cnt_3763_3764__i9, wdtick_cnt_3763_3764_add_4_10 }
ble_pack wdtick_cnt_3763_3764__i10_LC_15_6_1 { wdtick_cnt_3763_3764_add_4_11_lut, wdtick_cnt_3763_3764__i10, wdtick_cnt_3763_3764_add_4_11 }
ble_pack wdtick_cnt_3763_3764__i11_LC_15_6_2 { wdtick_cnt_3763_3764_add_4_12_lut, wdtick_cnt_3763_3764__i11, wdtick_cnt_3763_3764_add_4_12 }
ble_pack wdtick_cnt_3763_3764__i12_LC_15_6_3 { wdtick_cnt_3763_3764_add_4_13_lut, wdtick_cnt_3763_3764__i12, wdtick_cnt_3763_3764_add_4_13 }
ble_pack wdtick_cnt_3763_3764__i13_LC_15_6_4 { wdtick_cnt_3763_3764_add_4_14_lut, wdtick_cnt_3763_3764__i13, wdtick_cnt_3763_3764_add_4_14 }
ble_pack wdtick_cnt_3763_3764__i14_LC_15_6_5 { wdtick_cnt_3763_3764_add_4_15_lut, wdtick_cnt_3763_3764__i14, wdtick_cnt_3763_3764_add_4_15 }
ble_pack wdtick_cnt_3763_3764__i15_LC_15_6_6 { wdtick_cnt_3763_3764_add_4_16_lut, wdtick_cnt_3763_3764__i15, wdtick_cnt_3763_3764_add_4_16 }
ble_pack wdtick_cnt_3763_3764__i16_LC_15_6_7 { wdtick_cnt_3763_3764_add_4_17_lut, wdtick_cnt_3763_3764__i16, wdtick_cnt_3763_3764_add_4_17 }
clb_pack LT_15_6 { wdtick_cnt_3763_3764__i9_LC_15_6_0, wdtick_cnt_3763_3764__i10_LC_15_6_1, wdtick_cnt_3763_3764__i11_LC_15_6_2, wdtick_cnt_3763_3764__i12_LC_15_6_3, wdtick_cnt_3763_3764__i13_LC_15_6_4, wdtick_cnt_3763_3764__i14_LC_15_6_5, wdtick_cnt_3763_3764__i15_LC_15_6_6, wdtick_cnt_3763_3764__i16_LC_15_6_7 }
set_location LT_15_6 15 6
ble_pack wdtick_cnt_3763_3764__i17_LC_15_7_0 { wdtick_cnt_3763_3764_add_4_18_lut, wdtick_cnt_3763_3764__i17, wdtick_cnt_3763_3764_add_4_18 }
ble_pack wdtick_cnt_3763_3764__i18_LC_15_7_1 { wdtick_cnt_3763_3764_add_4_19_lut, wdtick_cnt_3763_3764__i18, wdtick_cnt_3763_3764_add_4_19 }
ble_pack wdtick_cnt_3763_3764__i19_LC_15_7_2 { wdtick_cnt_3763_3764_add_4_20_lut, wdtick_cnt_3763_3764__i19, wdtick_cnt_3763_3764_add_4_20 }
ble_pack wdtick_cnt_3763_3764__i20_LC_15_7_3 { wdtick_cnt_3763_3764_add_4_21_lut, wdtick_cnt_3763_3764__i20, wdtick_cnt_3763_3764_add_4_21 }
ble_pack wdtick_cnt_3763_3764__i21_LC_15_7_4 { wdtick_cnt_3763_3764_add_4_22_lut, wdtick_cnt_3763_3764__i21, wdtick_cnt_3763_3764_add_4_22 }
ble_pack wdtick_cnt_3763_3764__i22_LC_15_7_5 { wdtick_cnt_3763_3764_add_4_23_lut, wdtick_cnt_3763_3764__i22, wdtick_cnt_3763_3764_add_4_23 }
ble_pack wdtick_cnt_3763_3764__i23_LC_15_7_6 { wdtick_cnt_3763_3764_add_4_24_lut, wdtick_cnt_3763_3764__i23, wdtick_cnt_3763_3764_add_4_24 }
ble_pack wdtick_cnt_3763_3764__i24_LC_15_7_7 { wdtick_cnt_3763_3764_add_4_25_lut, wdtick_cnt_3763_3764__i24, wdtick_cnt_3763_3764_add_4_25 }
clb_pack LT_15_7 { wdtick_cnt_3763_3764__i17_LC_15_7_0, wdtick_cnt_3763_3764__i18_LC_15_7_1, wdtick_cnt_3763_3764__i19_LC_15_7_2, wdtick_cnt_3763_3764__i20_LC_15_7_3, wdtick_cnt_3763_3764__i21_LC_15_7_4, wdtick_cnt_3763_3764__i22_LC_15_7_5, wdtick_cnt_3763_3764__i23_LC_15_7_6, wdtick_cnt_3763_3764__i24_LC_15_7_7 }
set_location LT_15_7 15 7
ble_pack wdtick_cnt_3763_3764__i25_LC_15_8_0 { wdtick_cnt_3763_3764_add_4_26_lut, wdtick_cnt_3763_3764__i25 }
clb_pack LT_15_8 { wdtick_cnt_3763_3764__i25_LC_15_8_0 }
set_location LT_15_8 15 8
ble_pack comm_spi.data_rx_i7_LC_15_9_0 { comm_spi.i1_2_lut_3_lut, comm_spi.data_rx_i7 }
ble_pack comm_spi.data_rx_i6_LC_15_9_1 { comm_spi.i1_2_lut_3_lut_adj_38, comm_spi.data_rx_i6 }
ble_pack comm_spi.data_rx_i5_LC_15_9_2 { comm_spi.i1_2_lut_3_lut_adj_39, comm_spi.data_rx_i5 }
ble_pack comm_spi.data_rx_i4_LC_15_9_3 { comm_spi.i1_2_lut_3_lut_adj_40, comm_spi.data_rx_i4 }
ble_pack comm_spi.data_rx_i3_LC_15_9_4 { comm_spi.i1_2_lut_3_lut_adj_41, comm_spi.data_rx_i3 }
ble_pack comm_spi.data_rx_i2_LC_15_9_5 { comm_spi.i1_2_lut_3_lut_adj_42, comm_spi.data_rx_i2 }
ble_pack comm_spi.data_rx_i1_LC_15_9_6 { comm_spi.i1_2_lut_3_lut_adj_43, comm_spi.data_rx_i1 }
clb_pack LT_15_9 { comm_spi.data_rx_i7_LC_15_9_0, comm_spi.data_rx_i6_LC_15_9_1, comm_spi.data_rx_i5_LC_15_9_2, comm_spi.data_rx_i4_LC_15_9_3, comm_spi.data_rx_i3_LC_15_9_4, comm_spi.data_rx_i2_LC_15_9_5, comm_spi.data_rx_i1_LC_15_9_6 }
set_location LT_15_9 15 9
ble_pack clk_RTD_287_LC_15_10_0 { i1_2_lut_3_lut_adj_219, clk_RTD_287 }
ble_pack i19121_2_lut_LC_15_10_1 { i19121_2_lut }
ble_pack i19054_2_lut_3_lut_LC_15_10_2 { i19054_2_lut_3_lut }
ble_pack i12442_2_lut_LC_15_10_3 { i12442_2_lut }
ble_pack i15473_2_lut_3_lut_LC_15_10_4 { i15473_2_lut_3_lut }
ble_pack i18549_4_lut_LC_15_10_5 { i18549_4_lut }
ble_pack i1_2_lut_3_lut_adj_250_LC_15_10_6 { i1_2_lut_3_lut_adj_250 }
clb_pack LT_15_10 { clk_RTD_287_LC_15_10_0, i19121_2_lut_LC_15_10_1, i19054_2_lut_3_lut_LC_15_10_2, i12442_2_lut_LC_15_10_3, i15473_2_lut_3_lut_LC_15_10_4, i18549_4_lut_LC_15_10_5, i1_2_lut_3_lut_adj_250_LC_15_10_6 }
set_location LT_15_10 15 10
ble_pack n22461_bdd_4_lut_LC_15_11_0 { n22461_bdd_4_lut }
ble_pack i19172_2_lut_LC_15_11_1 { i19172_2_lut }
ble_pack comm_cmd_1__bdd_4_lut_19770_LC_15_11_2 { comm_cmd_1__bdd_4_lut_19770 }
ble_pack n22521_bdd_4_lut_LC_15_11_4 { n22521_bdd_4_lut }
ble_pack i1565241_i1_3_lut_LC_15_11_5 { i1565241_i1_3_lut }
ble_pack comm_buf_0__i4_LC_15_11_6 { i11779_3_lut, comm_buf_0__i4 }
clb_pack LT_15_11 { n22461_bdd_4_lut_LC_15_11_0, i19172_2_lut_LC_15_11_1, comm_cmd_1__bdd_4_lut_19770_LC_15_11_2, n22521_bdd_4_lut_LC_15_11_4, i1565241_i1_3_lut_LC_15_11_5, comm_buf_0__i4_LC_15_11_6 }
set_location LT_15_11 15 11
ble_pack n22485_bdd_4_lut_LC_15_12_1 { n22485_bdd_4_lut }
ble_pack mux_128_Mux_2_i26_3_lut_LC_15_12_2 { mux_128_Mux_2_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19716_LC_15_12_3 { comm_cmd_1__bdd_4_lut_19716 }
ble_pack n22455_bdd_4_lut_LC_15_12_4 { n22455_bdd_4_lut }
ble_pack i1564035_i1_3_lut_LC_15_12_5 { i1564035_i1_3_lut }
ble_pack comm_buf_0__i2_LC_15_12_6 { i11787_3_lut, comm_buf_0__i2 }
clb_pack LT_15_12 { n22485_bdd_4_lut_LC_15_12_1, mux_128_Mux_2_i26_3_lut_LC_15_12_2, comm_cmd_1__bdd_4_lut_19716_LC_15_12_3, n22455_bdd_4_lut_LC_15_12_4, i1564035_i1_3_lut_LC_15_12_5, comm_buf_0__i2_LC_15_12_6 }
set_location LT_15_12 15 12
ble_pack mux_128_Mux_0_i26_3_lut_LC_15_13_2 { mux_128_Mux_0_i26_3_lut }
ble_pack i18519_4_lut_LC_15_13_3 { i18519_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19828_LC_15_13_4 { comm_cmd_2__bdd_4_lut_19828 }
ble_pack n22581_bdd_4_lut_LC_15_13_5 { n22581_bdd_4_lut }
ble_pack comm_buf_0__i0_LC_15_13_6 { i11264_3_lut, comm_buf_0__i0 }
ble_pack i19282_4_lut_4_lut_LC_15_13_7 { i19282_4_lut_4_lut }
clb_pack LT_15_13 { mux_128_Mux_0_i26_3_lut_LC_15_13_2, i18519_4_lut_LC_15_13_3, comm_cmd_2__bdd_4_lut_19828_LC_15_13_4, n22581_bdd_4_lut_LC_15_13_5, comm_buf_0__i0_LC_15_13_6, i19282_4_lut_4_lut_LC_15_13_7 }
set_location LT_15_13 15 13
ble_pack comm_buf_1__i3_LC_15_14_0 { i11755_3_lut, comm_buf_1__i3 }
ble_pack comm_cmd_1__bdd_4_lut_19862_LC_15_14_1 { comm_cmd_1__bdd_4_lut_19862 }
ble_pack n22623_bdd_4_lut_LC_15_14_2 { n22623_bdd_4_lut }
ble_pack i1568859_i1_3_lut_LC_15_14_3 { i1568859_i1_3_lut }
ble_pack mux_129_Mux_3_i26_3_lut_LC_15_14_4 { mux_129_Mux_3_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19692_LC_15_14_5 { comm_cmd_1__bdd_4_lut_19692 }
ble_pack n22425_bdd_4_lut_LC_15_14_6 { n22425_bdd_4_lut }
clb_pack LT_15_14 { comm_buf_1__i3_LC_15_14_0, comm_cmd_1__bdd_4_lut_19862_LC_15_14_1, n22623_bdd_4_lut_LC_15_14_2, i1568859_i1_3_lut_LC_15_14_3, mux_129_Mux_3_i26_3_lut_LC_15_14_4, comm_cmd_1__bdd_4_lut_19692_LC_15_14_5, n22425_bdd_4_lut_LC_15_14_6 }
set_location LT_15_14 15 14
ble_pack data_index_i0_LC_15_15_0 { comm_state_3__I_0_354_Mux_0_i15_4_lut_data_index_i0_REP_LUT4_0, data_index_i0 }
ble_pack i4379_3_lut_LC_15_15_1 { i4379_3_lut }
ble_pack comm_state_3__I_0_354_Mux_0_i15_4_lut_LC_15_15_2 { comm_state_3__I_0_354_Mux_0_i15_4_lut }
ble_pack buf_control_i4_LC_15_15_3 { i12802_3_lut_4_lut, buf_control_i4 }
ble_pack buf_dds1_i0_LC_15_15_4 { i1_4_lut_adj_248, buf_dds1_i0 }
ble_pack mux_129_Mux_0_i16_3_lut_LC_15_15_5 { mux_129_Mux_0_i16_3_lut }
ble_pack i18530_3_lut_LC_15_15_6 { i18530_3_lut }
ble_pack buf_dds0_i0_LC_15_15_7 { i12780_3_lut, buf_dds0_i0 }
clb_pack LT_15_15 { data_index_i0_LC_15_15_0, i4379_3_lut_LC_15_15_1, comm_state_3__I_0_354_Mux_0_i15_4_lut_LC_15_15_2, buf_control_i4_LC_15_15_3, buf_dds1_i0_LC_15_15_4, mux_129_Mux_0_i16_3_lut_LC_15_15_5, i18530_3_lut_LC_15_15_6, buf_dds0_i0_LC_15_15_7 }
set_location LT_15_15 15 15
ble_pack mux_128_Mux_4_i23_3_lut_LC_15_16_0 { mux_128_Mux_4_i23_3_lut }
ble_pack mux_129_Mux_6_i16_3_lut_LC_15_16_1 { mux_129_Mux_6_i16_3_lut }
ble_pack i4272_2_lut_LC_15_16_4 { i4272_2_lut }
ble_pack i15206_4_lut_LC_15_16_5 { i15206_4_lut }
ble_pack i18635_3_lut_LC_15_16_6 { i18635_3_lut }
ble_pack buf_control_i6_LC_15_16_7 { i11_3_lut_4_lut, buf_control_i6 }
clb_pack LT_15_16 { mux_128_Mux_4_i23_3_lut_LC_15_16_0, mux_129_Mux_6_i16_3_lut_LC_15_16_1, i4272_2_lut_LC_15_16_4, i15206_4_lut_LC_15_16_5, i18635_3_lut_LC_15_16_6, buf_control_i6_LC_15_16_7 }
set_location LT_15_16 15 16
ble_pack SIG_DDS.CS_28_LC_15_18_0 { SIG_DDS.dds_state_2__I_0_i7_3_lut, SIG_DDS.CS_28 }
clb_pack LT_15_18 { SIG_DDS.CS_28_LC_15_18_0 }
set_location LT_15_18 15 18
ble_pack comm_state_3__I_0_354_Mux_9_i15_4_lut_LC_15_19_0 { comm_state_3__I_0_354_Mux_9_i15_4_lut }
clb_pack LT_15_19 { comm_state_3__I_0_354_Mux_9_i15_4_lut_LC_15_19_0 }
set_location LT_15_19 15 19
ble_pack comm_spi.MISO_48_12291_12292_reset_LC_16_2_0 { comm_spi.i12299_3_lut_comm_spi.MISO_48_12291_12292_reset_REP_LUT4_0, comm_spi.MISO_48_12291_12292_reset }
clb_pack LT_16_2 { comm_spi.MISO_48_12291_12292_reset_LC_16_2_0 }
set_location LT_16_2 16 2
ble_pack comm_spi.MISO_48_12291_12292_set_LC_16_3_0 { comm_spi.i12299_3_lut, comm_spi.MISO_48_12291_12292_set }
clb_pack LT_16_3 { comm_spi.MISO_48_12291_12292_set_LC_16_3_0 }
set_location LT_16_3 16 3
ble_pack i19344_2_lut_LC_16_4_1 { i19344_2_lut }
ble_pack ADC_VDC.i19397_2_lut_LC_16_4_2 { ADC_VDC.i19397_2_lut }
ble_pack ADC_VDC.SCLK_46_LC_16_4_3 { ADC_VDC.i16276_4_lut, ADC_VDC.SCLK_46 }
clb_pack LT_16_4 { i19344_2_lut_LC_16_4_1, ADC_VDC.i19397_2_lut_LC_16_4_2, ADC_VDC.SCLK_46_LC_16_4_3 }
set_location LT_16_4 16 4
ble_pack i19347_2_lut_LC_16_5_7 { i19347_2_lut }
clb_pack LT_16_5 { i19347_2_lut_LC_16_5_7 }
set_location LT_16_5 16 5
ble_pack flagcntwd_303_LC_16_6_0 { i15288_2_lut_flagcntwd_303_REP_LUT4_0, flagcntwd_303 }
ble_pack i18460_2_lut_LC_16_6_1 { i18460_2_lut }
ble_pack i1_4_lut_adj_277_LC_16_6_2 { i1_4_lut_adj_277 }
ble_pack i1_2_lut_adj_186_LC_16_6_3 { i1_2_lut_adj_186 }
ble_pack i1_2_lut_3_lut_adj_56_LC_16_6_4 { i1_2_lut_3_lut_adj_56 }
ble_pack i1_2_lut_adj_243_LC_16_6_5 { i1_2_lut_adj_243 }
ble_pack i1_4_lut_adj_289_LC_16_6_6 { i1_4_lut_adj_289 }
ble_pack i1_2_lut_3_lut_adj_45_LC_16_6_7 { i1_2_lut_3_lut_adj_45 }
clb_pack LT_16_6 { flagcntwd_303_LC_16_6_0, i18460_2_lut_LC_16_6_1, i1_4_lut_adj_277_LC_16_6_2, i1_2_lut_adj_186_LC_16_6_3, i1_2_lut_3_lut_adj_56_LC_16_6_4, i1_2_lut_adj_243_LC_16_6_5, i1_4_lut_adj_289_LC_16_6_6, i1_2_lut_3_lut_adj_45_LC_16_6_7 }
set_location LT_16_6 16 6
ble_pack comm_spi.data_tx_i4_12317_12318_set_LC_16_7_0 { comm_spi.i12315_3_lut, comm_spi.data_tx_i4_12317_12318_set }
ble_pack i12470_2_lut_LC_16_7_1 { i12470_2_lut }
ble_pack i12477_2_lut_LC_16_7_2 { i12477_2_lut }
ble_pack i9391_1_lut_LC_16_7_4 { i9391_1_lut }
ble_pack i15273_2_lut_LC_16_7_6 { i15273_2_lut }
ble_pack i19029_2_lut_LC_16_7_7 { i19029_2_lut }
clb_pack LT_16_7 { comm_spi.data_tx_i4_12317_12318_set_LC_16_7_0, i12470_2_lut_LC_16_7_1, i12477_2_lut_LC_16_7_2, i9391_1_lut_LC_16_7_4, i15273_2_lut_LC_16_7_6, i19029_2_lut_LC_16_7_7 }
set_location LT_16_7 16 7
ble_pack n22539_bdd_4_lut_LC_16_8_1 { n22539_bdd_4_lut }
ble_pack comm_tx_buf_i7_LC_16_8_2 { i18550_3_lut, comm_tx_buf_i7 }
ble_pack mux_137_Mux_7_i4_3_lut_LC_16_8_4 { mux_137_Mux_7_i4_3_lut }
ble_pack comm_spi.i19490_4_lut_3_lut_LC_16_8_5 { comm_spi.i19490_4_lut_3_lut }
ble_pack comm_spi.RESET_I_0_100_2_lut_LC_16_8_6 { comm_spi.RESET_I_0_100_2_lut }
ble_pack comm_spi.RESET_I_0_92_2_lut_LC_16_8_7 { comm_spi.RESET_I_0_92_2_lut }
clb_pack LT_16_8 { n22539_bdd_4_lut_LC_16_8_1, comm_tx_buf_i7_LC_16_8_2, mux_137_Mux_7_i4_3_lut_LC_16_8_4, comm_spi.i19490_4_lut_3_lut_LC_16_8_5, comm_spi.RESET_I_0_100_2_lut_LC_16_8_6, comm_spi.RESET_I_0_92_2_lut_LC_16_8_7 }
set_location LT_16_8 16 8
ble_pack comm_spi.data_valid_85_LC_16_9_0 { comm_spi.i1_2_lut, comm_spi.data_valid_85 }
clb_pack LT_16_9 { comm_spi.data_valid_85_LC_16_9_0 }
set_location LT_16_9 16 9
ble_pack comm_index_0__bdd_4_lut_19794_LC_16_10_0 { comm_index_0__bdd_4_lut_19794 }
ble_pack n22551_bdd_4_lut_LC_16_10_1 { n22551_bdd_4_lut }
ble_pack mux_137_Mux_4_i4_3_lut_LC_16_10_2 { mux_137_Mux_4_i4_3_lut }
ble_pack i18558_4_lut_LC_16_10_3 { i18558_4_lut }
ble_pack comm_tx_buf_i4_LC_16_10_4 { i18559_3_lut, comm_tx_buf_i4 }
ble_pack i19295_2_lut_3_lut_LC_16_10_5 { i19295_2_lut_3_lut }
ble_pack i19_4_lut_adj_290_LC_16_10_6 { i19_4_lut_adj_290 }
ble_pack i1_3_lut_adj_291_LC_16_10_7 { i1_3_lut_adj_291 }
clb_pack LT_16_10 { comm_index_0__bdd_4_lut_19794_LC_16_10_0, n22551_bdd_4_lut_LC_16_10_1, mux_137_Mux_4_i4_3_lut_LC_16_10_2, i18558_4_lut_LC_16_10_3, comm_tx_buf_i4_LC_16_10_4, i19295_2_lut_3_lut_LC_16_10_5, i19_4_lut_adj_290_LC_16_10_6, i1_3_lut_adj_291_LC_16_10_7 }
set_location LT_16_10 16 10
ble_pack mux_128_Mux_1_i26_3_lut_LC_16_11_0 { mux_128_Mux_1_i26_3_lut }
ble_pack i18633_4_lut_LC_16_11_1 { i18633_4_lut }
ble_pack comm_cmd_0__bdd_4_lut_19852_LC_16_11_2 { comm_cmd_0__bdd_4_lut_19852 }
ble_pack n22617_bdd_4_lut_LC_16_11_3 { n22617_bdd_4_lut }
ble_pack i18634_3_lut_LC_16_11_4 { i18634_3_lut }
ble_pack i1563432_i1_3_lut_LC_16_11_5 { i1563432_i1_3_lut }
ble_pack comm_buf_0__i1_LC_16_11_6 { i11791_3_lut, comm_buf_0__i1 }
ble_pack i41_4_lut_LC_16_11_7 { i41_4_lut }
clb_pack LT_16_11 { mux_128_Mux_1_i26_3_lut_LC_16_11_0, i18633_4_lut_LC_16_11_1, comm_cmd_0__bdd_4_lut_19852_LC_16_11_2, n22617_bdd_4_lut_LC_16_11_3, i18634_3_lut_LC_16_11_4, i1563432_i1_3_lut_LC_16_11_5, comm_buf_0__i1_LC_16_11_6, i41_4_lut_LC_16_11_7 }
set_location LT_16_11 16 11
ble_pack comm_index_0__bdd_4_lut_19784_LC_16_12_0 { comm_index_0__bdd_4_lut_19784 }
ble_pack i15538_2_lut_3_lut_LC_16_12_1 { i15538_2_lut_3_lut }
ble_pack i1_4_lut_4_lut_4_lut_LC_16_12_2 { i1_4_lut_4_lut_4_lut }
ble_pack mux_130_Mux_0_i30_3_lut_LC_16_12_3 { mux_130_Mux_0_i30_3_lut }
ble_pack comm_state_3__I_0_342_Mux_3_i7_4_lut_4_lut_LC_16_12_4 { comm_state_3__I_0_342_Mux_3_i7_4_lut_4_lut }
ble_pack i12449_2_lut_LC_16_12_5 { i12449_2_lut }
ble_pack i12456_2_lut_LC_16_12_6 { i12456_2_lut }
ble_pack comm_buf_6__i7_LC_16_12_7 { i12_4_lut_adj_128, comm_buf_6__i7 }
clb_pack LT_16_12 { comm_index_0__bdd_4_lut_19784_LC_16_12_0, i15538_2_lut_3_lut_LC_16_12_1, i1_4_lut_4_lut_4_lut_LC_16_12_2, mux_130_Mux_0_i30_3_lut_LC_16_12_3, comm_state_3__I_0_342_Mux_3_i7_4_lut_4_lut_LC_16_12_4, i12449_2_lut_LC_16_12_5, i12456_2_lut_LC_16_12_6, comm_buf_6__i7_LC_16_12_7 }
set_location LT_16_12 16 12
ble_pack n22515_bdd_4_lut_LC_16_13_0 { n22515_bdd_4_lut }
ble_pack comm_cmd_1__bdd_4_lut_19804_LC_16_13_1 { comm_cmd_1__bdd_4_lut_19804 }
ble_pack mux_129_Mux_6_i26_3_lut_LC_16_13_2 { mux_129_Mux_6_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19765_LC_16_13_3 { comm_cmd_1__bdd_4_lut_19765 }
ble_pack n22527_bdd_4_lut_LC_16_13_4 { n22527_bdd_4_lut }
ble_pack i1570668_i1_3_lut_LC_16_13_5 { i1570668_i1_3_lut }
ble_pack comm_buf_1__i6_LC_16_13_6 { i11743_3_lut, comm_buf_1__i6 }
clb_pack LT_16_13 { n22515_bdd_4_lut_LC_16_13_0, comm_cmd_1__bdd_4_lut_19804_LC_16_13_1, mux_129_Mux_6_i26_3_lut_LC_16_13_2, comm_cmd_1__bdd_4_lut_19765_LC_16_13_3, n22527_bdd_4_lut_LC_16_13_4, i1570668_i1_3_lut_LC_16_13_5, comm_buf_1__i6_LC_16_13_6 }
set_location LT_16_13 16 13
ble_pack mux_129_Mux_0_i26_3_lut_LC_16_14_0 { mux_129_Mux_0_i26_3_lut }
ble_pack i18534_4_lut_LC_16_14_1 { i18534_4_lut }
ble_pack comm_cmd_2__bdd_4_lut_19814_LC_16_14_2 { comm_cmd_2__bdd_4_lut_19814 }
ble_pack n22563_bdd_4_lut_LC_16_14_3 { n22563_bdd_4_lut }
ble_pack comm_buf_1__i0_LC_16_14_4 { i11268_3_lut, comm_buf_1__i0 }
ble_pack mux_129_Mux_0_i19_3_lut_LC_16_14_5 { mux_129_Mux_0_i19_3_lut }
ble_pack i18531_3_lut_LC_16_14_6 { i18531_3_lut }
ble_pack i18533_3_lut_LC_16_14_7 { i18533_3_lut }
clb_pack LT_16_14 { mux_129_Mux_0_i26_3_lut_LC_16_14_0, i18534_4_lut_LC_16_14_1, comm_cmd_2__bdd_4_lut_19814_LC_16_14_2, n22563_bdd_4_lut_LC_16_14_3, comm_buf_1__i0_LC_16_14_4, mux_129_Mux_0_i19_3_lut_LC_16_14_5, i18531_3_lut_LC_16_14_6, i18533_3_lut_LC_16_14_7 }
set_location LT_16_14 16 14
ble_pack n22431_bdd_4_lut_LC_16_15_0 { n22431_bdd_4_lut }
ble_pack mux_129_Mux_1_i26_3_lut_LC_16_15_2 { mux_129_Mux_1_i26_3_lut }
ble_pack comm_cmd_1__bdd_4_lut_19755_LC_16_15_3 { comm_cmd_1__bdd_4_lut_19755 }
ble_pack n22497_bdd_4_lut_LC_16_15_4 { n22497_bdd_4_lut }
ble_pack i1567653_i1_3_lut_LC_16_15_5 { i1567653_i1_3_lut }
ble_pack comm_buf_1__i1_LC_16_15_6 { i11763_3_lut, comm_buf_1__i1 }
ble_pack i1_2_lut_4_lut_adj_230_LC_16_15_7 { i1_2_lut_4_lut_adj_230 }
clb_pack LT_16_15 { n22431_bdd_4_lut_LC_16_15_0, mux_129_Mux_1_i26_3_lut_LC_16_15_2, comm_cmd_1__bdd_4_lut_19755_LC_16_15_3, n22497_bdd_4_lut_LC_16_15_4, i1567653_i1_3_lut_LC_16_15_5, comm_buf_1__i1_LC_16_15_6, i1_2_lut_4_lut_adj_230_LC_16_15_7 }
set_location LT_16_15 16 15
ble_pack comm_buf_1__i7_LC_16_16_0 { i11739_3_lut, comm_buf_1__i7 }
clb_pack LT_16_16 { comm_buf_1__i7_LC_16_16_0 }
set_location LT_16_16 16 16
ble_pack SIG_DDS.i19394_4_lut_LC_16_17_4 { SIG_DDS.i19394_4_lut }
ble_pack i15221_2_lut_2_lut_LC_16_17_5 { i15221_2_lut_2_lut }
clb_pack LT_16_17 { SIG_DDS.i19394_4_lut_LC_16_17_4, i15221_2_lut_2_lut_LC_16_17_5 }
set_location LT_16_17 16 17
ble_pack SIG_DDS.dds_state_i1_LC_16_18_0 { SIG_DDS.i12246_2_lut, SIG_DDS.dds_state_i1 }
clb_pack LT_16_18 { SIG_DDS.dds_state_i1_LC_16_18_0 }
set_location LT_16_18 16 18
ble_pack comm_spi.i12293_3_lut_LC_17_2_4 { comm_spi.i12293_3_lut }
clb_pack LT_17_2 { comm_spi.i12293_3_lut_LC_17_2_4 }
set_location LT_17_2 17 2
ble_pack ADC_VDC.i19395_4_lut_4_lut_LC_17_4_2 { ADC_VDC.i19395_4_lut_4_lut }
ble_pack comm_spi.i19480_4_lut_3_lut_LC_17_4_6 { comm_spi.i19480_4_lut_3_lut }
ble_pack comm_spi.i12285_3_lut_LC_17_4_7 { comm_spi.i12285_3_lut }
clb_pack LT_17_4 { ADC_VDC.i19395_4_lut_4_lut_LC_17_4_2, comm_spi.i19480_4_lut_3_lut_LC_17_4_6, comm_spi.i12285_3_lut_LC_17_4_7 }
set_location LT_17_4 17 4
ble_pack comm_spi.iclk_40_12283_12284_set_LC_17_5_0 { comm_spi.iclk_40_12283_12284_set_THRU_LUT4_0, comm_spi.iclk_40_12283_12284_set }
clb_pack LT_17_5 { comm_spi.iclk_40_12283_12284_set_LC_17_5_0 }
set_location LT_17_5 17 5
ble_pack i19131_4_lut_LC_17_6_2 { i19131_4_lut }
ble_pack comm_spi.i19510_4_lut_3_lut_LC_17_6_4 { comm_spi.i19510_4_lut_3_lut }
ble_pack comm_spi.i19485_4_lut_3_lut_LC_17_6_6 { comm_spi.i19485_4_lut_3_lut }
clb_pack LT_17_6 { i19131_4_lut_LC_17_6_2, comm_spi.i19510_4_lut_3_lut_LC_17_6_4, comm_spi.i19485_4_lut_3_lut_LC_17_6_6 }
set_location LT_17_6 17 6
ble_pack clk_cnt_3761_3762__i2_LC_17_7_0 { i17191_2_lut, clk_cnt_3761_3762__i2 }
ble_pack clk_cnt_3761_3762__i1_LC_17_7_1 { i17189_1_lut, clk_cnt_3761_3762__i1 }
clb_pack LT_17_7 { clk_cnt_3761_3762__i2_LC_17_7_0, clk_cnt_3761_3762__i1_LC_17_7_1 }
set_location LT_17_7 17 7
ble_pack comm_buf_4__i0_LC_17_8_0 { i11280_3_lut, comm_buf_4__i0 }
ble_pack comm_buf_4__i7_LC_17_8_1 { i11655_3_lut, comm_buf_4__i7 }
ble_pack comm_buf_4__i6_LC_17_8_2 { i11659_3_lut, comm_buf_4__i6 }
ble_pack comm_buf_4__i5_LC_17_8_3 { i11663_3_lut, comm_buf_4__i5 }
ble_pack comm_buf_4__i4_LC_17_8_4 { i11667_3_lut, comm_buf_4__i4 }
ble_pack comm_buf_4__i3_LC_17_8_5 { i11671_3_lut, comm_buf_4__i3 }
ble_pack comm_buf_4__i2_LC_17_8_6 { i11675_3_lut, comm_buf_4__i2 }
ble_pack comm_buf_4__i1_LC_17_8_7 { i11679_3_lut, comm_buf_4__i1 }
clb_pack LT_17_8 { comm_buf_4__i0_LC_17_8_0, comm_buf_4__i7_LC_17_8_1, comm_buf_4__i6_LC_17_8_2, comm_buf_4__i5_LC_17_8_3, comm_buf_4__i4_LC_17_8_4, comm_buf_4__i3_LC_17_8_5, comm_buf_4__i2_LC_17_8_6, comm_buf_4__i1_LC_17_8_7 }
set_location LT_17_8 17 8
ble_pack i18541_4_lut_LC_17_9_0 { i18541_4_lut }
ble_pack comm_state_i0_LC_17_9_1 { comm_state_3__I_0_342_Mux_0_i15_3_lut, comm_state_i0 }
ble_pack i19367_3_lut_LC_17_9_2 { i19367_3_lut }
ble_pack i18539_3_lut_LC_17_9_3 { i18539_3_lut }
ble_pack i1_4_lut_adj_301_LC_17_9_4 { i1_4_lut_adj_301 }
ble_pack i1_3_lut_4_lut_adj_304_LC_17_9_5 { i1_3_lut_4_lut_adj_304 }
ble_pack i1_2_lut_3_lut_adj_262_LC_17_9_6 { i1_2_lut_3_lut_adj_262 }
ble_pack i1_4_lut_adj_309_LC_17_9_7 { i1_4_lut_adj_309 }
clb_pack LT_17_9 { i18541_4_lut_LC_17_9_0, comm_state_i0_LC_17_9_1, i19367_3_lut_LC_17_9_2, i18539_3_lut_LC_17_9_3, i1_4_lut_adj_301_LC_17_9_4, i1_3_lut_4_lut_adj_304_LC_17_9_5, i1_2_lut_3_lut_adj_262_LC_17_9_6, i1_4_lut_adj_309_LC_17_9_7 }
set_location LT_17_9 17 9
ble_pack comm_index_0__bdd_4_lut_LC_17_10_0 { comm_index_0__bdd_4_lut }
ble_pack n22557_bdd_4_lut_LC_17_10_1 { n22557_bdd_4_lut }
ble_pack mux_137_Mux_3_i4_3_lut_LC_17_10_2 { mux_137_Mux_3_i4_3_lut }
ble_pack i18561_4_lut_LC_17_10_3 { i18561_4_lut }
ble_pack comm_tx_buf_i3_LC_17_10_4 { i18562_3_lut, comm_tx_buf_i3 }
ble_pack i19129_3_lut_4_lut_LC_17_10_5 { i19129_3_lut_4_lut }
ble_pack i48_4_lut_LC_17_10_6 { i48_4_lut }
ble_pack i1_3_lut_adj_294_LC_17_10_7 { i1_3_lut_adj_294 }
clb_pack LT_17_10 { comm_index_0__bdd_4_lut_LC_17_10_0, n22557_bdd_4_lut_LC_17_10_1, mux_137_Mux_3_i4_3_lut_LC_17_10_2, i18561_4_lut_LC_17_10_3, comm_tx_buf_i3_LC_17_10_4, i19129_3_lut_4_lut_LC_17_10_5, i48_4_lut_LC_17_10_6, i1_3_lut_adj_294_LC_17_10_7 }
set_location LT_17_10 17 10
ble_pack mux_137_Mux_2_i1_3_lut_LC_17_11_0 { mux_137_Mux_2_i1_3_lut }
ble_pack comm_tx_buf_i2_LC_17_11_1 { n22491_bdd_4_lut, comm_tx_buf_i2 }
ble_pack i19154_2_lut_LC_17_11_2 { i19154_2_lut }
ble_pack mux_137_Mux_2_i2_3_lut_LC_17_11_3 { mux_137_Mux_2_i2_3_lut }
ble_pack mux_137_Mux_2_i4_3_lut_LC_17_11_4 { mux_137_Mux_2_i4_3_lut }
ble_pack comm_index_1__bdd_4_lut_LC_17_11_5 { comm_index_1__bdd_4_lut }
ble_pack i1_2_lut_3_lut_adj_281_LC_17_11_6 { i1_2_lut_3_lut_adj_281 }
ble_pack i1_4_lut_adj_299_LC_17_11_7 { i1_4_lut_adj_299 }
clb_pack LT_17_11 { mux_137_Mux_2_i1_3_lut_LC_17_11_0, comm_tx_buf_i2_LC_17_11_1, i19154_2_lut_LC_17_11_2, mux_137_Mux_2_i2_3_lut_LC_17_11_3, mux_137_Mux_2_i4_3_lut_LC_17_11_4, comm_index_1__bdd_4_lut_LC_17_11_5, i1_2_lut_3_lut_adj_281_LC_17_11_6, i1_4_lut_adj_299_LC_17_11_7 }
set_location LT_17_11 17 11
ble_pack comm_tx_buf_i0_LC_17_12_0 { i18547_3_lut, comm_tx_buf_i0 }
ble_pack i18546_4_lut_LC_17_12_1 { i18546_4_lut }
ble_pack comm_index_0__bdd_4_lut_19779_LC_17_12_2 { comm_index_0__bdd_4_lut_19779 }
ble_pack n22533_bdd_4_lut_LC_17_12_3 { n22533_bdd_4_lut }
ble_pack i19137_3_lut_4_lut_LC_17_12_5 { i19137_3_lut_4_lut }
ble_pack i39_4_lut_LC_17_12_6 { i39_4_lut }
ble_pack i1_3_lut_adj_296_LC_17_12_7 { i1_3_lut_adj_296 }
clb_pack LT_17_12 { comm_tx_buf_i0_LC_17_12_0, i18546_4_lut_LC_17_12_1, comm_index_0__bdd_4_lut_19779_LC_17_12_2, n22533_bdd_4_lut_LC_17_12_3, i19137_3_lut_4_lut_LC_17_12_5, i39_4_lut_LC_17_12_6, i1_3_lut_adj_296_LC_17_12_7 }
set_location LT_17_12 17 12
ble_pack comm_buf_2__i0_LC_17_13_0 { i11272_3_lut, comm_buf_2__i0 }
ble_pack comm_buf_2__i7_LC_17_13_1 { i11711_3_lut, comm_buf_2__i7 }
ble_pack comm_buf_2__i6_LC_17_13_2 { i11715_3_lut, comm_buf_2__i6 }
ble_pack comm_buf_2__i5_LC_17_13_3 { i11719_3_lut, comm_buf_2__i5 }
ble_pack comm_buf_2__i4_LC_17_13_4 { i11723_3_lut, comm_buf_2__i4 }
ble_pack comm_buf_2__i3_LC_17_13_5 { i11727_3_lut, comm_buf_2__i3 }
ble_pack comm_buf_2__i2_LC_17_13_6 { i11731_3_lut, comm_buf_2__i2 }
ble_pack comm_buf_2__i1_LC_17_13_7 { i11735_3_lut, comm_buf_2__i1 }
clb_pack LT_17_13 { comm_buf_2__i0_LC_17_13_0, comm_buf_2__i7_LC_17_13_1, comm_buf_2__i6_LC_17_13_2, comm_buf_2__i5_LC_17_13_3, comm_buf_2__i4_LC_17_13_4, comm_buf_2__i3_LC_17_13_5, comm_buf_2__i2_LC_17_13_6, comm_buf_2__i1_LC_17_13_7 }
set_location LT_17_13 17 13
ble_pack i1_2_lut_3_lut_adj_57_LC_17_14_1 { i1_2_lut_3_lut_adj_57 }
ble_pack acadc_skipCount_i10_LC_17_14_2 { i12843_3_lut_4_lut, acadc_skipCount_i10 }
ble_pack i19161_2_lut_LC_17_14_3 { i19161_2_lut }
ble_pack mux_128_Mux_2_i23_3_lut_LC_17_14_4 { mux_128_Mux_2_i23_3_lut }
ble_pack comm_buf_6__i0_LC_17_14_6 { i12_4_lut_adj_233, comm_buf_6__i0 }
ble_pack comm_buf_6__i3_LC_17_14_7 { i12_4_lut_adj_136, comm_buf_6__i3 }
clb_pack LT_17_14 { i1_2_lut_3_lut_adj_57_LC_17_14_1, acadc_skipCount_i10_LC_17_14_2, i19161_2_lut_LC_17_14_3, mux_128_Mux_2_i23_3_lut_LC_17_14_4, comm_buf_6__i0_LC_17_14_6, comm_buf_6__i3_LC_17_14_7 }
set_location LT_17_14 17 14
ble_pack i18641_3_lut_LC_17_15_1 { i18641_3_lut }
ble_pack mux_129_Mux_7_i26_3_lut_LC_17_15_2 { mux_129_Mux_7_i26_3_lut }
ble_pack i18642_4_lut_LC_17_15_3 { i18642_4_lut }
ble_pack comm_length_i0_LC_17_15_4 { mux_127_Mux_0_i30_4_lut_4_lut, comm_length_i0 }
ble_pack comm_length_i1_LC_17_15_5 { i19282_4_lut_4_lut_comm_length_i1_REP_LUT4_0, comm_length_i1 }
ble_pack i2_3_lut_adj_298_LC_17_15_7 { i2_3_lut_adj_298 }
clb_pack LT_17_15 { i18641_3_lut_LC_17_15_1, mux_129_Mux_7_i26_3_lut_LC_17_15_2, i18642_4_lut_LC_17_15_3, comm_length_i0_LC_17_15_4, comm_length_i1_LC_17_15_5, i2_3_lut_adj_298_LC_17_15_7 }
set_location LT_17_15 17 15
ble_pack acadc_skipCount_i12_LC_17_16_0 { i12845_3_lut_4_lut, acadc_skipCount_i12 }
ble_pack comm_cmd_2__bdd_4_lut_LC_17_16_2 { comm_cmd_2__bdd_4_lut }
ble_pack n22599_bdd_4_lut_LC_17_16_3 { n22599_bdd_4_lut }
ble_pack buf_dds1_i6_LC_17_16_4 { i13449_4_lut, buf_dds1_i6 }
ble_pack i1_4_lut_adj_245_LC_17_16_6 { i1_4_lut_adj_245 }
ble_pack i1_2_lut_3_lut_4_lut_LC_17_16_7 { i1_2_lut_3_lut_4_lut }
clb_pack LT_17_16 { acadc_skipCount_i12_LC_17_16_0, comm_cmd_2__bdd_4_lut_LC_17_16_2, n22599_bdd_4_lut_LC_17_16_3, buf_dds1_i6_LC_17_16_4, i1_4_lut_adj_245_LC_17_16_6, i1_2_lut_3_lut_4_lut_LC_17_16_7 }
set_location LT_17_16 17 16
ble_pack comm_clear_301_LC_17_17_0 { i15285_2_lut_3_lut, comm_clear_301 }
clb_pack LT_17_17 { comm_clear_301_LC_17_17_0 }
set_location LT_17_17 17 17
ble_pack comm_spi.iclk_40_12283_12284_reset_LC_18_4_6 { comm_spi.iclk_40_12283_12284_reset_THRU_LUT4_0, comm_spi.iclk_40_12283_12284_reset }
clb_pack LT_18_4 { comm_spi.iclk_40_12283_12284_reset_LC_18_4_6 }
set_location LT_18_4 18 4
ble_pack comm_spi.RESET_I_0_90_2_lut_LC_18_5_5 { comm_spi.RESET_I_0_90_2_lut }
ble_pack comm_spi.RESET_I_0_91_2_lut_LC_18_5_6 { comm_spi.RESET_I_0_91_2_lut }
clb_pack LT_18_5 { comm_spi.RESET_I_0_90_2_lut_LC_18_5_5, comm_spi.RESET_I_0_91_2_lut_LC_18_5_6 }
set_location LT_18_5 18 5
ble_pack i1_2_lut_adj_213_LC_18_6_5 { i1_2_lut_adj_213 }
clb_pack LT_18_6 { i1_2_lut_adj_213_LC_18_6_5 }
set_location LT_18_6 18 6
ble_pack comm_buf_5__i0_LC_18_7_0 { i11284_3_lut, comm_buf_5__i0 }
ble_pack comm_buf_5__i7_LC_18_7_1 { i11627_3_lut, comm_buf_5__i7 }
ble_pack comm_buf_5__i6_LC_18_7_2 { i11631_3_lut, comm_buf_5__i6 }
ble_pack comm_buf_5__i5_LC_18_7_3 { i11635_3_lut, comm_buf_5__i5 }
ble_pack comm_buf_5__i4_LC_18_7_4 { i11639_3_lut, comm_buf_5__i4 }
ble_pack comm_buf_5__i3_LC_18_7_5 { i11643_3_lut, comm_buf_5__i3 }
ble_pack comm_buf_5__i2_LC_18_7_6 { i11647_3_lut, comm_buf_5__i2 }
ble_pack comm_buf_5__i1_LC_18_7_7 { i11651_3_lut, comm_buf_5__i1 }
clb_pack LT_18_7 { comm_buf_5__i0_LC_18_7_0, comm_buf_5__i7_LC_18_7_1, comm_buf_5__i6_LC_18_7_2, comm_buf_5__i5_LC_18_7_3, comm_buf_5__i4_LC_18_7_4, comm_buf_5__i3_LC_18_7_5, comm_buf_5__i2_LC_18_7_6, comm_buf_5__i1_LC_18_7_7 }
set_location LT_18_7 18 7
ble_pack comm_state_1__bdd_4_lut_LC_18_8_0 { comm_state_1__bdd_4_lut }
ble_pack comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut_LC_18_8_1 { comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut }
ble_pack n22611_bdd_4_lut_LC_18_8_2 { n22611_bdd_4_lut }
ble_pack i227_2_lut_LC_18_8_3 { i227_2_lut }
ble_pack comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut_LC_18_8_4 { comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut }
ble_pack i2_3_lut_4_lut_LC_18_8_5 { i2_3_lut_4_lut }
ble_pack i1_4_lut_adj_302_LC_18_8_6 { i1_4_lut_adj_302 }
ble_pack comm_state_i1_LC_18_8_7 { comm_state_3__I_0_342_Mux_1_i15_4_lut, comm_state_i1 }
clb_pack LT_18_8 { comm_state_1__bdd_4_lut_LC_18_8_0, comm_state_3__I_0_342_Mux_1_i2_3_lut_4_lut_LC_18_8_1, n22611_bdd_4_lut_LC_18_8_2, i227_2_lut_LC_18_8_3, comm_state_3__I_0_342_Mux_1_i8_3_lut_4_lut_LC_18_8_4, i2_3_lut_4_lut_LC_18_8_5, i1_4_lut_adj_302_LC_18_8_6, comm_state_i1_LC_18_8_7 }
set_location LT_18_8 18 8
ble_pack i2_4_lut_adj_303_LC_18_9_0 { i2_4_lut_adj_303 }
ble_pack i1_4_lut_LC_18_9_1 { i1_4_lut }
ble_pack i1_4_lut_4_lut_adj_312_LC_18_9_2 { i1_4_lut_4_lut_adj_312 }
ble_pack i1_4_lut_adj_297_LC_18_9_3 { i1_4_lut_adj_297 }
ble_pack i15288_2_lut_LC_18_9_4 { i15288_2_lut }
ble_pack i2_3_lut_4_lut_adj_305_LC_18_9_5 { i2_3_lut_4_lut_adj_305 }
ble_pack i1_4_lut_adj_46_LC_18_9_6 { i1_4_lut_adj_46 }
ble_pack i2_3_lut_adj_314_LC_18_9_7 { i2_3_lut_adj_314 }
clb_pack LT_18_9 { i2_4_lut_adj_303_LC_18_9_0, i1_4_lut_LC_18_9_1, i1_4_lut_4_lut_adj_312_LC_18_9_2, i1_4_lut_adj_297_LC_18_9_3, i15288_2_lut_LC_18_9_4, i2_3_lut_4_lut_adj_305_LC_18_9_5, i1_4_lut_adj_46_LC_18_9_6, i2_3_lut_adj_314_LC_18_9_7 }
set_location LT_18_9 18 9
ble_pack i1_3_lut_4_lut_LC_18_10_3 { i1_3_lut_4_lut }
ble_pack comm_state_i3_LC_18_10_4 { comm_state_3__I_0_342_Mux_3_i15_4_lut, comm_state_i3 }
ble_pack i18492_3_lut_LC_18_10_5 { i18492_3_lut }
ble_pack i1_4_lut_adj_308_LC_18_10_6 { i1_4_lut_adj_308 }
ble_pack i1_2_lut_3_lut_adj_49_LC_18_10_7 { i1_2_lut_3_lut_adj_49 }
clb_pack LT_18_10 { i1_3_lut_4_lut_LC_18_10_3, comm_state_i3_LC_18_10_4, i18492_3_lut_LC_18_10_5, i1_4_lut_adj_308_LC_18_10_6, i1_2_lut_3_lut_adj_49_LC_18_10_7 }
set_location LT_18_10 18 10
ble_pack comm_buf_3__i0_LC_18_11_0 { i11276_3_lut, comm_buf_3__i0 }
ble_pack comm_buf_3__i7_LC_18_11_1 { i11683_3_lut, comm_buf_3__i7 }
ble_pack comm_buf_3__i6_LC_18_11_2 { i11687_3_lut, comm_buf_3__i6 }
ble_pack comm_buf_3__i5_LC_18_11_3 { i11691_3_lut, comm_buf_3__i5 }
ble_pack comm_buf_3__i4_LC_18_11_4 { i11695_3_lut, comm_buf_3__i4 }
ble_pack comm_buf_3__i3_LC_18_11_5 { i11699_3_lut, comm_buf_3__i3 }
ble_pack comm_buf_3__i2_LC_18_11_6 { i11703_3_lut, comm_buf_3__i2 }
ble_pack comm_buf_3__i1_LC_18_11_7 { i11707_3_lut, comm_buf_3__i1 }
clb_pack LT_18_11 { comm_buf_3__i0_LC_18_11_0, comm_buf_3__i7_LC_18_11_1, comm_buf_3__i6_LC_18_11_2, comm_buf_3__i5_LC_18_11_3, comm_buf_3__i4_LC_18_11_4, comm_buf_3__i3_LC_18_11_5, comm_buf_3__i2_LC_18_11_6, comm_buf_3__i1_LC_18_11_7 }
set_location LT_18_11 18 11
ble_pack mux_137_Mux_6_i4_3_lut_LC_18_12_0 { mux_137_Mux_6_i4_3_lut }
ble_pack comm_index_0__bdd_4_lut_19789_LC_18_12_1 { comm_index_0__bdd_4_lut_19789 }
ble_pack n22545_bdd_4_lut_LC_18_12_2 { n22545_bdd_4_lut }
ble_pack i12463_2_lut_LC_18_12_3 { i12463_2_lut }
ble_pack comm_buf_6__i2_LC_18_12_4 { i12_4_lut_adj_165, comm_buf_6__i2 }
ble_pack mux_137_Mux_0_i4_3_lut_LC_18_12_5 { mux_137_Mux_0_i4_3_lut }
ble_pack mux_137_Mux_1_i4_3_lut_LC_18_12_6 { mux_137_Mux_1_i4_3_lut }
ble_pack i12491_3_lut_LC_18_12_7 { i12491_3_lut }
clb_pack LT_18_12 { mux_137_Mux_6_i4_3_lut_LC_18_12_0, comm_index_0__bdd_4_lut_19789_LC_18_12_1, n22545_bdd_4_lut_LC_18_12_2, i12463_2_lut_LC_18_12_3, comm_buf_6__i2_LC_18_12_4, mux_137_Mux_0_i4_3_lut_LC_18_12_5, mux_137_Mux_1_i4_3_lut_LC_18_12_6, i12491_3_lut_LC_18_12_7 }
set_location LT_18_12 18 12
ble_pack i19086_2_lut_LC_18_13_3 { i19086_2_lut }
ble_pack comm_index_1__bdd_4_lut_19741_LC_18_13_4 { comm_index_1__bdd_4_lut_19741 }
ble_pack comm_tx_buf_i1_LC_18_13_5 { n22419_bdd_4_lut, comm_tx_buf_i1 }
ble_pack i2_2_lut_3_lut_adj_284_LC_18_13_6 { i2_2_lut_3_lut_adj_284 }
ble_pack i1_4_lut_adj_232_LC_18_13_7 { i1_4_lut_adj_232 }
clb_pack LT_18_13 { i19086_2_lut_LC_18_13_3, comm_index_1__bdd_4_lut_19741_LC_18_13_4, comm_tx_buf_i1_LC_18_13_5, i2_2_lut_3_lut_adj_284_LC_18_13_6, i1_4_lut_adj_232_LC_18_13_7 }
set_location LT_18_13 18 13
ble_pack i18555_4_lut_LC_18_14_1 { i18555_4_lut }
ble_pack comm_tx_buf_i6_LC_18_14_2 { i18556_3_lut, comm_tx_buf_i6 }
ble_pack i15197_3_lut_LC_18_14_3 { i15197_3_lut }
ble_pack i18543_4_lut_LC_18_14_4 { i18543_4_lut }
ble_pack comm_tx_buf_i5_LC_18_14_5 { i18544_3_lut, comm_tx_buf_i5 }
clb_pack LT_18_14 { i18555_4_lut_LC_18_14_1, comm_tx_buf_i6_LC_18_14_2, i15197_3_lut_LC_18_14_3, i18543_4_lut_LC_18_14_4, comm_tx_buf_i5_LC_18_14_5 }
set_location LT_18_14 18 14
ble_pack i6_4_lut_adj_274_LC_18_15_0 { i6_4_lut_adj_274 }
ble_pack i15361_2_lut_LC_18_15_1 { i15361_2_lut }
ble_pack i5_4_lut_adj_273_LC_18_15_2 { i5_4_lut_adj_273 }
ble_pack dds0_mclk_294_LC_18_15_3 { i1_3_lut, dds0_mclk_294 }
ble_pack clk_16MHz_I_0_3_lut_LC_18_15_4 { clk_16MHz_I_0_3_lut }
ble_pack i5_4_lut_adj_65_LC_18_15_6 { i5_4_lut_adj_65 }
ble_pack i2_2_lut_3_lut_adj_272_LC_18_15_7 { i2_2_lut_3_lut_adj_272 }
clb_pack LT_18_15 { i6_4_lut_adj_274_LC_18_15_0, i15361_2_lut_LC_18_15_1, i5_4_lut_adj_273_LC_18_15_2, dds0_mclk_294_LC_18_15_3, clk_16MHz_I_0_3_lut_LC_18_15_4, i5_4_lut_adj_65_LC_18_15_6, i2_2_lut_3_lut_adj_272_LC_18_15_7 }
set_location LT_18_15 18 15
ble_pack dds0_mclkcnt_i7_3772__i0_LC_18_16_0 { dds0_mclkcnt_i7_3772_add_4_2_lut, dds0_mclkcnt_i7_3772__i0, dds0_mclkcnt_i7_3772_add_4_2 }
ble_pack dds0_mclkcnt_i7_3772__i1_LC_18_16_1 { dds0_mclkcnt_i7_3772_add_4_3_lut, dds0_mclkcnt_i7_3772__i1, dds0_mclkcnt_i7_3772_add_4_3 }
ble_pack dds0_mclkcnt_i7_3772__i2_LC_18_16_2 { dds0_mclkcnt_i7_3772_add_4_4_lut, dds0_mclkcnt_i7_3772__i2, dds0_mclkcnt_i7_3772_add_4_4 }
ble_pack dds0_mclkcnt_i7_3772__i3_LC_18_16_3 { dds0_mclkcnt_i7_3772_add_4_5_lut, dds0_mclkcnt_i7_3772__i3, dds0_mclkcnt_i7_3772_add_4_5 }
ble_pack dds0_mclkcnt_i7_3772__i4_LC_18_16_4 { dds0_mclkcnt_i7_3772_add_4_6_lut, dds0_mclkcnt_i7_3772__i4, dds0_mclkcnt_i7_3772_add_4_6 }
ble_pack dds0_mclkcnt_i7_3772__i5_LC_18_16_5 { dds0_mclkcnt_i7_3772_add_4_7_lut, dds0_mclkcnt_i7_3772__i5, dds0_mclkcnt_i7_3772_add_4_7 }
ble_pack dds0_mclkcnt_i7_3772__i6_LC_18_16_6 { dds0_mclkcnt_i7_3772_add_4_8_lut, dds0_mclkcnt_i7_3772__i6, dds0_mclkcnt_i7_3772_add_4_8 }
ble_pack dds0_mclkcnt_i7_3772__i7_LC_18_16_7 { dds0_mclkcnt_i7_3772_add_4_9_lut, dds0_mclkcnt_i7_3772__i7 }
clb_pack LT_18_16 { dds0_mclkcnt_i7_3772__i0_LC_18_16_0, dds0_mclkcnt_i7_3772__i1_LC_18_16_1, dds0_mclkcnt_i7_3772__i2_LC_18_16_2, dds0_mclkcnt_i7_3772__i3_LC_18_16_3, dds0_mclkcnt_i7_3772__i4_LC_18_16_4, dds0_mclkcnt_i7_3772__i5_LC_18_16_5, dds0_mclkcnt_i7_3772__i6_LC_18_16_6, dds0_mclkcnt_i7_3772__i7_LC_18_16_7 }
set_location LT_18_16 18 16
ble_pack i12205_2_lut_LC_18_17_3 { i12205_2_lut }
clb_pack LT_18_17 { i12205_2_lut_LC_18_17_3 }
set_location LT_18_17 18 17
ble_pack comm_spi.data_tx_i3_12313_12314_set_LC_19_5_0 { comm_spi.i12311_3_lut, comm_spi.data_tx_i3_12313_12314_set }
ble_pack comm_spi.RESET_I_0_89_2_lut_LC_19_5_1 { comm_spi.RESET_I_0_89_2_lut }
ble_pack comm_spi.RESET_I_0_96_2_lut_LC_19_5_2 { comm_spi.RESET_I_0_96_2_lut }
clb_pack LT_19_5 { comm_spi.data_tx_i3_12313_12314_set_LC_19_5_0, comm_spi.RESET_I_0_89_2_lut_LC_19_5_1, comm_spi.RESET_I_0_96_2_lut_LC_19_5_2 }
set_location LT_19_5 19 5
ble_pack ADC_VDC.genclk.div_state_i1_LC_19_6_1 { ADC_VDC.genclk.i12090_2_lut, ADC_VDC.genclk.div_state_i1 }
ble_pack ADC_VDC.genclk.i19403_2_lut_LC_19_6_3 { ADC_VDC.genclk.i19403_2_lut }
ble_pack ADC_VDC.i1_2_lut_adj_26_LC_19_6_4 { ADC_VDC.i1_2_lut_adj_26 }
ble_pack ADC_VDC.i16282_4_lut_LC_19_6_5 { ADC_VDC.i16282_4_lut }
clb_pack LT_19_6 { ADC_VDC.genclk.div_state_i1_LC_19_6_1, ADC_VDC.genclk.i19403_2_lut_LC_19_6_3, ADC_VDC.i1_2_lut_adj_26_LC_19_6_4, ADC_VDC.i16282_4_lut_LC_19_6_5 }
set_location LT_19_6 19 6
ble_pack ADC_VDC.genclk.t0off_i0_LC_19_7_0 { ADC_VDC.genclk.add_33_2_lut, ADC_VDC.genclk.t0off_i0, ADC_VDC.genclk.add_33_2 }
ble_pack ADC_VDC.genclk.t0off_i1_LC_19_7_1 { ADC_VDC.genclk.add_33_3_lut, ADC_VDC.genclk.t0off_i1, ADC_VDC.genclk.add_33_3 }
ble_pack ADC_VDC.genclk.t0off_i2_LC_19_7_2 { ADC_VDC.genclk.add_33_4_lut, ADC_VDC.genclk.t0off_i2, ADC_VDC.genclk.add_33_4 }
ble_pack ADC_VDC.genclk.t0off_i3_LC_19_7_3 { ADC_VDC.genclk.add_33_5_lut, ADC_VDC.genclk.t0off_i3, ADC_VDC.genclk.add_33_5 }
ble_pack ADC_VDC.genclk.t0off_i4_LC_19_7_4 { ADC_VDC.genclk.add_33_6_lut, ADC_VDC.genclk.t0off_i4, ADC_VDC.genclk.add_33_6 }
ble_pack ADC_VDC.genclk.t0off_i5_LC_19_7_5 { ADC_VDC.genclk.add_33_7_lut, ADC_VDC.genclk.t0off_i5, ADC_VDC.genclk.add_33_7 }
ble_pack ADC_VDC.genclk.t0off_i6_LC_19_7_6 { ADC_VDC.genclk.add_33_8_lut, ADC_VDC.genclk.t0off_i6, ADC_VDC.genclk.add_33_8 }
ble_pack ADC_VDC.genclk.t0off_i7_LC_19_7_7 { ADC_VDC.genclk.add_33_9_lut, ADC_VDC.genclk.t0off_i7, ADC_VDC.genclk.add_33_9 }
clb_pack LT_19_7 { ADC_VDC.genclk.t0off_i0_LC_19_7_0, ADC_VDC.genclk.t0off_i1_LC_19_7_1, ADC_VDC.genclk.t0off_i2_LC_19_7_2, ADC_VDC.genclk.t0off_i3_LC_19_7_3, ADC_VDC.genclk.t0off_i4_LC_19_7_4, ADC_VDC.genclk.t0off_i5_LC_19_7_5, ADC_VDC.genclk.t0off_i6_LC_19_7_6, ADC_VDC.genclk.t0off_i7_LC_19_7_7 }
set_location LT_19_7 19 7
ble_pack ADC_VDC.genclk.t0off_i8_LC_19_8_0 { ADC_VDC.genclk.add_33_10_lut, ADC_VDC.genclk.t0off_i8, ADC_VDC.genclk.add_33_10 }
ble_pack ADC_VDC.genclk.t0off_i9_LC_19_8_1 { ADC_VDC.genclk.add_33_11_lut, ADC_VDC.genclk.t0off_i9, ADC_VDC.genclk.add_33_11 }
ble_pack ADC_VDC.genclk.t0off_i10_LC_19_8_2 { ADC_VDC.genclk.add_33_12_lut, ADC_VDC.genclk.t0off_i10, ADC_VDC.genclk.add_33_12 }
ble_pack ADC_VDC.genclk.t0off_i11_LC_19_8_3 { ADC_VDC.genclk.add_33_13_lut, ADC_VDC.genclk.t0off_i11, ADC_VDC.genclk.add_33_13 }
ble_pack ADC_VDC.genclk.t0off_i12_LC_19_8_4 { ADC_VDC.genclk.add_33_14_lut, ADC_VDC.genclk.t0off_i12, ADC_VDC.genclk.add_33_14 }
ble_pack ADC_VDC.genclk.t0off_i13_LC_19_8_5 { ADC_VDC.genclk.add_33_15_lut, ADC_VDC.genclk.t0off_i13, ADC_VDC.genclk.add_33_15 }
ble_pack ADC_VDC.genclk.t0off_i14_LC_19_8_6 { ADC_VDC.genclk.add_33_16_lut, ADC_VDC.genclk.t0off_i14, ADC_VDC.genclk.add_33_16 }
ble_pack ADC_VDC.genclk.t0off_i15_LC_19_8_7 { ADC_VDC.genclk.add_33_17_lut, ADC_VDC.genclk.t0off_i15 }
clb_pack LT_19_8 { ADC_VDC.genclk.t0off_i8_LC_19_8_0, ADC_VDC.genclk.t0off_i9_LC_19_8_1, ADC_VDC.genclk.t0off_i10_LC_19_8_2, ADC_VDC.genclk.t0off_i11_LC_19_8_3, ADC_VDC.genclk.t0off_i12_LC_19_8_4, ADC_VDC.genclk.t0off_i13_LC_19_8_5, ADC_VDC.genclk.t0off_i14_LC_19_8_6, ADC_VDC.genclk.t0off_i15_LC_19_8_7 }
set_location LT_19_8 19 8
ble_pack i19104_2_lut_3_lut_LC_19_9_0 { i19104_2_lut_3_lut }
ble_pack i2_2_lut_adj_306_LC_19_9_1 { i2_2_lut_adj_306 }
ble_pack i19264_4_lut_4_lut_LC_19_9_2 { i19264_4_lut_4_lut }
ble_pack i19433_4_lut_LC_19_9_3 { i19433_4_lut }
ble_pack comm_length_i2_LC_19_9_4 { i12_3_lut, comm_length_i2 }
ble_pack i3881_2_lut_3_lut_LC_19_9_5 { i3881_2_lut_3_lut }
ble_pack i4211_2_lut_LC_19_9_6 { i4211_2_lut }
ble_pack i2_4_lut_4_lut_LC_19_9_7 { i2_4_lut_4_lut }
clb_pack LT_19_9 { i19104_2_lut_3_lut_LC_19_9_0, i2_2_lut_adj_306_LC_19_9_1, i19264_4_lut_4_lut_LC_19_9_2, i19433_4_lut_LC_19_9_3, comm_length_i2_LC_19_9_4, i3881_2_lut_3_lut_LC_19_9_5, i4211_2_lut_LC_19_9_6, i2_4_lut_4_lut_LC_19_9_7 }
set_location LT_19_9 19 9
ble_pack comm_index_i1_LC_19_10_0 { i3887_2_lut_4_lut, comm_index_i1 }
ble_pack comm_index_i0_LC_19_10_1 { i3879_2_lut_3_lut, comm_index_i0 }
ble_pack comm_index_i2_LC_19_10_2 { i3894_3_lut, comm_index_i2 }
clb_pack LT_19_10 { comm_index_i1_LC_19_10_0, comm_index_i0_LC_19_10_1, comm_index_i2_LC_19_10_2 }
set_location LT_19_10 19 10
ble_pack comm_spi.data_tx_i5_12321_12322_set_LC_19_11_0 { comm_spi.i12319_3_lut, comm_spi.data_tx_i5_12321_12322_set }
ble_pack i19106_2_lut_LC_19_11_2 { i19106_2_lut }
clb_pack LT_19_11 { comm_spi.data_tx_i5_12321_12322_set_LC_19_11_0, i19106_2_lut_LC_19_11_2 }
set_location LT_19_11 19 11
ble_pack comm_spi.RESET_I_0_102_2_lut_LC_19_12_0 { comm_spi.RESET_I_0_102_2_lut }
ble_pack comm_spi.i19515_4_lut_3_lut_LC_19_12_1 { comm_spi.i19515_4_lut_3_lut }
ble_pack comm_index_2__bdd_4_lut_LC_19_12_2 { comm_index_2__bdd_4_lut }
ble_pack n22503_bdd_4_lut_LC_19_12_3 { n22503_bdd_4_lut }
ble_pack comm_spi.RESET_I_0_94_2_lut_LC_19_12_4 { comm_spi.RESET_I_0_94_2_lut }
ble_pack comm_buf_6__i4_LC_19_12_5 { i12_4_lut_adj_133, comm_buf_6__i4 }
ble_pack mux_137_Mux_1_i2_3_lut_LC_19_12_6 { mux_137_Mux_1_i2_3_lut }
clb_pack LT_19_12 { comm_spi.RESET_I_0_102_2_lut_LC_19_12_0, comm_spi.i19515_4_lut_3_lut_LC_19_12_1, comm_index_2__bdd_4_lut_LC_19_12_2, n22503_bdd_4_lut_LC_19_12_3, comm_spi.RESET_I_0_94_2_lut_LC_19_12_4, comm_buf_6__i4_LC_19_12_5, mux_137_Mux_1_i2_3_lut_LC_19_12_6 }
set_location LT_19_12 19 12
ble_pack mux_137_Mux_1_i1_3_lut_LC_19_13_1 { mux_137_Mux_1_i1_3_lut }
ble_pack comm_buf_6__i5_LC_19_13_5 { i12_4_lut_adj_131, comm_buf_6__i5 }
ble_pack i19164_2_lut_LC_19_13_6 { i19164_2_lut }
clb_pack LT_19_13 { mux_137_Mux_1_i1_3_lut_LC_19_13_1, comm_buf_6__i5_LC_19_13_5, i19164_2_lut_LC_19_13_6 }
set_location LT_19_13 19 13
ble_pack comm_buf_6__i6_LC_19_14_0 { i12_4_lut_adj_130, comm_buf_6__i6 }
ble_pack i3_3_lut_LC_19_14_4 { i3_3_lut }
ble_pack comm_spi.RESET_I_0_104_2_lut_LC_19_14_6 { comm_spi.RESET_I_0_104_2_lut }
clb_pack LT_19_14 { comm_buf_6__i6_LC_19_14_0, i3_3_lut_LC_19_14_4, comm_spi.RESET_I_0_104_2_lut_LC_19_14_6 }
set_location LT_19_14 19 14
ble_pack comm_response_302_LC_19_15_0 { comm_state_3__I_0_366_i15_4_lut_4_lut, comm_response_302 }
ble_pack i17_3_lut_3_lut_LC_19_15_3 { i17_3_lut_3_lut }
ble_pack i1_3_lut_adj_288_LC_19_15_4 { i1_3_lut_adj_288 }
ble_pack i1_2_lut_3_lut_adj_227_LC_19_15_5 { i1_2_lut_3_lut_adj_227 }
clb_pack LT_19_15 { comm_response_302_LC_19_15_0, i17_3_lut_3_lut_LC_19_15_3, i1_3_lut_adj_288_LC_19_15_4, i1_2_lut_3_lut_adj_227_LC_19_15_5 }
set_location LT_19_15 19 15
ble_pack ADC_VDC.genclk.i11_4_lut_LC_20_6_0 { ADC_VDC.genclk.i11_4_lut }
ble_pack ADC_VDC.genclk.i19142_4_lut_LC_20_6_1 { ADC_VDC.genclk.i19142_4_lut }
ble_pack ADC_VDC.genclk.i19468_2_lut_4_lut_LC_20_6_2 { ADC_VDC.genclk.i19468_2_lut_4_lut }
ble_pack ADC_VDC.genclk.i19033_4_lut_LC_20_6_3 { ADC_VDC.genclk.i19033_4_lut }
clb_pack LT_20_6 { ADC_VDC.genclk.i11_4_lut_LC_20_6_0, ADC_VDC.genclk.i19142_4_lut_LC_20_6_1, ADC_VDC.genclk.i19468_2_lut_4_lut_LC_20_6_2, ADC_VDC.genclk.i19033_4_lut_LC_20_6_3 }
set_location LT_20_6 20 6
ble_pack ADC_VDC.genclk.i11_4_lut_adj_25_LC_20_7_0 { ADC_VDC.genclk.i11_4_lut_adj_25 }
ble_pack ADC_VDC.genclk.i19193_4_lut_LC_20_7_1 { ADC_VDC.genclk.i19193_4_lut }
ble_pack ADC_VDC.genclk.div_state_i0_LC_20_7_2 { ADC_VDC.genclk.i19445_2_lut_4_lut, ADC_VDC.genclk.div_state_i0 }
ble_pack ADC_VDC.genclk.i19022_4_lut_LC_20_7_3 { ADC_VDC.genclk.i19022_4_lut }
ble_pack ADC_VDC.genclk.i10_4_lut_LC_20_7_5 { ADC_VDC.genclk.i10_4_lut }
ble_pack ADC_VDC.genclk.i19414_2_lut_LC_20_7_7 { ADC_VDC.genclk.i19414_2_lut }
clb_pack LT_20_7 { ADC_VDC.genclk.i11_4_lut_adj_25_LC_20_7_0, ADC_VDC.genclk.i19193_4_lut_LC_20_7_1, ADC_VDC.genclk.div_state_i0_LC_20_7_2, ADC_VDC.genclk.i19022_4_lut_LC_20_7_3, ADC_VDC.genclk.i10_4_lut_LC_20_7_5, ADC_VDC.genclk.i19414_2_lut_LC_20_7_7 }
set_location LT_20_7 20 7
ble_pack ADC_VDC.genclk.i12_4_lut_adj_23_LC_20_8_3 { ADC_VDC.genclk.i12_4_lut_adj_23 }
ble_pack ADC_VDC.genclk.i12_4_lut_LC_20_8_4 { ADC_VDC.genclk.i12_4_lut }
ble_pack ADC_VDC.genclk.i10_4_lut_adj_24_LC_20_8_5 { ADC_VDC.genclk.i10_4_lut_adj_24 }
clb_pack LT_20_8 { ADC_VDC.genclk.i12_4_lut_adj_23_LC_20_8_3, ADC_VDC.genclk.i12_4_lut_LC_20_8_4, ADC_VDC.genclk.i10_4_lut_adj_24_LC_20_8_5 }
set_location LT_20_8 20 8
ble_pack comm_spi.data_tx_i4_12317_12318_reset_LC_20_9_0 { comm_spi.i12315_3_lut_comm_spi.data_tx_i4_12317_12318_reset_REP_LUT4_0, comm_spi.data_tx_i4_12317_12318_reset }
clb_pack LT_20_9 { comm_spi.data_tx_i4_12317_12318_reset_LC_20_9_0 }
set_location LT_20_9 20 9
ble_pack comm_spi.data_tx_i2_12309_12310_set_LC_20_10_0 { comm_spi.i12307_3_lut, comm_spi.data_tx_i2_12309_12310_set }
ble_pack comm_spi.RESET_I_0_103_2_lut_LC_20_10_1 { comm_spi.RESET_I_0_103_2_lut }
ble_pack comm_spi.RESET_I_0_97_2_lut_LC_20_10_2 { comm_spi.RESET_I_0_97_2_lut }
ble_pack comm_spi.RESET_I_0_105_2_lut_LC_20_10_3 { comm_spi.RESET_I_0_105_2_lut }
ble_pack comm_spi.RESET_I_0_95_2_lut_LC_20_10_4 { comm_spi.RESET_I_0_95_2_lut }
ble_pack comm_spi.i19505_4_lut_3_lut_LC_20_10_5 { comm_spi.i19505_4_lut_3_lut }
clb_pack LT_20_10 { comm_spi.data_tx_i2_12309_12310_set_LC_20_10_0, comm_spi.RESET_I_0_103_2_lut_LC_20_10_1, comm_spi.RESET_I_0_97_2_lut_LC_20_10_2, comm_spi.RESET_I_0_105_2_lut_LC_20_10_3, comm_spi.RESET_I_0_95_2_lut_LC_20_10_4, comm_spi.i19505_4_lut_3_lut_LC_20_10_5 }
set_location LT_20_10 20 10
ble_pack comm_spi.data_tx_i2_12309_12310_reset_LC_20_11_0 { comm_spi.i12307_3_lut_comm_spi.data_tx_i2_12309_12310_reset_REP_LUT4_0, comm_spi.data_tx_i2_12309_12310_reset }
clb_pack LT_20_11 { comm_spi.data_tx_i2_12309_12310_reset_LC_20_11_0 }
set_location LT_20_11 20 11
ble_pack comm_spi.data_tx_i5_12321_12322_reset_LC_20_12_0 { comm_spi.i12319_3_lut_comm_spi.data_tx_i5_12321_12322_reset_REP_LUT4_0, comm_spi.data_tx_i5_12321_12322_reset }
clb_pack LT_20_12 { comm_spi.data_tx_i5_12321_12322_reset_LC_20_12_0 }
set_location LT_20_12 20 12
ble_pack comm_spi.data_tx_i3_12313_12314_reset_LC_20_13_0 { comm_spi.i12311_3_lut_comm_spi.data_tx_i3_12313_12314_reset_REP_LUT4_0, comm_spi.data_tx_i3_12313_12314_reset }
clb_pack LT_20_13 { comm_spi.data_tx_i3_12313_12314_reset_LC_20_13_0 }
set_location LT_20_13 20 13
ble_pack i19378_2_lut_LC_20_14_2 { i19378_2_lut }
clb_pack LT_20_14 { i19378_2_lut_LC_20_14_2 }
set_location LT_20_14 20 14
ble_pack i19099_2_lut_LC_20_15_0 { i19099_2_lut }
clb_pack LT_20_15 { i19099_2_lut_LC_20_15_0 }
set_location LT_20_15 20 15
ble_pack i19145_2_lut_LC_20_16_2 { i19145_2_lut }
clb_pack LT_20_16 { i19145_2_lut_LC_20_16_2 }
set_location LT_20_16 20 16
ble_pack i19302_2_lut_LC_20_17_4 { i19302_2_lut }
clb_pack LT_20_17 { i19302_2_lut_LC_20_17_4 }
set_location LT_20_17 20 17
ble_pack comm_spi.data_tx_i0_12279_12280_reset_LC_22_5_0 { comm_spi.data_tx_i0_12279_12280_reset_THRU_LUT4_0, comm_spi.data_tx_i0_12279_12280_reset }
clb_pack LT_22_5 { comm_spi.data_tx_i0_12279_12280_reset_LC_22_5_0 }
set_location LT_22_5 22 5
ble_pack ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_22_6_1 { ADC_VDC.genclk.div_state_1__I_0_1_lut }
clb_pack LT_22_6 { ADC_VDC.genclk.div_state_1__I_0_1_lut_LC_22_6_1 }
set_location LT_22_6 22 6
ble_pack ADC_VDC.genclk.t0on_i0_LC_22_7_0 { ADC_VDC.genclk.add_32_2_lut, ADC_VDC.genclk.t0on_i0, ADC_VDC.genclk.add_32_2 }
ble_pack ADC_VDC.genclk.t0on_i1_LC_22_7_1 { ADC_VDC.genclk.add_32_3_lut, ADC_VDC.genclk.t0on_i1, ADC_VDC.genclk.add_32_3 }
ble_pack ADC_VDC.genclk.t0on_i2_LC_22_7_2 { ADC_VDC.genclk.add_32_4_lut, ADC_VDC.genclk.t0on_i2, ADC_VDC.genclk.add_32_4 }
ble_pack ADC_VDC.genclk.t0on_i3_LC_22_7_3 { ADC_VDC.genclk.add_32_5_lut, ADC_VDC.genclk.t0on_i3, ADC_VDC.genclk.add_32_5 }
ble_pack ADC_VDC.genclk.t0on_i4_LC_22_7_4 { ADC_VDC.genclk.add_32_6_lut, ADC_VDC.genclk.t0on_i4, ADC_VDC.genclk.add_32_6 }
ble_pack ADC_VDC.genclk.t0on_i5_LC_22_7_5 { ADC_VDC.genclk.add_32_7_lut, ADC_VDC.genclk.t0on_i5, ADC_VDC.genclk.add_32_7 }
ble_pack ADC_VDC.genclk.t0on_i6_LC_22_7_6 { ADC_VDC.genclk.add_32_8_lut, ADC_VDC.genclk.t0on_i6, ADC_VDC.genclk.add_32_8 }
ble_pack ADC_VDC.genclk.t0on_i7_LC_22_7_7 { ADC_VDC.genclk.add_32_9_lut, ADC_VDC.genclk.t0on_i7, ADC_VDC.genclk.add_32_9 }
clb_pack LT_22_7 { ADC_VDC.genclk.t0on_i0_LC_22_7_0, ADC_VDC.genclk.t0on_i1_LC_22_7_1, ADC_VDC.genclk.t0on_i2_LC_22_7_2, ADC_VDC.genclk.t0on_i3_LC_22_7_3, ADC_VDC.genclk.t0on_i4_LC_22_7_4, ADC_VDC.genclk.t0on_i5_LC_22_7_5, ADC_VDC.genclk.t0on_i6_LC_22_7_6, ADC_VDC.genclk.t0on_i7_LC_22_7_7 }
set_location LT_22_7 22 7
ble_pack ADC_VDC.genclk.t0on_i8_LC_22_8_0 { ADC_VDC.genclk.add_32_10_lut, ADC_VDC.genclk.t0on_i8, ADC_VDC.genclk.add_32_10 }
ble_pack ADC_VDC.genclk.t0on_i9_LC_22_8_1 { ADC_VDC.genclk.add_32_11_lut, ADC_VDC.genclk.t0on_i9, ADC_VDC.genclk.add_32_11 }
ble_pack ADC_VDC.genclk.t0on_i10_LC_22_8_2 { ADC_VDC.genclk.add_32_12_lut, ADC_VDC.genclk.t0on_i10, ADC_VDC.genclk.add_32_12 }
ble_pack ADC_VDC.genclk.t0on_i11_LC_22_8_3 { ADC_VDC.genclk.add_32_13_lut, ADC_VDC.genclk.t0on_i11, ADC_VDC.genclk.add_32_13 }
ble_pack ADC_VDC.genclk.t0on_i12_LC_22_8_4 { ADC_VDC.genclk.add_32_14_lut, ADC_VDC.genclk.t0on_i12, ADC_VDC.genclk.add_32_14 }
ble_pack ADC_VDC.genclk.t0on_i13_LC_22_8_5 { ADC_VDC.genclk.add_32_15_lut, ADC_VDC.genclk.t0on_i13, ADC_VDC.genclk.add_32_15 }
ble_pack ADC_VDC.genclk.t0on_i14_LC_22_8_6 { ADC_VDC.genclk.add_32_16_lut, ADC_VDC.genclk.t0on_i14, ADC_VDC.genclk.add_32_16 }
ble_pack ADC_VDC.genclk.t0on_i15_LC_22_8_7 { ADC_VDC.genclk.add_32_17_lut, ADC_VDC.genclk.t0on_i15 }
clb_pack LT_22_8 { ADC_VDC.genclk.t0on_i8_LC_22_8_0, ADC_VDC.genclk.t0on_i9_LC_22_8_1, ADC_VDC.genclk.t0on_i10_LC_22_8_2, ADC_VDC.genclk.t0on_i11_LC_22_8_3, ADC_VDC.genclk.t0on_i12_LC_22_8_4, ADC_VDC.genclk.t0on_i13_LC_22_8_5, ADC_VDC.genclk.t0on_i14_LC_22_8_6, ADC_VDC.genclk.t0on_i15_LC_22_8_7 }
set_location LT_22_8 22 8
ble_pack comm_spi.RESET_I_0_2_lut_LC_22_9_1 { comm_spi.RESET_I_0_2_lut }
ble_pack comm_spi.i19530_4_lut_3_lut_LC_22_9_6 { comm_spi.i19530_4_lut_3_lut }
clb_pack LT_22_9 { comm_spi.RESET_I_0_2_lut_LC_22_9_1, comm_spi.i19530_4_lut_3_lut_LC_22_9_6 }
set_location LT_22_9 22 9
ble_pack comm_spi.data_tx_i1_12305_12306_reset_LC_22_10_7 { comm_spi.i12281_3_lut_comm_spi.data_tx_i1_12305_12306_reset_REP_LUT4_0, comm_spi.data_tx_i1_12305_12306_reset }
clb_pack LT_22_10 { comm_spi.data_tx_i1_12305_12306_reset_LC_22_10_7 }
set_location LT_22_10 22 10
ble_pack comm_spi.data_tx_i1_12305_12306_set_LC_22_11_0 { comm_spi.i12281_3_lut, comm_spi.data_tx_i1_12305_12306_set }
ble_pack comm_spi.RESET_I_0_98_2_lut_LC_22_11_2 { comm_spi.RESET_I_0_98_2_lut }
ble_pack comm_spi.RESET_I_0_106_2_lut_LC_22_11_3 { comm_spi.RESET_I_0_106_2_lut }
ble_pack comm_spi.i19495_4_lut_3_lut_LC_22_11_6 { comm_spi.i19495_4_lut_3_lut }
clb_pack LT_22_11 { comm_spi.data_tx_i1_12305_12306_set_LC_22_11_0, comm_spi.RESET_I_0_98_2_lut_LC_22_11_2, comm_spi.RESET_I_0_106_2_lut_LC_22_11_3, comm_spi.i19495_4_lut_3_lut_LC_22_11_6 }
set_location LT_22_11 22 11
ble_pack comm_spi.data_tx_i0_12279_12280_set_LC_22_13_0 { comm_spi.data_tx_i0_12279_12280_set_THRU_LUT4_0, comm_spi.data_tx_i0_12279_12280_set }
clb_pack LT_22_13 { comm_spi.data_tx_i0_12279_12280_set_LC_22_13_0 }
set_location LT_22_13 22 13
ble_pack comm_spi.RESET_I_0_99_2_lut_LC_22_14_5 { comm_spi.RESET_I_0_99_2_lut }
clb_pack LT_22_14 { comm_spi.RESET_I_0_99_2_lut_LC_22_14_5 }
set_location LT_22_14 22 14
set_location iac_raw_buf_vac_raw_buf_merged11 21 7
set_location iac_raw_buf_vac_raw_buf_merged3 21 11
set_location iac_raw_buf_vac_raw_buf_merged10 21 5
set_location iac_raw_buf_vac_raw_buf_merged8 4 5
set_location iac_raw_buf_vac_raw_buf_merged4 21 13
set_location iac_raw_buf_vac_raw_buf_merged9 4 7
set_location iac_raw_buf_vac_raw_buf_merged5 21 15
set_location iac_raw_buf_vac_raw_buf_merged0 21 1
set_location iac_raw_buf_vac_raw_buf_merged6 21 17
set_location iac_raw_buf_vac_raw_buf_merged1 21 3
set_location iac_raw_buf_vac_raw_buf_merged7 21 19
set_location iac_raw_buf_vac_raw_buf_merged2 21 9
set_io VAC_DRDY 16
set_io IAC_FLT1 134
set_io DDS_SCK 112
set_io ICE_IOR_166 106
set_io ICE_IOR_119 83
set_io DDS_MOSI 113
set_io VAC_MISO 15
set_io DDS_MOSI1 43
set_io ICE_IOR_146 96
set_io VDC_CLK 24
set_io ICE_IOT_222 144
set_io IAC_CS 136
set_io ICE_IOL_18B 26
set_io ICE_IOL_13A 19
set_io ICE_IOB_81 49
set_io VAC_OSR1 2
set_io IAC_MOSI 138
set_io DDS_CS1 41
set_io ICE_IOL_4B 8
set_io ICE_IOB_94 56
set_io VAC_CS 10
set_io VAC_CLK 9
set_io ICE_SPI_CE0 76
set_io ICE_IOR_167 107
set_io ICE_IOR_118 82
set_io RTD_SDO 34
set_io IAC_OSR0 124
set_io VDC_SCLK 23
set_io VAC_FLT1 4
set_io ICE_SPI_MOSI 74
set_io ICE_IOR_165 105
set_io ICE_IOR_147 97
set_io ICE_IOL_14A 21
set_io ICE_IOL_13B 20
set_io ICE_IOB_91 55
set_io ICE_GPMO_0 78
set_io DDS_RNG_0 115
set_io VDC_RNG0 25
set_io ICE_SPI_SCLK 73
set_io ICE_IOR_152 99
set_io ICE_IOL_12A 17
set_io RTD_DRDY 29
set_io ICE_SPI_MISO 75
set_io ICE_IOT_177 118
set_io ICE_IOR_141 94
set_io ICE_IOB_80 48
set_io ICE_IOB_102 62
set_io ICE_GPMO_2 80
set_io ICE_GPMI_0 81
set_io IAC_MISO 139
set_io VAC_OSR0 1
set_io VAC_MOSI 12
set_io TEST_LED 38
set_io ICE_IOR_148 98
set_io STAT_COMM 45
set_io ICE_SYSCLK 37
set_io ICE_IOR_161 102
set_io ICE_IOB_95 60
set_io ICE_IOB_82 52
set_io ICE_IOB_104 64
set_io IAC_CLK 135
set_io DDS_CS 110
set_io SELIRNG0 121
set_io RTD_SDI 31
set_io ICE_IOT_221 143
set_io ICE_IOT_197 128
set_io DDS_MCLK 114
set_io RTD_SCLK 32
set_io RTD_CS 33
set_io ICE_IOR_137 88
set_io IAC_OSR1 125
set_io VAC_FLT0 3
set_io ICE_IOR_144 95
set_io ICE_IOR_128 85
set_io ICE_GPMO_1 79
set_io IAC_SCLK 137
set_io EIS_SYNCCLK 47
set_io ICE_IOR_139 91
set_io ICE_IOL_4A 7
set_io VAC_SCLK 11
set_io THERMOSTAT 44
set_io ICE_IOR_164 104
set_io ICE_IOB_103 63
set_io AMPV_POW 28
set_io VDC_SDO 22
set_io ICE_IOT_174 117
set_io ICE_IOR_140 93
set_io ICE_IOB_96 61
set_io CONT_SD 120
set_io AC_ADC_SYNC 142
set_io SELIRNG1 122
set_io ICE_IOL_12B 18
set_io ICE_IOR_160 101
set_io ICE_IOR_136 87
set_io DDS_MCLK1 39
set_io ICE_IOT_198 129
set_io ICE_IOT_173 116
set_io IAC_DRDY 141
set_io ICE_IOT_178 119
set_io ICE_IOR_138 90
set_io ICE_IOR_120 84
set_io IAC_FLT0 130
set_io DDS_SCK1 42
