0.7
2020.2
Oct 13 2023
20:47:58
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/uart_ctrl/hdl/uart_ctrl_wrapper.v,1735887423,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sim_1/new/tb_uart.v,,uart_ctrl_wrapper,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/ip/uart_ctrl_baudrate_generator_0_0/sim/uart_ctrl_baudrate_generator_0_0.v,1735787100,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/ip/uart_ctrl_uart_tx_0_0/sim/uart_ctrl_uart_tx_0_0.v,,uart_ctrl_baudrate_generator_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/ip/uart_ctrl_uart_rx_1_0/sim/uart_ctrl_uart_rx_1_0.v,1735787100,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/ip/uart_ctrl_baudrate_generator_0_0/sim/uart_ctrl_baudrate_generator_0_0.v,,uart_ctrl_uart_rx_1_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/ip/uart_ctrl_uart_tx_0_0/sim/uart_ctrl_uart_tx_0_0.v,1735887423,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/sim/uart_ctrl.v,,uart_ctrl_uart_tx_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_ctrl/sim/uart_ctrl.v,1735887423,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.gen/sources_1/bd/uart_ctrl/hdl/uart_ctrl_wrapper.v,,uart_ctrl,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_axi_lite_slave_0_0/sim/uart_fifo_axi_axi_lite_slave_0_0.v,1736146381,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_util_vector_logic_0_0/sim/uart_fifo_axi_util_vector_logic_0_0.v,,uart_fifo_axi_axi_lite_slave_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_baudrate_generator_0/sim/uart_fifo_axi_baudrate_generator_0.v,1736127296,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_fifo_tx_0/sim/uart_fifo_axi_fifo_tx_0.v,,uart_fifo_axi_baudrate_generator_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_fifo_rx_0/sim/uart_fifo_axi_fifo_rx_0.v,1736127297,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_axi_lite_slave_0_0/sim/uart_fifo_axi_axi_lite_slave_0_0.v,,uart_fifo_axi_fifo_rx_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_fifo_tx_0/sim/uart_fifo_axi_fifo_tx_0.v,1736127296,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_uart_rx_0/sim/uart_fifo_axi_uart_rx_0.v,,uart_fifo_axi_fifo_tx_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_uart_rx_0/sim/uart_fifo_axi_uart_rx_0.v,1736127296,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_fifo_rx_0/sim/uart_fifo_axi_fifo_rx_0.v,,uart_fifo_axi_uart_rx_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_uart_tx_0/sim/uart_fifo_axi_uart_tx_0.v,1736127296,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_baudrate_generator_0/sim/uart_fifo_axi_baudrate_generator_0.v,,uart_fifo_axi_uart_tx_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_util_vector_logic_0_0/sim/uart_fifo_axi_util_vector_logic_0_0.v,1736130360,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/sim/uart_fifo_axi.v,,uart_fifo_axi_util_vector_logic_0_0,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/sim/uart_fifo_axi.v,1736146381,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sim_1/new/tb_uart_fifo_axi.v,,uart_fifo_axi,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sim_1/new/tb_uart.v,1735889646,verilog,,,,tb_uart,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sim_1/new/tb_uart_fifo_axi.v,1736221374,verilog,,,,tb_uart_fifo_axi,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/axi_lite_slave.v,1736239725,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.ip_user_files/bd/uart_fifo_axi/ip/uart_fifo_axi_uart_tx_0/sim/uart_fifo_axi_uart_tx_0.v,,axi_lite_slave,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/baudrate_generator.v,1736242067,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/uart_rx.v,,baudrate_generator,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/uart_rx.v,1732258672,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/axi_lite_slave.v,,uart_rx,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/uart_tx.v,1736225252,verilog,,D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.srcs/sources_1/new/baudrate_generator.v,,uart_tx,,axi_vip_v1_1_15;processing_system7_vip_v1_0_17;xilinx_vip,../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/6b2b/hdl;../../../../pl_uart.gen/sources_1/bd/zynq_uart_fifo_axi/ipshared/ec67/hdl;C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include,,,,,
