\hypertarget{struct_r_t_c___type}{}\doxysection{RTC\+\_\+\+Type Struct Reference}
\label{struct_r_t_c___type}\index{RTC\_Type@{RTC\_Type}}


RTC -\/ Size of Registers Arrays.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_a87e3001757a0cd493785f1f3337dd0e8}{TSR}}
\begin{DoxyCompactList}\small\item\em RTC Time Seconds Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_a72bb9b7d61fe3262cd2a6070a7bd5b69}{TPR}}
\begin{DoxyCompactList}\small\item\em RTC Time Prescaler Register, offset\+: 0x4. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_a98069e908f0dbdf30857c4c33e5680b8}{TAR}}
\begin{DoxyCompactList}\small\item\em RTC Time Alarm Register, offset\+: 0x8. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_ae9dd9282fab299d0cd6e119564688e53}{TCR}}
\begin{DoxyCompactList}\small\item\em RTC Time Compensation Register, offset\+: 0xC. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\begin{DoxyCompactList}\small\item\em RTC Control Register, offset\+: 0x10. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\begin{DoxyCompactList}\small\item\em RTC Status Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_a7006c26539198fbc8729e0386bffdd40}{LR}}
\begin{DoxyCompactList}\small\item\em RTC Lock Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_a6566f8cfbd1d8aa7e8db046aa35e77db}{IER}}
\begin{DoxyCompactList}\small\item\em RTC Interrupt Enable Register, offset\+: 0x1C. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
RTC -\/ Size of Registers Arrays. 

RTC -\/ Register Layout Typedef 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_r_t_c___type_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RTC\_Type@{RTC\_Type}!CR@{CR}}
\index{CR@{CR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}



RTC Control Register, offset\+: 0x10. 

\mbox{\Hypertarget{struct_r_t_c___type_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_r_t_c___type_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{RTC\_Type@{RTC\_Type}!IER@{IER}}
\index{IER@{IER}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IER}



RTC Interrupt Enable Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_r_t_c___type_a7006c26539198fbc8729e0386bffdd40}\label{struct_r_t_c___type_a7006c26539198fbc8729e0386bffdd40}} 
\index{RTC\_Type@{RTC\_Type}!LR@{LR}}
\index{LR@{LR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{LR}{LR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LR}



RTC Lock Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_r_t_c___type_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_r_t_c___type_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{RTC\_Type@{RTC\_Type}!SR@{SR}}
\index{SR@{SR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}



RTC Status Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_r_t_c___type_a98069e908f0dbdf30857c4c33e5680b8}\label{struct_r_t_c___type_a98069e908f0dbdf30857c4c33e5680b8}} 
\index{RTC\_Type@{RTC\_Type}!TAR@{TAR}}
\index{TAR@{TAR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{TAR}{TAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAR}



RTC Time Alarm Register, offset\+: 0x8. 

\mbox{\Hypertarget{struct_r_t_c___type_ae9dd9282fab299d0cd6e119564688e53}\label{struct_r_t_c___type_ae9dd9282fab299d0cd6e119564688e53}} 
\index{RTC\_Type@{RTC\_Type}!TCR@{TCR}}
\index{TCR@{TCR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR}



RTC Time Compensation Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_r_t_c___type_a72bb9b7d61fe3262cd2a6070a7bd5b69}\label{struct_r_t_c___type_a72bb9b7d61fe3262cd2a6070a7bd5b69}} 
\index{RTC\_Type@{RTC\_Type}!TPR@{TPR}}
\index{TPR@{TPR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{TPR}{TPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TPR}



RTC Time Prescaler Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_r_t_c___type_a87e3001757a0cd493785f1f3337dd0e8}\label{struct_r_t_c___type_a87e3001757a0cd493785f1f3337dd0e8}} 
\index{RTC\_Type@{RTC\_Type}!TSR@{TSR}}
\index{TSR@{TSR}!RTC\_Type@{RTC\_Type}}
\doxysubsubsection{\texorpdfstring{TSR}{TSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TSR}



RTC Time Seconds Register, offset\+: 0x0. 



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
