<!-- Profile README: om-mahesh/om-mahesh -->
<p align="center">
  <img src="https://img.shields.io/badge/Hardware%20Security-ETS%20%7C%20RISC%E2%80%91V%20%7C%20FPGA%20%7C%20IoT-2b90d9" alt="focus"/>
  <img src="https://img.shields.io/badge/Location-India-blue" alt="location"/>
  <img src="https://img.shields.io/badge/Open%20to-Research%20%26%20Collab-success" alt="open to"/>
</p>

<h1 align="center">Hi, I'm Om Maheshwari ğŸ‘‹</h1>
<p align="center">
A student builder working at the intersection of <b>hardware security</b>, <b>RISCâ€‘V</b>, <b>FPGA/SoC</b>, and <b>embedded ML</b>.
</p>

<p align="center">
  <a href="mailto:b23089@students.iitmandi.ac.in"><img src="https://img.shields.io/badge/Email-b23089%40students.iitmandi.ac.in-informational"></a>
  <a href="https://github.com/om-mahesh"><img src="https://img.shields.io/github/followers/om-mahesh?label=Follow&style=social"></a>
</p>

---

### ğŸ”­ What I'm building
- **ETS â€“ Execution Time Signatures**: Hardwareâ€‘based, realâ€‘time timingâ€‘attack detection for embedded RISCâ€‘V systems.
- **Branch Prediction with Temporal Properties**: FSMâ€‘optimized predictors.
- **SmartRF**: RF signal classification & monitoring.
- **Neuromorphicâ€‘RISCâ€‘V**: Exploring eventâ€‘driven compute.

### ğŸ§° Tech I use
<p>
  <img src="https://img.shields.io/badge/HDL-Verilog%20%7C%20SystemVerilog%20%7C%20VHDL-5b5" />
  <img src="https://img.shields.io/badge/RISC%E2%80%91V-Chisel%20%7C%20RTL-orange" />
  <img src="https://img.shields.io/badge/Embedded-C%2FC%2B%2B%20%7C%20ESP32%20%7C%20ARM-0a7" />
  <img src="https://img.shields.io/badge/Tools-Vivado%20%7C%20Quartus%20%7C%20ModelSim%20%7C%20KiCad-555" />
  <img src="https://img.shields.io/badge/ML-Python%20%7C%20NumPy%20%7C%20PyTorch-1a73e8" />
  <img src="https://img.shields.io/badge/IoT-LoRa%20%7C%20MQTT%20%7C%20AWS-232f3e" />
</p>

---

### ğŸ“Œ Featured work
<table>
  <tr>
    <td>
      <a href="https://github.com/om-mahesh/Hardware-Based-Execution-Time-Signatures-ETS-for-Real-Time-Detection-of-Timing-Attacks">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=Hardware-Based-Execution-Time-Signatures-ETS-for-Real-Time-Detection-of-Timing-Attacks" />
      </a>
    </td>
    <td>
      <a href="https://github.com/om-mahesh/Branch-Prediction-Unit-with-Temporal-Properties-and-Optimized-FSM">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=Branch-Prediction-Unit-with-Temporal-Properties-and-Optimized-FSM" />
      </a>
    </td>
  </tr>
  <tr>
    <td>
      <a href="https://github.com/om-mahesh/SmartRF">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=SmartRF" />
      </a>
    </td>
    <td>
      <a href="https://github.com/om-mahesh/neuromorphic-riscv">
        <img src="https://github-readme-stats.vercel.app/api/pin/?username=om-mahesh&repo=neuromorphic-riscv" />
      </a>
    </td>
  </tr>
</table>

> Tip: set a custom <i>Social preview</i> image (1280Ã—640) for each repo in **Settings â†’ General â†’ Social preview**.

---

### ğŸ“ˆ Profile overview
<p>
  <img src="https://github-readme-stats.vercel.app/api?username=om-mahesh&show_icons=true&include_all_commits=true" />
</p>
<p>
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=om-mahesh&layout=compact&hide=html,css" />
</p>

---

### ğŸ¤ Collaborate
If you work on **embedded security**, **RISCâ€‘V microâ€‘architecture**, or **sensorâ€‘rich IoT**, let's talk!  
**Email:** b23089@students.iitmandi.ac.in

