# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ejerc_sumadores.srcs/sources_1/new/ADDER.vhd" \
"../../../../Ejerc_sumadores.srcs/sources_1/new/Full-adder.vhd" \
"../../../../Ejerc_sumadores.srcs/sources_1/new/half_adder.vhd" \
"../../../../Ejerc_sumadores.srcs/sources_1/new/Full_adder_tb.vhd" \

# Do not sort compile order
nosort
