xpm_cdc.sv,systemverilog,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,S:/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../../rv32i.gen/sources_1/bd/BRAM_32B_SDP/ipshared/2985/simulation/blk_mem_gen_v8_4.v,
BRAM_32B_SDP_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_32B_SDP/ip/BRAM_32B_SDP_blk_mem_gen_0_0/sim/BRAM_32B_SDP_blk_mem_gen_0_0.v,
BRAM_32B_SDP.v,verilog,xil_defaultlib,../../../bd/BRAM_32B_SDP/sim/BRAM_32B_SDP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
