{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715889764256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715889764256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 03:02:43 2024 " "Processing started: Fri May 17 03:02:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715889764256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889764256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC-V -c RISC-V" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889764256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715889764603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715889764603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../RISC-V singer cycle/PC.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/mux_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PETCH " "Found entity 1: MUX_PETCH" {  } { { "../RISC-V singer cycle/MUX_FETCH.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/MUX_FETCH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/memory_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_instruction " "Found entity 1: Memory_instruction" {  } { { "../RISC-V singer cycle/Memory_instruction.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Memory_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/add_fectch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Fetch " "Found entity 1: Add_Fetch" {  } { { "../RISC-V singer cycle/Add_Fectch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Add_Fectch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771729 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Top_Fetch.v(26) " "Verilog HDL Module Instantiation warning at Top_Fetch.v(26): ignored dangling comma in List of Port Connections" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1715889771730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/top_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Fetch " "Found entity 1: Top_Fetch" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../RISC-V singer cycle/control_unit.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/risc-v.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main_decoder " "Found entity 1: Main_decoder" {  } { { "../RISC-V singer cycle/Main_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /tks/digitaldesign/manhhung_1/risc-v singer cycle/alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "../RISC-V singer cycle/ALU_decoder.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715889771999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889771999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Fetch " "Elaborating entity \"Top_Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715889772019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Fetch Add_Fetch:add1 " "Elaborating entity \"Add_Fetch\" for hierarchy \"Add_Fetch:add1\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "add1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889772021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Add_Fectch.v(5) " "Verilog HDL assignment warning at Add_Fectch.v(5): truncated value with size 32 to match size of target (10)" {  } { { "../RISC-V singer cycle/Add_Fectch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Add_Fectch.v" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715889772021 "|Add_Fetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PETCH MUX_PETCH:mux_1 " "Elaborating entity \"MUX_PETCH\" for hierarchy \"MUX_PETCH:mux_1\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "mux_1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889772021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc_1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc_1\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "pc_1" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889772028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_instruction Memory_instruction:mem_ins " "Elaborating entity \"Memory_instruction\" for hierarchy \"Memory_instruction:mem_ins\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "mem_ins" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889772029 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory_ins Memory_instruction.v(6) " "Verilog HDL warning at Memory_instruction.v(6): object memory_ins used but never assigned" {  } { { "../RISC-V singer cycle/Memory_instruction.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Memory_instruction.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715889772029 "|Top_Fetch|Memory_instruction:mem_ins"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[0\] GND " "Pin \"Instruction\[0\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[1\] GND " "Pin \"Instruction\[1\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[2\] GND " "Pin \"Instruction\[2\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[3\] GND " "Pin \"Instruction\[3\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[4\] GND " "Pin \"Instruction\[4\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[5\] GND " "Pin \"Instruction\[5\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[6\] GND " "Pin \"Instruction\[6\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[7\] GND " "Pin \"Instruction\[7\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[8\] GND " "Pin \"Instruction\[8\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[9\] GND " "Pin \"Instruction\[9\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[10\] GND " "Pin \"Instruction\[10\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[11\] GND " "Pin \"Instruction\[11\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[12\] GND " "Pin \"Instruction\[12\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[13\] GND " "Pin \"Instruction\[13\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[14\] GND " "Pin \"Instruction\[14\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[15\] GND " "Pin \"Instruction\[15\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[16\] GND " "Pin \"Instruction\[16\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[17\] GND " "Pin \"Instruction\[17\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[18\] GND " "Pin \"Instruction\[18\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[19\] GND " "Pin \"Instruction\[19\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[20\] GND " "Pin \"Instruction\[20\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[21\] GND " "Pin \"Instruction\[21\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[22\] GND " "Pin \"Instruction\[22\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[23\] GND " "Pin \"Instruction\[23\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[24\] GND " "Pin \"Instruction\[24\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[25\] GND " "Pin \"Instruction\[25\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[26\] GND " "Pin \"Instruction\[26\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[27\] GND " "Pin \"Instruction\[27\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[28\] GND " "Pin \"Instruction\[28\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[29\] GND " "Pin \"Instruction\[29\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[30\] GND " "Pin \"Instruction\[30\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Instruction\[31\] GND " "Pin \"Instruction\[31\]\" is stuck at GND" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715889772270 "|Top_Fetch|Instruction[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715889772270 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715889772343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715889772343 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[0\] " "No output dependent on input pin \"Sum\[0\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[1\] " "No output dependent on input pin \"Sum\[1\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[2\] " "No output dependent on input pin \"Sum\[2\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[3\] " "No output dependent on input pin \"Sum\[3\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[4\] " "No output dependent on input pin \"Sum\[4\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[5\] " "No output dependent on input pin \"Sum\[5\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[6\] " "No output dependent on input pin \"Sum\[6\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[7\] " "No output dependent on input pin \"Sum\[7\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[8\] " "No output dependent on input pin \"Sum\[8\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sum\[9\] " "No output dependent on input pin \"Sum\[9\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|Sum[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_mux\[0\] " "No output dependent on input pin \"control_mux\[0\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|control_mux[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "control_mux\[1\] " "No output dependent on input pin \"control_mux\[1\]\"" {  } { { "../RISC-V singer cycle/Top_Fetch.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/RISC-V singer cycle/Top_Fetch.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715889772361 "|Top_Fetch|control_mux[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715889772361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715889772362 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715889772362 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715889772362 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715889772372 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 03:02:52 2024 " "Processing ended: Fri May 17 03:02:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715889772372 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715889772372 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715889772372 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715889772372 ""}
