第五次作业
======
---
* 1)x=AB

![图片](http://a3.qpic.cn/psb?/V135Vm5X0FNlv2/aOAdyw4.DLtSyjVgbDPcbFpSqmdMJl10v7D.6iyLDu0!/m/dFIBAAAAAAAAnull&bo=JAP0AgAAAAARB.E!&rf=photolist&t=5)
  

| A | B | X | 
| --- | --- | ---| 
| 0 | 0 | 0 | 
| 0 | 1 | 0 | 
| 1 | 0 | 0 | 
| 1 | 1 | 1 | 

 
and gate是一种只允许两个都正确才能通过的程序
* 2)x=A(+)B

![图片](http://a4.qpic.cn/psb?/V135Vm5X0FNlv2/cUkuPKLKLLA9SPwfOhgMd8psM*qDqxafDvBRYCZtdDU!/m/dFMBAAAAAAAAnull&bo=JAP0AgAAAAARB.E!&rf=photolist&t=5)

| A | B | X |
| --- | --- | --- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 0 | 0 | 1 |
| 1 | 1 | 0 |

异或门即只需要不同者通过，相同者被淘汰
* 3)![图片](http://a3.qpic.cn/psb?/V135Vm5X0FNlv2/8z2d45Br5.ndQ2BGsQkqAkTjcEfSFtNTEojjMTXSPbI!/c/dDIBAAAAAAAA&ek=1&kp=1&pt=0&bo=JAP0AgAAAAARF*E!&tl=3&vuin=2762935451&tm=1540101600&sce=60-2-2&rf=0-0)

* 4)
| A | B | A' | AB | X |
| --- | --- | --- | --- | --- |
| 0 | 0 | 1  | 0  | 1 |
| 0 | 1 | 1  | 0  | 1 |
| 1 | 0 | 0  | 0  | 0 |
| 1 | 1 | 0  | 1  | 1 |

* 5) 
circuit equivalence

即当输入相同的值时，输出值也同样相等。

| A | B | AB | (AB)' |
| --- | --- | --- | --- |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

| A | B | A' | B' | A'+B' |
| --- | --- | --- | --- | --- |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
so they are circuit equivalence.

* 6)
![图片](http://a2.qpic.cn/psb?/V135Vm5X0FNlv2/gEfEEXAlCoyN9VYeDJLVXfLy*3yy0sX32GbnOWuttqI!/m/dDUBAAAAAAAAnull&bo=JAP0AgAAAAARB.E!&rf=photolist&t=5)

* 7)
(1)(X<sub>8</sub>X<sub>7</sub>X<sub>6</sub>X<sub>5</sub>X<sub>4</sub>X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>)<sub>2</sub>or(00001111)<sub>2</sub>=(X<sub>8</sub>X<sub>7</sub>X<sub>6</sub>X<sub>5</sub>1111)<sub>2</sub>

(2)(X<sub>8</sub>X<sub>7</sub>X<sub>6</sub>X<sub>5</sub>X<sub>4</sub>X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>)<sub>2</sub>xor(00001111)<sub>2</sub>=(X<sub>8</sub>X<sub>7</sub>X<sub>6</sub>X<sub>5</sub>X'<sub>4</sub>X'<sub>3</sub>X'<sub>2</sub>X'<sub>1</sub>)<sub>2</sub>

(3)(X<sub>8</sub>X<sub>7</sub>X<sub>6</sub>X<sub>5</sub>X<sub>4</sub>X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>)<sub>2</sub>and(11110000)<sub>2</sub>or(notX<sub>8</sub>X<sub>7</sub>X<sub>6</sub>X<sub>5</sub>X<sub>4</sub>X<sub>3</sub>X<sub>2</sub>X<sub>1</sub>)<sub>2</sub>and(00001111)<sub>2</sub>=(1111X'<sub>4</sub>X'<sub>3</sub>X'<sub>2</sub>X'<sub>1</sub>)<sub>2</sub>

* Logic gate(逻辑门)
a logic gate is an idealized or physical device implementing a Boolean function; that is, it performs a logical operation on one or more binary inputs and produces a single binary output. 
逻辑门是实现布尔函数的理想化或物理设备; 也就是说，它对一个或多个二进制输入执行逻辑运算并产生单个二进制输出。

* Boolean algebra(布尔代数)
Boolean algebra is the branch of algebra in which the values of the variables are the truth values true and false, usually denoted 1 and 0 respectively. Instead of elementary algebra where the values of the variables are numbers, and the prime operations are addition and multiplication, the main operations of Boolean algebra are the conjunction and denoted as ∧, the disjunction or denoted as ∨, and the negation not denoted as ¬. It is thus a formalism for describing logical relations in the same way that elementary algebra describes numeric relations.
布尔代数是的分支代数，其中的值的变量是真值 真和假，通常分别表示为1和0。而不是初等代数，其中变量的值是数字，而素数运算是加法和乘法，布尔代数的主要操作是连词 ，表示为∧，分离 或表示为∨，而否定 不是表示为¬。因此，它描述逻辑关系的形式主义与初等代数描述数字关系的方式相同。

* Flip-flop(触发器)
触发器或锁存器是具有两个稳定状态的电路，并且可以用于存储状态信息。触发器是双稳态多谐振荡器。可以通过施加到一个或多个控制输入的信号使电路改变状态，并且电路将具有一个或两个输出。它是顺序逻辑中的基本存储元素。触发器和锁存器是计算机，通信和许多其他类型系统中使用的数字电子系统的基本构建块。

* 8位信息