waive -msg {Port coverage for top design unit 'clock_switch_ICG' is: '1' (11.11 %) port(s) not fully constrained}  -rule {  {Setup_port01}  }  -exact -comment {Created by swru on 01-Aug-2018 21:12:47} 
waive -du {  {clock_switch_ICG}  }  -msg {Reset signal 'clock_switch_ICG.rst_clk_n' for 'clear' pin of flop 'clock_switch_ICG.en_800_sync2', clocked by 'clock_switch_ICG.clk_800', is unsynchronized by reason: Missing synchronizer}  -rule {  {Ar_unsync01}  }  -comment {Created by swru on 01-Aug-2018 21:16:23}  -exact 
waive -du {  {clock_switch_ICG}  }  -msg {Reset signal 'clock_switch_ICG.rst_clk_n' for 'clear' pin of flop 'clock_switch_ICG.en_500_sync2', clocked by 'clock_switch_ICG.clk_500', is unsynchronized by reason: Missing synchronizer}  -rule {  {Ar_unsync01}  }  -comment {Created by swru on 01-Aug-2018 21:16:23}  -exact 
waive -du {  {clock_switch_ICG}  }  -msg {Reset signal 'clock_switch_ICG.rst_clk_n' for 'clear' pin of flop 'clock_switch_ICG.en_1000_sync2', clocked by 'clock_switch_ICG.clk_1000', is unsynchronized by reason: Missing synchronizer}  -rule {  {Ar_unsync01}  }  -comment {Created by swru on 01-Aug-2018 21:16:23}  -exact 
waive -du {  {clock_switch_ICG}  }  -msg {Reset signal 'clock_switch_ICG.rst_clk_n' for 'clear' pin of flop 'clock_switch_ICG.en_800_sync2', is asynchronously de-asserted relative to clock signal 'clock_switch_ICG.clk_800'. Reason: Improper deassertion}  -rule {  {Ar_asyncdeassert01}  }  -comment {Created by swru on 01-Aug-2018 21:16:50}  -exact 
waive -du {  {clock_switch_ICG}  }  -msg {Reset signal 'clock_switch_ICG.rst_clk_n' for 'clear' pin of flop 'clock_switch_ICG.en_500_sync2', is asynchronously de-asserted relative to clock signal 'clock_switch_ICG.clk_500'. Reason: Improper deassertion}  -rule {  {Ar_asyncdeassert01}  }  -comment {Created by swru on 01-Aug-2018 21:16:50}  -exact 
waive -du {  {clock_switch_ICG}  }  -msg {Reset signal 'clock_switch_ICG.rst_clk_n' for 'clear' pin of flop 'clock_switch_ICG.en_1000_sync2', is asynchronously de-asserted relative to clock signal 'clock_switch_ICG.clk_1000'. Reason: Improper deassertion}  -rule {  {Ar_asyncdeassert01}  }  -comment {Created by swru on 01-Aug-2018 21:16:50}  -exact 
