Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto faa1dc48a33a4f1282b32be20d8eadf0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level_behav xil_defaultlib.tb_top_level -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package work.std_logic_textio
Compiling package xil_defaultlib.util
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture logic of entity xil_defaultlib.uart [\uart(baud_rate=1000000,os_rate=...]
Compiling architecture behavioral of entity xil_defaultlib.flash_logic [flash_logic_default]
Compiling architecture logic of entity xil_defaultlib.spi_quad_master [spi_quad_master_default]
Compiling architecture behavioral of entity xil_defaultlib.top_level [top_level_default]
Compiling architecture tb of entity xil_defaultlib.tb_top_level
Built simulation snapshot tb_top_level_behav
