// Seed: 1224854397
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_10 = 0;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  always_ff #1{1, id_1} <= id_2 - id_3;
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    input tri id_2,
    output wand id_3,
    output wand id_4,
    input wire id_5,
    output wand id_6,
    output supply0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output wand id_12
);
  localparam id_14 = 1 || -1'd0;
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14
  );
endmodule
