cacheL1(512,16,1,4,wb)
cacheL2(1024,16,1,8,wb)
cacheL2(4096,16,1,16,wb)
cacheL2(4096,16,1,16,wb)

.ORG 16
loop : add r1 , r2 , r3
test: sub r1 , r3 , r2
