#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Feb 16 11:08:11 2021
# Process ID: 3743
# Current directory: /home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex
# Command line: vivado -notrace -source /home/quinn/ece532-project/vivado/example_design/project_1.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_ex.tcl
# Log file: /home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/quinn/ece532-project/vivado/example_design/project_1.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 6417.285 ; gain = 118.977 ; free physical = 3346 ; free virtual = 7436
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xsim/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/modelsim/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/questa/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/ies/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/ies/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/vcs/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/riviera/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/activehdl/tx_ptp_pkt_buff_init.mem'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tri_mode_ethernet_mac_0.sh'
INFO: [SIM-utils-43] Exported '/home/quinn/ece532-project/vivado/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.ip_user_files/sim_scripts/tri_mode_ethernet_mac_0/xcelium/tx_ptp_pkt_buff_init.mem'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 11:23:33 2021...
