//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-30411180
// Cuda compilation tools, release 11.5, V11.5.50
// Based on NVVM 7.0.1
//

.version 7.5
.target sm_70
.address_size 64

	// .globl	g2p2g
// _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE has been demoted
.global .align 8 .b8 alloc777[144] = {2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0};
.global .align 8 .b8 alloc780[72] = {18, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 10, 0, 0, 0, 0, 0, 0, 0, 16, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 8, 0, 0, 0, 0, 0, 0, 0, 17, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 9, 0, 0, 0, 0, 0, 0, 0};
// _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E has been demoted
.global .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.visible .entry g2p2g(
	.param .f32 g2p2g_param_0,
	.param .u64 g2p2g_param_1,
	.param .u64 g2p2g_param_2,
	.param .u64 g2p2g_param_3,
	.param .u64 g2p2g_param_4,
	.param .u64 g2p2g_param_5,
	.param .u64 g2p2g_param_6,
	.param .u64 g2p2g_param_7,
	.param .u64 g2p2g_param_8,
	.param .u64 g2p2g_param_9,
	.param .u64 g2p2g_param_10,
	.param .align 8 .b8 g2p2g_param_11[72],
	.param .align 8 .b8 g2p2g_param_12[72],
	.param .u32 g2p2g_param_13,
	.param .u8 g2p2g_param_14
)
{
	.local .align 16 .b8 	__local_depot0[144];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<900>;
	.reg .b16 	%rs<36>;
	.reg .f32 	%f<5863>;
	.reg .b32 	%r<1893>;
	.reg .f64 	%fd<27>;
	.reg .b64 	%rd<1401>;
	// demoted variable
	.shared .align 8 .b8 _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE[5120];

	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	ld.param.f32 	%f1037, [g2p2g_param_0];
	ld.param.u64 	%rd340, [g2p2g_param_3];
	ld.param.u64 	%rd341, [g2p2g_param_4];
	ld.param.u64 	%rd342, [g2p2g_param_5];
	ld.param.u64 	%rd343, [g2p2g_param_6];
	ld.param.u64 	%rd344, [g2p2g_param_7];
	ld.param.u64 	%rd346, [g2p2g_param_9];
	ld.param.u8 	%r321, [g2p2g_param_14];
	ld.param.u8 	%r322, [g2p2g_param_14+1];
	prmt.b32 	%r323, %r322, %r321, 30212;
	and.b32  	%r324, %r323, 1;
	setp.eq.b32 	%p24, %r324, 1;
	ld.param.u64 	%rd361, [g2p2g_param_12+64];
	ld.param.u64 	%rd360, [g2p2g_param_12+56];
	ld.param.u64 	%rd359, [g2p2g_param_12+48];
	ld.param.u64 	%rd358, [g2p2g_param_12+32];
	ld.param.u64 	%rd356, [g2p2g_param_12+16];
	ld.param.u64 	%rd355, [g2p2g_param_12+8];
	ld.param.f32 	%f1039, [g2p2g_param_12];
	ld.param.u64 	%rd354, [g2p2g_param_11+64];
	ld.param.u32 	%r318, [g2p2g_param_11+40];
	ld.param.u64 	%rd351, [g2p2g_param_11+32];
	ld.param.u64 	%rd348, [g2p2g_param_11+8];
	add.u64 	%rd1, %SPL, 96;
	cvta.to.global.u64 	%rd3, %rd348;
	cvta.to.global.u64 	%rd4, %rd351;
	cvta.to.global.u64 	%rd6, %rd358;
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ntid.x;
	setp.eq.s32 	%p25, %r2, 0;
	@%p25 bra 	$L__BB0_661;

	mov.u32 	%r325, %ctaid.x;
	selp.b64 	%rd363, %rd360, %rd359, %p24;
	cvta.to.global.u64 	%rd364, %rd363;
	mul.wide.u32 	%rd365, %r325, 8;
	add.s64 	%rd7, %rd364, %rd365;
	mov.u32 	%r326, 64;
	div.u32 	%r3, %r326, %r2;
	cvt.u64.u32 	%rd8, %r3;
	mul.wide.u32 	%rd9, %r3, %r1;
	setp.gt.u64 	%p26, %rd9, 127;
	@%p26 bra 	$L__BB0_660;

	ld.global.u32 	%r4, [%rd7+4];
	ld.global.u32 	%r327, [%rd7];
	cvta.to.global.u64 	%rd366, %rd356;
	mul.wide.u32 	%rd367, %r327, 24;
	add.s64 	%rd368, %rd366, %rd367;
	ld.global.u64 	%rd369, [%rd368];
	ld.global.v2.u32 	{%r328, %r329}, [%rd368+8];
	bfe.u64 	%rd10, %rd9, 4, 1;
	bfe.u64 	%rd11, %rd9, 5, 1;
	add.s64 	%rd370, %rd10, %rd369;
	and.b64  	%rd371, %rd370, 4294967295;
	shl.b64 	%rd372, %rd9, 27;
	and.b64  	%rd373, %rd372, 4294967296;
	add.s64 	%rd374, %rd373, %rd369;
	and.b64  	%rd375, %rd374, -4294967296;
	or.b64  	%rd12, %rd375, %rd371;
	shr.u64 	%rd376, %rd12, 16;
	xor.b64  	%rd377, %rd376, %rd12;
	mul.lo.s64 	%rd378, %rd377, 2246822507;
	shr.u64 	%rd379, %rd378, 13;
	xor.b64  	%rd380, %rd379, %rd378;
	mul.lo.s64 	%rd381, %rd380, 3266489909;
	shr.u64 	%rd382, %rd381, 16;
	xor.b64  	%rd13, %rd382, %rd381;
	cvt.u64.u32 	%rd383, %r318;
	add.s64 	%rd14, %rd383, -1;
	and.b64  	%rd1303, %rd13, %rd14;
	shl.b64 	%rd384, %rd1303, 4;
	add.s64 	%rd385, %rd4, %rd384;
	ld.global.u64 	%rd16, [%rd385];
	setp.eq.s64 	%p27, %rd16, %rd12;
	@%p27 bra 	$L__BB0_16;
	bra.uni 	$L__BB0_3;

$L__BB0_16:
	setp.gt.u32 	%p38, %r2, 64;
	@%p38 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_17;

$L__BB0_3:
	setp.eq.s64 	%p28, %rd16, -1;
	@%p28 bra 	$L__BB0_9;

$L__BB0_5:
	add.s64 	%rd386, %rd1303, 1;
	and.b64  	%rd1303, %rd386, %rd14;
	shl.b64 	%rd387, %rd1303, 4;
	add.s64 	%rd388, %rd4, %rd387;
	ld.global.u64 	%rd19, [%rd388];
	setp.eq.s64 	%p29, %rd19, %rd12;
	@%p29 bra 	$L__BB0_8;

	setp.ne.s64 	%p30, %rd19, -1;
	@%p30 bra 	$L__BB0_5;

	setp.lt.u32 	%p31, %r2, 65;
	@%p31 bra 	$L__BB0_10;
	bra.uni 	$L__BB0_31;

$L__BB0_9:
	setp.gt.u32 	%p33, %r2, 64;
	@%p33 bra 	$L__BB0_31;

$L__BB0_10:
	and.b64  	%rd20, %rd9, 15;
	add.s64 	%rd21, %rd20, %rd8;
	shl.b64 	%rd22, %rd10, 2;
	shl.b64 	%rd23, %rd11, 2;
	add.s64 	%rd389, %rd20, 1;
	max.u64 	%rd24, %rd389, %rd21;
	sub.s64 	%rd390, %rd24, %rd9;
	and.b64  	%rd1305, %rd390, 3;
	setp.eq.s64 	%p34, %rd1305, 0;
	mov.u64 	%rd1311, %rd20;
	@%p34 bra 	$L__BB0_13;

	mov.f32 	%f1040, 0f00000000;
	mov.u32 	%r330, -1;
	mov.u64 	%rd1304, %rd20;

$L__BB0_12:
	.pragma "nounroll";
	add.s64 	%rd1311, %rd1304, 1;
	bfe.u64 	%rd391, %rd1304, 2, 2;
	and.b64  	%rd392, %rd1304, 3;
	or.b64  	%rd393, %rd392, %rd22;
	or.b64  	%rd394, %rd391, %rd23;
	shl.b64 	%rd395, %rd394, 3;
	or.b64  	%rd396, %rd393, %rd395;
	mul.lo.s64 	%rd397, %rd396, 80;
	mov.u64 	%rd398, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd399, %rd398, %rd397;
	mov.u64 	%rd400, 0;
	st.shared.u64 	[%rd399+32], %rd400;
	st.shared.v2.f32 	[%rd399+40], {%f1040, %f1040};
	st.shared.v2.f32 	[%rd399+24], {%f1040, %f1040};
	st.shared.v2.f32 	[%rd399+16], {%f1040, %f1040};
	st.shared.u32 	[%rd399+56], %rd400;
	st.shared.u64 	[%rd399+48], %rd400;
	st.shared.u64 	[%rd399], %rd400;
	mov.u64 	%rd401, 2139095039;
	st.shared.u32 	[%rd399+64], %rd400;
	st.shared.u32 	[%rd399+60], %rd401;
	st.shared.u32 	[%rd399+68], %rd400;
	st.shared.u32 	[%rd399+72], %r330;
	add.s64 	%rd1305, %rd1305, -1;
	setp.ne.s64 	%p35, %rd1305, 0;
	mov.u64 	%rd1304, %rd1311;
	@%p35 bra 	$L__BB0_12;

$L__BB0_13:
	not.b64 	%rd402, %rd20;
	add.s64 	%rd403, %rd24, %rd402;
	setp.lt.u64 	%p36, %rd403, 3;
	@%p36 bra 	$L__BB0_31;

	add.s64 	%rd404, %rd1311, 3;
	and.b64  	%rd405, %rd404, 3;
	add.s64 	%rd406, %rd1311, 1;
	and.b64  	%rd407, %rd406, 3;
	and.b64  	%rd408, %rd1311, 3;
	or.b64  	%rd31, %rd408, %rd22;
	or.b64  	%rd32, %rd407, %rd22;
	or.b64  	%rd33, %rd405, %rd22;
	shr.u64 	%rd1310, %rd404, 2;
	add.s64 	%rd409, %rd1311, 2;
	shr.u64 	%rd1309, %rd409, 2;
	shr.u64 	%rd1308, %rd1311, 2;
	shr.u64 	%rd1307, %rd406, 2;
	mov.f32 	%f1041, 0f00000000;
	mov.u32 	%r331, -1;

$L__BB0_15:
	and.b64  	%rd410, %rd1308, 3;
	or.b64  	%rd411, %rd410, %rd23;
	shl.b64 	%rd412, %rd411, 3;
	or.b64  	%rd413, %rd31, %rd412;
	mul.lo.s64 	%rd414, %rd413, 80;
	mov.u64 	%rd415, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd416, %rd415, %rd414;
	mov.u64 	%rd417, 0;
	st.shared.u64 	[%rd416+32], %rd417;
	st.shared.v2.f32 	[%rd416+40], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd416+24], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd416+16], {%f1041, %f1041};
	st.shared.u32 	[%rd416+56], %rd417;
	st.shared.u64 	[%rd416+48], %rd417;
	st.shared.u64 	[%rd416], %rd417;
	mov.u64 	%rd418, 2139095039;
	st.shared.u32 	[%rd416+68], %rd417;
	st.shared.u32 	[%rd416+64], %rd417;
	st.shared.u32 	[%rd416+60], %rd418;
	st.shared.u32 	[%rd416+72], %r331;
	and.b64  	%rd419, %rd1307, 3;
	or.b64  	%rd420, %rd419, %rd23;
	shl.b64 	%rd421, %rd420, 3;
	or.b64  	%rd422, %rd32, %rd421;
	mul.lo.s64 	%rd423, %rd422, 80;
	add.s64 	%rd424, %rd415, %rd423;
	st.shared.u64 	[%rd424+32], %rd417;
	st.shared.v2.f32 	[%rd424+40], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd424+24], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd424+16], {%f1041, %f1041};
	st.shared.u32 	[%rd424+56], %rd417;
	st.shared.u64 	[%rd424+48], %rd417;
	st.shared.u64 	[%rd424], %rd417;
	st.shared.u32 	[%rd424+68], %rd417;
	st.shared.u32 	[%rd424+64], %rd417;
	st.shared.u32 	[%rd424+60], %rd418;
	st.shared.u32 	[%rd424+72], %r331;
	and.b64  	%rd425, %rd1309, 3;
	or.b64  	%rd426, %rd425, %rd23;
	shl.b64 	%rd427, %rd426, 3;
	or.b64  	%rd428, %rd31, %rd427;
	xor.b64  	%rd429, %rd428, 2;
	mul.lo.s64 	%rd430, %rd429, 80;
	add.s64 	%rd431, %rd415, %rd430;
	st.shared.u64 	[%rd431+32], %rd417;
	st.shared.v2.f32 	[%rd431+40], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd431+24], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd431+16], {%f1041, %f1041};
	st.shared.u64 	[%rd431+48], %rd417;
	st.shared.u32 	[%rd431+56], %rd417;
	st.shared.u64 	[%rd431], %rd417;
	st.shared.u32 	[%rd431+68], %rd417;
	st.shared.u32 	[%rd431+64], %rd417;
	st.shared.u32 	[%rd431+60], %rd418;
	st.shared.u32 	[%rd431+72], %r331;
	and.b64  	%rd432, %rd1310, 3;
	or.b64  	%rd433, %rd432, %rd23;
	shl.b64 	%rd434, %rd433, 3;
	or.b64  	%rd435, %rd33, %rd434;
	mul.lo.s64 	%rd436, %rd435, 80;
	add.s64 	%rd437, %rd415, %rd436;
	st.shared.u64 	[%rd437+32], %rd417;
	st.shared.v2.f32 	[%rd437+40], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd437+24], {%f1041, %f1041};
	st.shared.v2.f32 	[%rd437+16], {%f1041, %f1041};
	st.shared.u32 	[%rd437+56], %rd417;
	st.shared.u64 	[%rd437+48], %rd417;
	st.shared.u64 	[%rd437], %rd417;
	st.shared.u32 	[%rd437+64], %rd417;
	st.shared.u32 	[%rd437+60], %rd418;
	st.shared.u32 	[%rd437+68], %rd417;
	st.shared.u32 	[%rd437+72], %r331;
	add.s64 	%rd1310, %rd1310, 1;
	add.s64 	%rd1309, %rd1309, 1;
	add.s64 	%rd1308, %rd1308, 1;
	add.s64 	%rd1307, %rd1307, 1;
	add.s64 	%rd1311, %rd1311, 4;
	setp.lt.u64 	%p37, %rd1311, %rd21;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_31;

$L__BB0_8:
	setp.lt.u32 	%p32, %r2, 65;
	@%p32 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_31;

$L__BB0_17:
	and.b64  	%rd1314, %rd9, 15;
	add.s64 	%rd51, %rd1314, %rd8;
	shl.b64 	%rd438, %rd1303, 4;
	add.s64 	%rd439, %rd4, %rd438;
	shl.b64 	%rd52, %rd10, 2;
	shl.b64 	%rd53, %rd11, 2;
	ld.global.u32 	%r332, [%rd439+8];
	mul.wide.u32 	%rd54, %r332, 16;
	add.s64 	%rd440, %rd1314, 1;
	max.u64 	%rd441, %rd440, %rd51;
	sub.s64 	%rd442, %rd441, %rd9;
	and.b64  	%rd443, %rd442, 1;
	setp.eq.b64 	%p39, %rd443, 1;
	mov.pred 	%p40, 0;
	xor.pred  	%p41, %p39, %p40;
	not.pred 	%p42, %p41;
	@%p42 bra 	$L__BB0_22;

	and.b64  	%rd444, %rd9, 3;
	bfe.u64 	%rd445, %rd9, 2, 2;
	or.b64  	%rd446, %rd444, %rd52;
	or.b64  	%rd447, %rd445, %rd53;
	shl.b64 	%rd448, %rd447, 3;
	or.b64  	%rd449, %rd446, %rd448;
	or.b64  	%rd450, %rd444, %rd54;
	and.b64  	%rd451, %rd9, 12;
	or.b64  	%rd55, %rd450, %rd451;
	setp.gt.u64 	%p43, %rd354, %rd55;
	mul.lo.s64 	%rd452, %rd449, 80;
	mov.u64 	%rd453, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd56, %rd453, %rd452;
	@%p43 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	shl.b64 	%rd456, %rd55, 6;
	add.s64 	%rd457, %rd3, %rd456;
	ld.global.u32 	%rd458, [%rd457+4];
	ld.global.u32 	%rd459, [%rd457+8];
	bfi.b64 	%rd460, %rd459, %rd458, 32, 32;
	st.shared.u64 	[%rd56+32], %rd460;
	ld.global.u32 	%r334, [%rd457+12];
	st.shared.u32 	[%rd56+48], %r334;
	ld.global.u64 	%rd461, [%rd457+40];
	st.shared.u32 	[%rd56+52], %rd461;
	shr.u64 	%rd462, %rd461, 32;
	st.shared.u32 	[%rd56+56], %rd462;
	ld.global.u64 	%rd463, [%rd457+24];
	ld.global.u64 	%rd464, [%rd457+32];
	st.shared.u64 	[%rd56], %rd463;
	st.shared.u64 	[%rd56+8], %rd464;
	ld.global.u32 	%r335, [%rd457+20];
	st.shared.u32 	[%rd56+16], %r335;
	ld.global.f32 	%f1042, [%rd457+48];
	ld.global.u32 	%r336, [%rd457+52];
	ld.global.u32 	%r337, [%rd457+56];
	st.shared.f32 	[%rd56+60], %f1042;
	st.shared.u32 	[%rd56+64], %r336;
	st.shared.u32 	[%rd56+68], %r337;
	bra.uni 	$L__BB0_21;

$L__BB0_19:
	mov.u64 	%rd454, 0;
	st.shared.u64 	[%rd56+32], %rd454;
	mov.u32 	%r333, 0;
	st.shared.u32 	[%rd56+56], %rd454;
	st.shared.u64 	[%rd56+48], %rd454;
	st.shared.u64 	[%rd56], %rd454;
	st.shared.u32 	[%rd56+16], %r333;
	mov.u64 	%rd455, 2139095039;
	st.shared.u32 	[%rd56+64], %rd454;
	st.shared.u32 	[%rd56+60], %rd455;
	st.shared.u32 	[%rd56+68], %rd454;

$L__BB0_21:
	mov.u32 	%r338, 0;
	mov.u64 	%rd465, 0;
	mov.f32 	%f1043, 0f00000000;
	st.shared.v2.f32 	[%rd56+40], {%f1043, %f1043};
	st.shared.u64 	[%rd56+24], %rd465;
	st.shared.u32 	[%rd56+20], %r338;
	mov.u32 	%r339, -1;
	st.shared.u32 	[%rd56+72], %r339;
	mov.u64 	%rd1314, %rd440;

$L__BB0_22:
	setp.ge.u64 	%p44, %rd440, %rd51;
	@%p44 bra 	$L__BB0_31;

	mov.u64 	%rd476, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mov.u32 	%r345, 0;
	mov.f32 	%f1045, 0f00000000;
	mov.u32 	%r346, -1;

$L__BB0_24:
	bfe.u64 	%rd467, %rd1314, 2, 2;
	and.b64  	%rd468, %rd1314, 3;
	or.b64  	%rd469, %rd468, %rd52;
	or.b64  	%rd470, %rd467, %rd53;
	shl.b64 	%rd471, %rd470, 3;
	or.b64  	%rd472, %rd469, %rd471;
	or.b64  	%rd473, %rd468, %rd54;
	and.b64  	%rd474, %rd1314, 12;
	or.b64  	%rd60, %rd473, %rd474;
	setp.gt.u64 	%p45, %rd354, %rd60;
	mul.lo.s64 	%rd475, %rd472, 80;
	add.s64 	%rd61, %rd476, %rd475;
	@%p45 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;

$L__BB0_26:
	shl.b64 	%rd479, %rd60, 6;
	add.s64 	%rd480, %rd3, %rd479;
	ld.global.u32 	%rd481, [%rd480+4];
	ld.global.u32 	%rd482, [%rd480+8];
	bfi.b64 	%rd483, %rd482, %rd481, 32, 32;
	st.shared.u64 	[%rd61+32], %rd483;
	ld.global.u32 	%r341, [%rd480+12];
	st.shared.u32 	[%rd61+48], %r341;
	ld.global.u64 	%rd484, [%rd480+40];
	st.shared.u32 	[%rd61+52], %rd484;
	shr.u64 	%rd485, %rd484, 32;
	st.shared.u32 	[%rd61+56], %rd485;
	ld.global.u64 	%rd486, [%rd480+24];
	ld.global.u64 	%rd487, [%rd480+32];
	st.shared.u64 	[%rd61], %rd486;
	st.shared.u64 	[%rd61+8], %rd487;
	ld.global.u32 	%r342, [%rd480+20];
	st.shared.u32 	[%rd61+16], %r342;
	ld.global.f32 	%f1044, [%rd480+48];
	ld.global.u32 	%r343, [%rd480+52];
	ld.global.u32 	%r344, [%rd480+56];
	st.shared.f32 	[%rd61+60], %f1044;
	st.shared.u32 	[%rd61+64], %r343;
	st.shared.u32 	[%rd61+68], %r344;
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	mov.u64 	%rd477, 0;
	st.shared.u64 	[%rd61+32], %rd477;
	st.shared.u32 	[%rd61+56], %rd477;
	st.shared.u64 	[%rd61+48], %rd477;
	st.shared.u64 	[%rd61], %rd477;
	st.shared.u32 	[%rd61+16], %r345;
	mov.u64 	%rd478, 2139095039;
	st.shared.u32 	[%rd61+64], %rd477;
	st.shared.u32 	[%rd61+60], %rd478;
	st.shared.u32 	[%rd61+68], %rd477;

$L__BB0_27:
	mov.u64 	%rd488, 0;
	st.shared.v2.f32 	[%rd61+40], {%f1045, %f1045};
	st.shared.u64 	[%rd61+24], %rd488;
	st.shared.u32 	[%rd61+20], %r345;
	st.shared.u32 	[%rd61+72], %r346;
	add.s64 	%rd62, %rd1314, 2;
	add.s64 	%rd489, %rd1314, 1;
	and.b64  	%rd490, %rd489, 3;
	bfe.u64 	%rd491, %rd489, 2, 2;
	or.b64  	%rd492, %rd490, %rd52;
	or.b64  	%rd493, %rd491, %rd53;
	shl.b64 	%rd494, %rd493, 3;
	or.b64  	%rd495, %rd492, %rd494;
	or.b64  	%rd496, %rd490, %rd54;
	and.b64  	%rd497, %rd489, 12;
	or.b64  	%rd63, %rd496, %rd497;
	setp.gt.u64 	%p46, %rd354, %rd63;
	mul.lo.s64 	%rd498, %rd495, 80;
	add.s64 	%rd64, %rd476, %rd498;
	@%p46 bra 	$L__BB0_29;
	bra.uni 	$L__BB0_28;

$L__BB0_29:
	shl.b64 	%rd502, %rd63, 6;
	add.s64 	%rd503, %rd3, %rd502;
	ld.global.u32 	%rd504, [%rd503+4];
	ld.global.u32 	%rd505, [%rd503+8];
	bfi.b64 	%rd506, %rd505, %rd504, 32, 32;
	st.shared.u64 	[%rd64+32], %rd506;
	ld.global.u32 	%r348, [%rd503+12];
	st.shared.u32 	[%rd64+48], %r348;
	ld.global.u64 	%rd507, [%rd503+40];
	st.shared.u32 	[%rd64+52], %rd507;
	shr.u64 	%rd508, %rd507, 32;
	st.shared.u32 	[%rd64+56], %rd508;
	ld.global.u64 	%rd509, [%rd503+24];
	ld.global.u64 	%rd510, [%rd503+32];
	st.shared.u64 	[%rd64], %rd509;
	st.shared.u64 	[%rd64+8], %rd510;
	ld.global.u32 	%r349, [%rd503+20];
	st.shared.u32 	[%rd64+16], %r349;
	ld.global.f32 	%f1046, [%rd503+48];
	ld.global.u32 	%r350, [%rd503+52];
	ld.global.u32 	%r351, [%rd503+56];
	st.shared.f32 	[%rd64+60], %f1046;
	st.shared.u32 	[%rd64+64], %r350;
	st.shared.u32 	[%rd64+68], %r351;
	bra.uni 	$L__BB0_30;

$L__BB0_28:
	st.shared.u64 	[%rd64+32], %rd488;
	st.shared.u32 	[%rd64+56], %rd488;
	st.shared.u64 	[%rd64+48], %rd488;
	st.shared.u64 	[%rd64], %rd488;
	st.shared.u32 	[%rd64+16], %r345;
	mov.u64 	%rd501, 2139095039;
	st.shared.u32 	[%rd64+64], %rd488;
	st.shared.u32 	[%rd64+60], %rd501;
	st.shared.u32 	[%rd64+68], %rd488;

$L__BB0_30:
	st.shared.v2.f32 	[%rd64+40], {%f1045, %f1045};
	st.shared.u64 	[%rd64+24], %rd488;
	st.shared.u32 	[%rd64+20], %r345;
	st.shared.u32 	[%rd64+72], %r346;
	setp.lt.u64 	%p47, %rd62, %rd51;
	mov.u64 	%rd1314, %rd62;
	@%p47 bra 	$L__BB0_24;

$L__BB0_31:
	bar.sync 	0;
	add.s32 	%r354, %r329, %r328;
	add.s32 	%r7, %r4, %r1;
	setp.ge.u32 	%p48, %r7, %r354;
	@%p48 bra 	$L__BB0_636;

	cvta.to.global.u64 	%rd512, %rd346;
	mul.wide.u32 	%rd513, %r7, 4;
	add.s64 	%rd514, %rd512, %rd513;
	ld.global.u32 	%r8, [%rd514];
	cvta.to.global.u64 	%rd515, %rd340;
	mul.wide.u32 	%rd516, %r8, 24;
	add.s64 	%rd517, %rd515, %rd516;
	ld.global.v4.u8 	{%rs7, %rs8, %rs9, %rs10}, [%rd517];
	ld.global.u32 	%rd518, [%rd517+4];
	ld.global.u32 	%rd519, [%rd517+8];
	bfi.b64 	%rd65, %rd519, %rd518, 32, 32;
	ld.global.u32 	%r9, [%rd517+12];
	ld.global.u64 	%rd66, [%rd517+16];
	cvta.to.global.u64 	%rd520, %rd341;
	mul.wide.u32 	%rd521, %r8, 8;
	add.s64 	%rd522, %rd520, %rd521;
	ld.global.f32 	%f2, [%rd522];
	ld.global.f32 	%f3, [%rd522+4];
	cvta.to.global.u64 	%rd523, %rd342;
	add.s64 	%rd524, %rd523, %rd521;
	ld.global.u32 	%rd525, [%rd524];
	ld.global.u32 	%rd526, [%rd524+4];
	bfi.b64 	%rd527, %rd526, %rd525, 32, 32;
	add.u64 	%rd529, %SPL, 128;
	st.local.u64 	[%rd529], %rd527;
	cvta.to.global.u64 	%rd530, %rd343;
	mul.wide.u32 	%rd531, %r8, 32;
	add.s64 	%rd532, %rd530, %rd531;
	ld.global.f32 	%f4, [%rd532];
	ld.global.f32 	%f5, [%rd532+4];
	ld.global.f32 	%f6, [%rd532+8];
	ld.global.f32 	%f7, [%rd532+12];
	ld.global.f32 	%f5755, [%rd532+16];
	ld.global.f32 	%f5754, [%rd532+20];
	ld.global.f32 	%f10, [%rd532+24];
	add.u64 	%rd534, %SPL, 80;
	st.local.v4.f32 	[%rd534], {%f7, %f5755, %f5754, %f10};
	ld.global.f32 	%f5756, [%rd532+28];
	cvta.to.global.u64 	%rd535, %rd344;
	add.s64 	%rd536, %rd535, %rd521;
	ld.global.u32 	%r10, [%rd536];
	ld.global.u32 	%r11, [%rd536+4];
	mul.f32 	%f1051, %f1039, %f1039;
	mov.f32 	%f1052, 0f40800000;
	div.rn.f32 	%f12, %f1052, %f1051;
	div.rn.f32 	%f1053, %f2, %f1039;
	div.rn.f32 	%f1054, %f3, %f1039;
	mov.b32 	%r355, %f1053;
	and.b32  	%r356, %r355, -2147483648;
	or.b32  	%r357, %r356, 1056964608;
	mov.b32 	%f1055, %r357;
	add.rz.f32 	%f1056, %f1053, %f1055;
	cvt.rzi.f32.f32 	%f13, %f1056;
	mov.b32 	%r358, %f1054;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r360, %r359, 1056964608;
	mov.b32 	%f1057, %r360;
	add.rz.f32 	%f1058, %f1054, %f1057;
	cvt.rzi.f32.f32 	%f14, %f1058;
	add.f32 	%f1059, %f13, 0fBF800000;
	add.f32 	%f1060, %f14, 0fBF800000;
	mul.f32 	%f1061, %f1039, %f1059;
	mul.f32 	%f1062, %f1039, %f1060;
	sub.f32 	%f15, %f1061, %f2;
	sub.f32 	%f16, %f1062, %f3;
	add.u64 	%rd538, %SPL, 64;
	mov.u64 	%rd539, 0;
	st.local.v2.u64 	[%rd538], {%rd539, %rd539};
	neg.f32 	%f1063, %f15;
	div.rn.f32 	%f17, %f1063, %f1039;
	mov.f32 	%f1064, 0f3FC00000;
	sub.f32 	%f18, %f1064, %f17;
	mov.f32 	%f1067, 0f40000000;
	abs.f32 	%f21, %f18;
	setp.lt.f32 	%p49, %f21, 0f00800000;
	mul.f32 	%f1069, %f21, 0f4B800000;
	selp.f32 	%f1070, %f1069, %f21, %p49;
	selp.f32 	%f1071, 0fC3170000, 0fC2FE0000, %p49;
	mov.b32 	%r361, %f1070;
	and.b32  	%r362, %r361, 8388607;
	or.b32  	%r363, %r362, 1065353216;
	mov.b32 	%f1072, %r363;
	shr.u32 	%r364, %r361, 23;
	cvt.rn.f32.u32 	%f1073, %r364;
	add.f32 	%f1074, %f1071, %f1073;
	setp.gt.f32 	%p50, %f1072, 0f3FB504F3;
	mul.f32 	%f1075, %f1072, 0f3F000000;
	add.f32 	%f1076, %f1074, 0f3F800000;
	selp.f32 	%f1077, %f1076, %f1074, %p50;
	selp.f32 	%f1078, %f1075, %f1072, %p50;
	add.f32 	%f1079, %f1078, 0fBF800000;
	add.f32 	%f1049, %f1078, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1048,%f1049;
	// end inline asm
	add.f32 	%f1080, %f1079, %f1079;
	mul.f32 	%f1081, %f1048, %f1080;
	mul.f32 	%f1082, %f1081, %f1081;
	mov.f32 	%f1083, 0f3C4CAF63;
	mov.f32 	%f1084, 0f3B18F0FE;
	fma.rn.f32 	%f1085, %f1084, %f1082, %f1083;
	mov.f32 	%f1086, 0f3DAAAABD;
	fma.rn.f32 	%f1087, %f1085, %f1082, %f1086;
	mul.rn.f32 	%f1088, %f1087, %f1082;
	mul.rn.f32 	%f1089, %f1088, %f1081;
	sub.f32 	%f1090, %f1079, %f1081;
	add.f32 	%f1091, %f1090, %f1090;
	neg.f32 	%f1092, %f1081;
	fma.rn.f32 	%f1093, %f1092, %f1079, %f1091;
	mul.rn.f32 	%f1094, %f1048, %f1093;
	add.f32 	%f1095, %f1089, %f1081;
	sub.f32 	%f1096, %f1081, %f1095;
	add.f32 	%f1097, %f1089, %f1096;
	add.f32 	%f1098, %f1094, %f1097;
	add.f32 	%f1099, %f1095, %f1098;
	sub.f32 	%f1100, %f1095, %f1099;
	add.f32 	%f1101, %f1098, %f1100;
	mov.f32 	%f1102, 0f3F317200;
	mul.rn.f32 	%f1103, %f1077, %f1102;
	mov.f32 	%f1104, 0f35BFBE8E;
	mul.rn.f32 	%f1105, %f1077, %f1104;
	add.f32 	%f1106, %f1103, %f1099;
	sub.f32 	%f1107, %f1103, %f1106;
	add.f32 	%f1108, %f1099, %f1107;
	add.f32 	%f1109, %f1101, %f1108;
	add.f32 	%f1110, %f1105, %f1109;
	add.f32 	%f1111, %f1106, %f1110;
	sub.f32 	%f1112, %f1106, %f1111;
	add.f32 	%f1113, %f1110, %f1112;
	mul.rn.f32 	%f1114, %f1067, %f1111;
	neg.f32 	%f1115, %f1114;
	fma.rn.f32 	%f1116, %f1067, %f1111, %f1115;
	fma.rn.f32 	%f1117, %f1067, %f1113, %f1116;
	mov.f32 	%f1118, 0f00000000;
	fma.rn.f32 	%f1119, %f1118, %f1111, %f1117;
	add.rn.f32 	%f1120, %f1114, %f1119;
	neg.f32 	%f1121, %f1120;
	add.rn.f32 	%f1122, %f1114, %f1121;
	add.rn.f32 	%f1123, %f1122, %f1119;
	mov.b32 	%r365, %f1120;
	setp.eq.s32 	%p51, %r365, 1118925336;
	add.s32 	%r366, %r365, -1;
	mov.b32 	%f1124, %r366;
	add.f32 	%f1125, %f1123, 0f37000000;
	selp.f32 	%f22, %f1125, %f1123, %p51;
	selp.f32 	%f1126, %f1124, %f1120, %p51;
	mov.f32 	%f1127, 0f3FB8AA3B;
	mul.rn.f32 	%f1128, %f1126, %f1127;
	cvt.rzi.f32.f32 	%f1129, %f1128;
	abs.f32 	%f1130, %f1129;
	setp.gt.f32 	%p52, %f1130, 0f42FC0000;
	mov.b32 	%r367, %f1129;
	and.b32  	%r368, %r367, -2147483648;
	or.b32  	%r369, %r368, 1123811328;
	mov.b32 	%f1131, %r369;
	selp.f32 	%f1132, %f1131, %f1129, %p52;
	mov.f32 	%f1133, 0fBF317218;
	fma.rn.f32 	%f1134, %f1132, %f1133, %f1126;
	mov.f32 	%f1135, 0f3102E308;
	fma.rn.f32 	%f1136, %f1132, %f1135, %f1134;
	mul.f32 	%f1137, %f1136, 0f3FB8AA3B;
	add.f32 	%f1138, %f1132, 0f4B40007F;
	mov.b32 	%r370, %f1138;
	shl.b32 	%r371, %r370, 23;
	mov.b32 	%f1139, %r371;
	ex2.approx.ftz.f32 	%f1140, %f1137;
	mul.f32 	%f23, %f1140, %f1139;
	setp.eq.f32 	%p53, %f23, 0f7F800000;
	mov.f32 	%f5660, 0f7F800000;
	@%p53 bra 	$L__BB0_34;

	fma.rn.f32 	%f5660, %f23, %f22, %f23;

$L__BB0_34:
	mov.f32 	%f5418, 0f3F800000;
	cvt.rzi.f32.f32 	%f5417, %f5418;
	add.f32 	%f5416, %f5417, %f5417;
	mov.f32 	%f5415, 0f40000000;
	sub.f32 	%f5414, %f5415, %f5416;
	abs.f32 	%f5413, %f5414;
	setp.lt.f32 	%p54, %f18, 0f00000000;
	setp.eq.f32 	%p55, %f5413, 0f3F800000;
	and.pred  	%p1, %p54, %p55;
	setp.eq.f32 	%p56, %f18, 0f00000000;
	@%p56 bra 	$L__BB0_38;
	bra.uni 	$L__BB0_35;

$L__BB0_38:
	add.f32 	%f1145, %f18, %f18;
	selp.f32 	%f5662, %f1145, 0f00000000, %p55;
	bra.uni 	$L__BB0_39;

$L__BB0_35:
	mov.b32 	%r372, %f5660;
	xor.b32  	%r373, %r372, -2147483648;
	mov.b32 	%f1141, %r373;
	selp.f32 	%f5662, %f1141, %f5660, %p1;
	setp.geu.f32 	%p57, %f18, 0f00000000;
	@%p57 bra 	$L__BB0_39;

	cvt.rzi.f32.f32 	%f1143, %f1067;
	setp.eq.f32 	%p58, %f1143, 0f40000000;
	@%p58 bra 	$L__BB0_39;

	mov.f32 	%f5662, 0f7FFFFFFF;

$L__BB0_39:
	add.f32 	%f1146, %f21, 0f40000000;
	mov.b32 	%r374, %f1146;
	setp.lt.s32 	%p60, %r374, 2139095040;
	@%p60 bra 	$L__BB0_44;

	setp.gtu.f32 	%p61, %f21, 0f7F800000;
	@%p61 bra 	$L__BB0_43;
	bra.uni 	$L__BB0_41;

$L__BB0_43:
	add.f32 	%f5662, %f18, 0f40000000;
	bra.uni 	$L__BB0_44;

$L__BB0_41:
	setp.neu.f32 	%p62, %f21, 0f7F800000;
	@%p62 bra 	$L__BB0_44;

	selp.f32 	%f5662, 0fFF800000, 0f7F800000, %p1;

$L__BB0_44:
	mov.f32 	%f5657, 0f3FB8AA3B;
	mov.f32 	%f5586, 0f3102E308;
	mov.f32 	%f5585, 0fBF317218;
	mov.f32 	%f5584, 0f35BFBE8E;
	mov.f32 	%f5583, 0f3F317200;
	mov.f32 	%f5582, 0f3DAAAABD;
	mov.f32 	%f5581, 0f3C4CAF63;
	mov.f32 	%f5580, 0f3B18F0FE;
	mov.f32 	%f5377, 0f00000000;
	mul.f32 	%f1150, %f5662, 0f3F000000;
	setp.eq.f32 	%p63, %f18, 0f3F800000;
	selp.f32 	%f32, 0f3F000000, %f1150, %p63;
	add.f32 	%f33, %f17, 0fBF800000;
	abs.f32 	%f34, %f33;
	setp.lt.f32 	%p64, %f34, 0f00800000;
	mul.f32 	%f1151, %f34, 0f4B800000;
	selp.f32 	%f1152, %f1151, %f34, %p64;
	selp.f32 	%f1153, 0fC3170000, 0fC2FE0000, %p64;
	mov.b32 	%r375, %f1152;
	and.b32  	%r376, %r375, 8388607;
	or.b32  	%r377, %r376, 1065353216;
	mov.b32 	%f1154, %r377;
	shr.u32 	%r378, %r375, 23;
	cvt.rn.f32.u32 	%f1155, %r378;
	add.f32 	%f1156, %f1153, %f1155;
	setp.gt.f32 	%p65, %f1154, 0f3FB504F3;
	mul.f32 	%f1157, %f1154, 0f3F000000;
	add.f32 	%f1158, %f1156, 0f3F800000;
	selp.f32 	%f1159, %f1158, %f1156, %p65;
	selp.f32 	%f1160, %f1157, %f1154, %p65;
	add.f32 	%f1161, %f1160, 0fBF800000;
	add.f32 	%f1148, %f1160, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1147,%f1148;
	// end inline asm
	add.f32 	%f1162, %f1161, %f1161;
	mul.f32 	%f1164, %f1147, %f1162;
	mul.f32 	%f1165, %f1164, %f1164;
	fma.rn.f32 	%f1168, %f5580, %f1165, %f5581;
	fma.rn.f32 	%f1170, %f1168, %f1165, %f5582;
	mul.rn.f32 	%f1171, %f1170, %f1165;
	mul.rn.f32 	%f1172, %f1171, %f1164;
	sub.f32 	%f1173, %f1161, %f1164;
	add.f32 	%f1174, %f1173, %f1173;
	neg.f32 	%f1175, %f1164;
	fma.rn.f32 	%f1176, %f1175, %f1161, %f1174;
	mul.rn.f32 	%f1177, %f1147, %f1176;
	add.f32 	%f1178, %f1172, %f1164;
	sub.f32 	%f1179, %f1164, %f1178;
	add.f32 	%f1180, %f1172, %f1179;
	add.f32 	%f1181, %f1177, %f1180;
	add.f32 	%f1182, %f1178, %f1181;
	sub.f32 	%f1183, %f1178, %f1182;
	add.f32 	%f1184, %f1181, %f1183;
	mul.rn.f32 	%f1186, %f1159, %f5583;
	mul.rn.f32 	%f1188, %f1159, %f5584;
	add.f32 	%f1189, %f1186, %f1182;
	sub.f32 	%f1190, %f1186, %f1189;
	add.f32 	%f1191, %f1182, %f1190;
	add.f32 	%f1192, %f1184, %f1191;
	add.f32 	%f1193, %f1188, %f1192;
	add.f32 	%f1194, %f1189, %f1193;
	sub.f32 	%f1195, %f1189, %f1194;
	add.f32 	%f1196, %f1193, %f1195;
	mul.rn.f32 	%f1197, %f1067, %f1194;
	neg.f32 	%f1198, %f1197;
	fma.rn.f32 	%f1199, %f1067, %f1194, %f1198;
	fma.rn.f32 	%f1200, %f1067, %f1196, %f1199;
	fma.rn.f32 	%f1202, %f5377, %f1194, %f1200;
	add.rn.f32 	%f1203, %f1197, %f1202;
	neg.f32 	%f1204, %f1203;
	add.rn.f32 	%f1205, %f1197, %f1204;
	add.rn.f32 	%f1206, %f1205, %f1202;
	mov.b32 	%r379, %f1203;
	setp.eq.s32 	%p66, %r379, 1118925336;
	add.s32 	%r380, %r379, -1;
	mov.b32 	%f1207, %r380;
	add.f32 	%f1208, %f1206, 0f37000000;
	selp.f32 	%f35, %f1208, %f1206, %p66;
	selp.f32 	%f1209, %f1207, %f1203, %p66;
	mul.rn.f32 	%f1211, %f1209, %f5657;
	cvt.rzi.f32.f32 	%f1212, %f1211;
	abs.f32 	%f1213, %f1212;
	setp.gt.f32 	%p67, %f1213, 0f42FC0000;
	mov.b32 	%r381, %f1212;
	and.b32  	%r382, %r381, -2147483648;
	or.b32  	%r383, %r382, 1123811328;
	mov.b32 	%f1214, %r383;
	selp.f32 	%f1215, %f1214, %f1212, %p67;
	fma.rn.f32 	%f1217, %f1215, %f5585, %f1209;
	fma.rn.f32 	%f1219, %f1215, %f5586, %f1217;
	mul.f32 	%f1220, %f1219, 0f3FB8AA3B;
	add.f32 	%f1221, %f1215, 0f4B40007F;
	mov.b32 	%r384, %f1221;
	shl.b32 	%r385, %r384, 23;
	mov.b32 	%f1222, %r385;
	ex2.approx.ftz.f32 	%f1223, %f1220;
	mul.f32 	%f36, %f1223, %f1222;
	setp.eq.f32 	%p68, %f36, 0f7F800000;
	mov.f32 	%f5663, 0f7F800000;
	@%p68 bra 	$L__BB0_46;

	fma.rn.f32 	%f5663, %f36, %f35, %f36;

$L__BB0_46:
	setp.lt.f32 	%p69, %f33, 0f00000000;
	and.pred  	%p2, %p69, %p55;
	setp.eq.f32 	%p71, %f33, 0f00000000;
	@%p71 bra 	$L__BB0_50;
	bra.uni 	$L__BB0_47;

$L__BB0_50:
	add.f32 	%f1228, %f33, %f33;
	selp.f32 	%f5665, %f1228, 0f00000000, %p55;
	bra.uni 	$L__BB0_51;

$L__BB0_47:
	mov.b32 	%r386, %f5663;
	xor.b32  	%r387, %r386, -2147483648;
	mov.b32 	%f1224, %r387;
	selp.f32 	%f5665, %f1224, %f5663, %p2;
	setp.geu.f32 	%p72, %f33, 0f00000000;
	@%p72 bra 	$L__BB0_51;

	cvt.rzi.f32.f32 	%f1226, %f1067;
	setp.eq.f32 	%p73, %f1226, 0f40000000;
	@%p73 bra 	$L__BB0_51;

	mov.f32 	%f5665, 0f7FFFFFFF;

$L__BB0_51:
	add.f32 	%f1229, %f34, 0f40000000;
	mov.b32 	%r388, %f1229;
	setp.lt.s32 	%p75, %r388, 2139095040;
	@%p75 bra 	$L__BB0_56;

	setp.gtu.f32 	%p76, %f34, 0f7F800000;
	@%p76 bra 	$L__BB0_55;
	bra.uni 	$L__BB0_53;

$L__BB0_55:
	add.f32 	%f5665, %f33, 0f40000000;
	bra.uni 	$L__BB0_56;

$L__BB0_53:
	setp.neu.f32 	%p77, %f34, 0f7F800000;
	@%p77 bra 	$L__BB0_56;

	selp.f32 	%f5665, 0fFF800000, 0f7F800000, %p2;

$L__BB0_56:
	mov.f32 	%f5658, 0f3FB8AA3B;
	mov.f32 	%f5593, 0f3102E308;
	mov.f32 	%f5592, 0fBF317218;
	mov.f32 	%f5591, 0f35BFBE8E;
	mov.f32 	%f5590, 0f3F317200;
	mov.f32 	%f5589, 0f3DAAAABD;
	mov.f32 	%f5588, 0f3C4CAF63;
	mov.f32 	%f5587, 0f3B18F0FE;
	mov.f32 	%f5378, 0f00000000;
	mov.f32 	%f1233, 0f3F400000;
	sub.f32 	%f1234, %f1233, %f5665;
	setp.eq.f32 	%p78, %f33, 0f3F800000;
	selp.f32 	%f45, 0fBE800000, %f1234, %p78;
	add.f32 	%f46, %f17, 0fBF000000;
	abs.f32 	%f47, %f46;
	setp.lt.f32 	%p79, %f47, 0f00800000;
	mul.f32 	%f1235, %f47, 0f4B800000;
	selp.f32 	%f1236, %f1235, %f47, %p79;
	selp.f32 	%f1237, 0fC3170000, 0fC2FE0000, %p79;
	mov.b32 	%r389, %f1236;
	and.b32  	%r390, %r389, 8388607;
	or.b32  	%r391, %r390, 1065353216;
	mov.b32 	%f1238, %r391;
	shr.u32 	%r392, %r389, 23;
	cvt.rn.f32.u32 	%f1239, %r392;
	add.f32 	%f1240, %f1237, %f1239;
	setp.gt.f32 	%p80, %f1238, 0f3FB504F3;
	mul.f32 	%f1241, %f1238, 0f3F000000;
	add.f32 	%f1242, %f1240, 0f3F800000;
	selp.f32 	%f1243, %f1242, %f1240, %p80;
	selp.f32 	%f1244, %f1241, %f1238, %p80;
	add.f32 	%f1245, %f1244, 0fBF800000;
	add.f32 	%f1231, %f1244, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1230,%f1231;
	// end inline asm
	add.f32 	%f1246, %f1245, %f1245;
	mul.f32 	%f1248, %f1230, %f1246;
	mul.f32 	%f1249, %f1248, %f1248;
	fma.rn.f32 	%f1252, %f5587, %f1249, %f5588;
	fma.rn.f32 	%f1254, %f1252, %f1249, %f5589;
	mul.rn.f32 	%f1255, %f1254, %f1249;
	mul.rn.f32 	%f1256, %f1255, %f1248;
	sub.f32 	%f1257, %f1245, %f1248;
	add.f32 	%f1258, %f1257, %f1257;
	neg.f32 	%f1259, %f1248;
	fma.rn.f32 	%f1260, %f1259, %f1245, %f1258;
	mul.rn.f32 	%f1261, %f1230, %f1260;
	add.f32 	%f1262, %f1256, %f1248;
	sub.f32 	%f1263, %f1248, %f1262;
	add.f32 	%f1264, %f1256, %f1263;
	add.f32 	%f1265, %f1261, %f1264;
	add.f32 	%f1266, %f1262, %f1265;
	sub.f32 	%f1267, %f1262, %f1266;
	add.f32 	%f1268, %f1265, %f1267;
	mul.rn.f32 	%f1270, %f1243, %f5590;
	mul.rn.f32 	%f1272, %f1243, %f5591;
	add.f32 	%f1273, %f1270, %f1266;
	sub.f32 	%f1274, %f1270, %f1273;
	add.f32 	%f1275, %f1266, %f1274;
	add.f32 	%f1276, %f1268, %f1275;
	add.f32 	%f1277, %f1272, %f1276;
	add.f32 	%f1278, %f1273, %f1277;
	sub.f32 	%f1279, %f1273, %f1278;
	add.f32 	%f1280, %f1277, %f1279;
	mul.rn.f32 	%f1281, %f1067, %f1278;
	neg.f32 	%f1282, %f1281;
	fma.rn.f32 	%f1283, %f1067, %f1278, %f1282;
	fma.rn.f32 	%f1284, %f1067, %f1280, %f1283;
	fma.rn.f32 	%f1286, %f5378, %f1278, %f1284;
	add.rn.f32 	%f1287, %f1281, %f1286;
	neg.f32 	%f1288, %f1287;
	add.rn.f32 	%f1289, %f1281, %f1288;
	add.rn.f32 	%f1290, %f1289, %f1286;
	mov.b32 	%r393, %f1287;
	setp.eq.s32 	%p81, %r393, 1118925336;
	add.s32 	%r394, %r393, -1;
	mov.b32 	%f1291, %r394;
	add.f32 	%f1292, %f1290, 0f37000000;
	selp.f32 	%f48, %f1292, %f1290, %p81;
	selp.f32 	%f1293, %f1291, %f1287, %p81;
	mul.rn.f32 	%f1295, %f1293, %f5658;
	cvt.rzi.f32.f32 	%f1296, %f1295;
	abs.f32 	%f1297, %f1296;
	setp.gt.f32 	%p82, %f1297, 0f42FC0000;
	mov.b32 	%r395, %f1296;
	and.b32  	%r396, %r395, -2147483648;
	or.b32  	%r397, %r396, 1123811328;
	mov.b32 	%f1298, %r397;
	selp.f32 	%f1299, %f1298, %f1296, %p82;
	fma.rn.f32 	%f1301, %f1299, %f5592, %f1293;
	fma.rn.f32 	%f1303, %f1299, %f5593, %f1301;
	mul.f32 	%f1304, %f1303, 0f3FB8AA3B;
	add.f32 	%f1305, %f1299, 0f4B40007F;
	mov.b32 	%r398, %f1305;
	shl.b32 	%r399, %r398, 23;
	mov.b32 	%f1306, %r399;
	ex2.approx.ftz.f32 	%f1307, %f1304;
	mul.f32 	%f49, %f1307, %f1306;
	setp.eq.f32 	%p83, %f49, 0f7F800000;
	mov.f32 	%f5666, 0f7F800000;
	@%p83 bra 	$L__BB0_58;

	fma.rn.f32 	%f5666, %f49, %f48, %f49;

$L__BB0_58:
	setp.lt.f32 	%p84, %f46, 0f00000000;
	and.pred  	%p3, %p84, %p55;
	setp.eq.f32 	%p86, %f46, 0f00000000;
	@%p86 bra 	$L__BB0_62;
	bra.uni 	$L__BB0_59;

$L__BB0_62:
	add.f32 	%f1312, %f46, %f46;
	selp.f32 	%f5668, %f1312, 0f00000000, %p55;
	bra.uni 	$L__BB0_63;

$L__BB0_59:
	mov.b32 	%r400, %f5666;
	xor.b32  	%r401, %r400, -2147483648;
	mov.b32 	%f1308, %r401;
	selp.f32 	%f5668, %f1308, %f5666, %p3;
	setp.geu.f32 	%p87, %f46, 0f00000000;
	@%p87 bra 	$L__BB0_63;

	cvt.rzi.f32.f32 	%f1310, %f1067;
	setp.eq.f32 	%p88, %f1310, 0f40000000;
	@%p88 bra 	$L__BB0_63;

	mov.f32 	%f5668, 0f7FFFFFFF;

$L__BB0_63:
	add.f32 	%f1313, %f47, 0f40000000;
	mov.b32 	%r402, %f1313;
	setp.lt.s32 	%p90, %r402, 2139095040;
	@%p90 bra 	$L__BB0_68;

	setp.gtu.f32 	%p91, %f47, 0f7F800000;
	@%p91 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_65;

$L__BB0_67:
	add.f32 	%f5668, %f46, 0f40000000;
	bra.uni 	$L__BB0_68;

$L__BB0_65:
	setp.neu.f32 	%p92, %f47, 0f7F800000;
	@%p92 bra 	$L__BB0_68;

	selp.f32 	%f5668, 0fFF800000, 0f7F800000, %p3;

$L__BB0_68:
	mov.f32 	%f5659, 0f3FB8AA3B;
	mov.f32 	%f5600, 0f3102E308;
	mov.f32 	%f5599, 0fBF317218;
	mov.f32 	%f5598, 0f35BFBE8E;
	mov.f32 	%f5597, 0f3F317200;
	mov.f32 	%f5596, 0f3DAAAABD;
	mov.f32 	%f5595, 0f3C4CAF63;
	mov.f32 	%f5594, 0f3B18F0FE;
	mov.f32 	%f5380, 0f3FC00000;
	mov.f32 	%f5379, 0f00000000;
	mul.f32 	%f1317, %f5668, 0f3F000000;
	setp.eq.f32 	%p93, %f46, 0f3F800000;
	selp.f32 	%f58, 0f3F000000, %f1317, %p93;
	mov.b32 	%r14, %f58;
	neg.f32 	%f1318, %f16;
	div.rn.f32 	%f59, %f1318, %f1039;
	sub.f32 	%f60, %f5380, %f59;
	abs.f32 	%f61, %f60;
	setp.lt.f32 	%p94, %f61, 0f00800000;
	mul.f32 	%f1320, %f61, 0f4B800000;
	selp.f32 	%f1321, %f1320, %f61, %p94;
	selp.f32 	%f1322, 0fC3170000, 0fC2FE0000, %p94;
	mov.b32 	%r403, %f1321;
	and.b32  	%r404, %r403, 8388607;
	or.b32  	%r405, %r404, 1065353216;
	mov.b32 	%f1323, %r405;
	shr.u32 	%r406, %r403, 23;
	cvt.rn.f32.u32 	%f1324, %r406;
	add.f32 	%f1325, %f1322, %f1324;
	setp.gt.f32 	%p95, %f1323, 0f3FB504F3;
	mul.f32 	%f1326, %f1323, 0f3F000000;
	add.f32 	%f1327, %f1325, 0f3F800000;
	selp.f32 	%f1328, %f1327, %f1325, %p95;
	selp.f32 	%f1329, %f1326, %f1323, %p95;
	add.f32 	%f1330, %f1329, 0fBF800000;
	add.f32 	%f1315, %f1329, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1314,%f1315;
	// end inline asm
	add.f32 	%f1331, %f1330, %f1330;
	mul.f32 	%f1333, %f1314, %f1331;
	mul.f32 	%f1334, %f1333, %f1333;
	fma.rn.f32 	%f1337, %f5594, %f1334, %f5595;
	fma.rn.f32 	%f1339, %f1337, %f1334, %f5596;
	mul.rn.f32 	%f1340, %f1339, %f1334;
	mul.rn.f32 	%f1341, %f1340, %f1333;
	sub.f32 	%f1342, %f1330, %f1333;
	add.f32 	%f1343, %f1342, %f1342;
	neg.f32 	%f1344, %f1333;
	fma.rn.f32 	%f1345, %f1344, %f1330, %f1343;
	mul.rn.f32 	%f1346, %f1314, %f1345;
	add.f32 	%f1347, %f1341, %f1333;
	sub.f32 	%f1348, %f1333, %f1347;
	add.f32 	%f1349, %f1341, %f1348;
	add.f32 	%f1350, %f1346, %f1349;
	add.f32 	%f1351, %f1347, %f1350;
	sub.f32 	%f1352, %f1347, %f1351;
	add.f32 	%f1353, %f1350, %f1352;
	mul.rn.f32 	%f1355, %f1328, %f5597;
	mul.rn.f32 	%f1357, %f1328, %f5598;
	add.f32 	%f1358, %f1355, %f1351;
	sub.f32 	%f1359, %f1355, %f1358;
	add.f32 	%f1360, %f1351, %f1359;
	add.f32 	%f1361, %f1353, %f1360;
	add.f32 	%f1362, %f1357, %f1361;
	add.f32 	%f1363, %f1358, %f1362;
	sub.f32 	%f1364, %f1358, %f1363;
	add.f32 	%f1365, %f1362, %f1364;
	mul.rn.f32 	%f1366, %f1067, %f1363;
	neg.f32 	%f1367, %f1366;
	fma.rn.f32 	%f1368, %f1067, %f1363, %f1367;
	fma.rn.f32 	%f1369, %f1067, %f1365, %f1368;
	fma.rn.f32 	%f1371, %f5379, %f1363, %f1369;
	add.rn.f32 	%f1372, %f1366, %f1371;
	neg.f32 	%f1373, %f1372;
	add.rn.f32 	%f1374, %f1366, %f1373;
	add.rn.f32 	%f1375, %f1374, %f1371;
	mov.b32 	%r407, %f1372;
	setp.eq.s32 	%p96, %r407, 1118925336;
	add.s32 	%r408, %r407, -1;
	mov.b32 	%f1376, %r408;
	add.f32 	%f1377, %f1375, 0f37000000;
	selp.f32 	%f62, %f1377, %f1375, %p96;
	selp.f32 	%f1378, %f1376, %f1372, %p96;
	mul.rn.f32 	%f1380, %f1378, %f5659;
	cvt.rzi.f32.f32 	%f1381, %f1380;
	abs.f32 	%f1382, %f1381;
	setp.gt.f32 	%p97, %f1382, 0f42FC0000;
	mov.b32 	%r409, %f1381;
	and.b32  	%r410, %r409, -2147483648;
	or.b32  	%r411, %r410, 1123811328;
	mov.b32 	%f1383, %r411;
	selp.f32 	%f1384, %f1383, %f1381, %p97;
	fma.rn.f32 	%f1386, %f1384, %f5599, %f1378;
	fma.rn.f32 	%f1388, %f1384, %f5600, %f1386;
	mul.f32 	%f1389, %f1388, 0f3FB8AA3B;
	add.f32 	%f1390, %f1384, 0f4B40007F;
	mov.b32 	%r412, %f1390;
	shl.b32 	%r413, %r412, 23;
	mov.b32 	%f1391, %r413;
	ex2.approx.ftz.f32 	%f1392, %f1389;
	mul.f32 	%f63, %f1392, %f1391;
	setp.eq.f32 	%p98, %f63, 0f7F800000;
	mov.f32 	%f5669, 0f7F800000;
	@%p98 bra 	$L__BB0_70;

	fma.rn.f32 	%f5669, %f63, %f62, %f63;

$L__BB0_70:
	setp.lt.f32 	%p99, %f60, 0f00000000;
	and.pred  	%p4, %p99, %p55;
	setp.eq.f32 	%p101, %f60, 0f00000000;
	@%p101 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_71;

$L__BB0_74:
	add.f32 	%f1397, %f60, %f60;
	selp.f32 	%f5671, %f1397, 0f00000000, %p55;
	bra.uni 	$L__BB0_75;

$L__BB0_71:
	mov.b32 	%r414, %f5669;
	xor.b32  	%r415, %r414, -2147483648;
	mov.b32 	%f1393, %r415;
	selp.f32 	%f5671, %f1393, %f5669, %p4;
	setp.geu.f32 	%p102, %f60, 0f00000000;
	@%p102 bra 	$L__BB0_75;

	cvt.rzi.f32.f32 	%f1395, %f1067;
	setp.eq.f32 	%p103, %f1395, 0f40000000;
	@%p103 bra 	$L__BB0_75;

	mov.f32 	%f5671, 0f7FFFFFFF;

$L__BB0_75:
	add.f32 	%f1398, %f61, 0f40000000;
	mov.b32 	%r416, %f1398;
	setp.lt.s32 	%p105, %r416, 2139095040;
	@%p105 bra 	$L__BB0_80;

	setp.gtu.f32 	%p106, %f61, 0f7F800000;
	@%p106 bra 	$L__BB0_79;
	bra.uni 	$L__BB0_77;

$L__BB0_79:
	add.f32 	%f5671, %f60, 0f40000000;
	bra.uni 	$L__BB0_80;

$L__BB0_77:
	setp.neu.f32 	%p107, %f61, 0f7F800000;
	@%p107 bra 	$L__BB0_80;

	selp.f32 	%f5671, 0fFF800000, 0f7F800000, %p4;

$L__BB0_80:
	mov.f32 	%f5624, 0f3FB8AA3B;
	mov.f32 	%f5607, 0f3102E308;
	mov.f32 	%f5606, 0fBF317218;
	mov.f32 	%f5605, 0f35BFBE8E;
	mov.f32 	%f5604, 0f3F317200;
	mov.f32 	%f5603, 0f3DAAAABD;
	mov.f32 	%f5602, 0f3C4CAF63;
	mov.f32 	%f5601, 0f3B18F0FE;
	mov.f32 	%f5381, 0f00000000;
	mul.f32 	%f1402, %f5671, 0f3F000000;
	setp.eq.f32 	%p108, %f60, 0f3F800000;
	selp.f32 	%f72, 0f3F000000, %f1402, %p108;
	add.f32 	%f73, %f59, 0fBF800000;
	abs.f32 	%f74, %f73;
	setp.lt.f32 	%p109, %f74, 0f00800000;
	mul.f32 	%f1403, %f74, 0f4B800000;
	selp.f32 	%f1404, %f1403, %f74, %p109;
	selp.f32 	%f1405, 0fC3170000, 0fC2FE0000, %p109;
	mov.b32 	%r417, %f1404;
	and.b32  	%r418, %r417, 8388607;
	or.b32  	%r419, %r418, 1065353216;
	mov.b32 	%f1406, %r419;
	shr.u32 	%r420, %r417, 23;
	cvt.rn.f32.u32 	%f1407, %r420;
	add.f32 	%f1408, %f1405, %f1407;
	setp.gt.f32 	%p110, %f1406, 0f3FB504F3;
	mul.f32 	%f1409, %f1406, 0f3F000000;
	add.f32 	%f1410, %f1408, 0f3F800000;
	selp.f32 	%f1411, %f1410, %f1408, %p110;
	selp.f32 	%f1412, %f1409, %f1406, %p110;
	add.f32 	%f1413, %f1412, 0fBF800000;
	add.f32 	%f1400, %f1412, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1399,%f1400;
	// end inline asm
	add.f32 	%f1414, %f1413, %f1413;
	mul.f32 	%f1416, %f1399, %f1414;
	mul.f32 	%f1417, %f1416, %f1416;
	fma.rn.f32 	%f1420, %f5601, %f1417, %f5602;
	fma.rn.f32 	%f1422, %f1420, %f1417, %f5603;
	mul.rn.f32 	%f1423, %f1422, %f1417;
	mul.rn.f32 	%f1424, %f1423, %f1416;
	sub.f32 	%f1425, %f1413, %f1416;
	add.f32 	%f1426, %f1425, %f1425;
	neg.f32 	%f1427, %f1416;
	fma.rn.f32 	%f1428, %f1427, %f1413, %f1426;
	mul.rn.f32 	%f1429, %f1399, %f1428;
	add.f32 	%f1430, %f1424, %f1416;
	sub.f32 	%f1431, %f1416, %f1430;
	add.f32 	%f1432, %f1424, %f1431;
	add.f32 	%f1433, %f1429, %f1432;
	add.f32 	%f1434, %f1430, %f1433;
	sub.f32 	%f1435, %f1430, %f1434;
	add.f32 	%f1436, %f1433, %f1435;
	mul.rn.f32 	%f1438, %f1411, %f5604;
	mul.rn.f32 	%f1440, %f1411, %f5605;
	add.f32 	%f1441, %f1438, %f1434;
	sub.f32 	%f1442, %f1438, %f1441;
	add.f32 	%f1443, %f1434, %f1442;
	add.f32 	%f1444, %f1436, %f1443;
	add.f32 	%f1445, %f1440, %f1444;
	add.f32 	%f1446, %f1441, %f1445;
	sub.f32 	%f1447, %f1441, %f1446;
	add.f32 	%f1448, %f1445, %f1447;
	mul.rn.f32 	%f1449, %f1067, %f1446;
	neg.f32 	%f1450, %f1449;
	fma.rn.f32 	%f1451, %f1067, %f1446, %f1450;
	fma.rn.f32 	%f1452, %f1067, %f1448, %f1451;
	fma.rn.f32 	%f1454, %f5381, %f1446, %f1452;
	add.rn.f32 	%f1455, %f1449, %f1454;
	neg.f32 	%f1456, %f1455;
	add.rn.f32 	%f1457, %f1449, %f1456;
	add.rn.f32 	%f1458, %f1457, %f1454;
	mov.b32 	%r421, %f1455;
	setp.eq.s32 	%p111, %r421, 1118925336;
	add.s32 	%r422, %r421, -1;
	mov.b32 	%f1459, %r422;
	add.f32 	%f1460, %f1458, 0f37000000;
	selp.f32 	%f75, %f1460, %f1458, %p111;
	selp.f32 	%f1461, %f1459, %f1455, %p111;
	mul.rn.f32 	%f1463, %f1461, %f5624;
	cvt.rzi.f32.f32 	%f1464, %f1463;
	abs.f32 	%f1465, %f1464;
	setp.gt.f32 	%p112, %f1465, 0f42FC0000;
	mov.b32 	%r423, %f1464;
	and.b32  	%r424, %r423, -2147483648;
	or.b32  	%r425, %r424, 1123811328;
	mov.b32 	%f1466, %r425;
	selp.f32 	%f1467, %f1466, %f1464, %p112;
	fma.rn.f32 	%f1469, %f1467, %f5606, %f1461;
	fma.rn.f32 	%f1471, %f1467, %f5607, %f1469;
	mul.f32 	%f1472, %f1471, 0f3FB8AA3B;
	add.f32 	%f1473, %f1467, 0f4B40007F;
	mov.b32 	%r426, %f1473;
	shl.b32 	%r427, %r426, 23;
	mov.b32 	%f1474, %r427;
	ex2.approx.ftz.f32 	%f1475, %f1472;
	mul.f32 	%f76, %f1475, %f1474;
	setp.eq.f32 	%p113, %f76, 0f7F800000;
	mov.f32 	%f5672, 0f7F800000;
	@%p113 bra 	$L__BB0_82;

	fma.rn.f32 	%f5672, %f76, %f75, %f76;

$L__BB0_82:
	setp.lt.f32 	%p114, %f73, 0f00000000;
	and.pred  	%p5, %p114, %p55;
	setp.eq.f32 	%p116, %f73, 0f00000000;
	@%p116 bra 	$L__BB0_86;
	bra.uni 	$L__BB0_83;

$L__BB0_86:
	add.f32 	%f1480, %f73, %f73;
	selp.f32 	%f5674, %f1480, 0f00000000, %p55;
	bra.uni 	$L__BB0_87;

$L__BB0_83:
	mov.b32 	%r428, %f5672;
	xor.b32  	%r429, %r428, -2147483648;
	mov.b32 	%f1476, %r429;
	selp.f32 	%f5674, %f1476, %f5672, %p5;
	setp.geu.f32 	%p117, %f73, 0f00000000;
	@%p117 bra 	$L__BB0_87;

	cvt.rzi.f32.f32 	%f1478, %f1067;
	setp.eq.f32 	%p118, %f1478, 0f40000000;
	@%p118 bra 	$L__BB0_87;

	mov.f32 	%f5674, 0f7FFFFFFF;

$L__BB0_87:
	add.f32 	%f1481, %f74, 0f40000000;
	mov.b32 	%r430, %f1481;
	setp.lt.s32 	%p120, %r430, 2139095040;
	@%p120 bra 	$L__BB0_92;

	setp.gtu.f32 	%p121, %f74, 0f7F800000;
	@%p121 bra 	$L__BB0_91;
	bra.uni 	$L__BB0_89;

$L__BB0_91:
	add.f32 	%f5674, %f73, 0f40000000;
	bra.uni 	$L__BB0_92;

$L__BB0_89:
	setp.neu.f32 	%p122, %f74, 0f7F800000;
	@%p122 bra 	$L__BB0_92;

	selp.f32 	%f5674, 0fFF800000, 0f7F800000, %p5;

$L__BB0_92:
	mov.f32 	%f5625, 0f3FB8AA3B;
	mov.f32 	%f5614, 0f3102E308;
	mov.f32 	%f5613, 0fBF317218;
	mov.f32 	%f5612, 0f35BFBE8E;
	mov.f32 	%f5611, 0f3F317200;
	mov.f32 	%f5610, 0f3DAAAABD;
	mov.f32 	%f5609, 0f3C4CAF63;
	mov.f32 	%f5608, 0f3B18F0FE;
	mov.f32 	%f5423, 0f3F400000;
	mov.f32 	%f5382, 0f00000000;
	sub.f32 	%f1486, %f5423, %f5674;
	setp.eq.f32 	%p123, %f73, 0f3F800000;
	selp.f32 	%f85, 0fBE800000, %f1486, %p123;
	add.f32 	%f86, %f59, 0fBF000000;
	abs.f32 	%f87, %f86;
	setp.lt.f32 	%p124, %f87, 0f00800000;
	mul.f32 	%f1487, %f87, 0f4B800000;
	selp.f32 	%f1488, %f1487, %f87, %p124;
	selp.f32 	%f1489, 0fC3170000, 0fC2FE0000, %p124;
	mov.b32 	%r431, %f1488;
	and.b32  	%r432, %r431, 8388607;
	or.b32  	%r433, %r432, 1065353216;
	mov.b32 	%f1490, %r433;
	shr.u32 	%r434, %r431, 23;
	cvt.rn.f32.u32 	%f1491, %r434;
	add.f32 	%f1492, %f1489, %f1491;
	setp.gt.f32 	%p125, %f1490, 0f3FB504F3;
	mul.f32 	%f1493, %f1490, 0f3F000000;
	add.f32 	%f1494, %f1492, 0f3F800000;
	selp.f32 	%f1495, %f1494, %f1492, %p125;
	selp.f32 	%f1496, %f1493, %f1490, %p125;
	add.f32 	%f1497, %f1496, 0fBF800000;
	add.f32 	%f1483, %f1496, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f1482,%f1483;
	// end inline asm
	add.f32 	%f1498, %f1497, %f1497;
	mul.f32 	%f1500, %f1482, %f1498;
	mul.f32 	%f1501, %f1500, %f1500;
	fma.rn.f32 	%f1504, %f5608, %f1501, %f5609;
	fma.rn.f32 	%f1506, %f1504, %f1501, %f5610;
	mul.rn.f32 	%f1507, %f1506, %f1501;
	mul.rn.f32 	%f1508, %f1507, %f1500;
	sub.f32 	%f1509, %f1497, %f1500;
	add.f32 	%f1510, %f1509, %f1509;
	neg.f32 	%f1511, %f1500;
	fma.rn.f32 	%f1512, %f1511, %f1497, %f1510;
	mul.rn.f32 	%f1513, %f1482, %f1512;
	add.f32 	%f1514, %f1508, %f1500;
	sub.f32 	%f1515, %f1500, %f1514;
	add.f32 	%f1516, %f1508, %f1515;
	add.f32 	%f1517, %f1513, %f1516;
	add.f32 	%f1518, %f1514, %f1517;
	sub.f32 	%f1519, %f1514, %f1518;
	add.f32 	%f1520, %f1517, %f1519;
	mul.rn.f32 	%f1522, %f1495, %f5611;
	mul.rn.f32 	%f1524, %f1495, %f5612;
	add.f32 	%f1525, %f1522, %f1518;
	sub.f32 	%f1526, %f1522, %f1525;
	add.f32 	%f1527, %f1518, %f1526;
	add.f32 	%f1528, %f1520, %f1527;
	add.f32 	%f1529, %f1524, %f1528;
	add.f32 	%f1530, %f1525, %f1529;
	sub.f32 	%f1531, %f1525, %f1530;
	add.f32 	%f1532, %f1529, %f1531;
	mul.rn.f32 	%f1533, %f1067, %f1530;
	neg.f32 	%f1534, %f1533;
	fma.rn.f32 	%f1535, %f1067, %f1530, %f1534;
	fma.rn.f32 	%f1536, %f1067, %f1532, %f1535;
	fma.rn.f32 	%f1538, %f5382, %f1530, %f1536;
	add.rn.f32 	%f1539, %f1533, %f1538;
	neg.f32 	%f1540, %f1539;
	add.rn.f32 	%f1541, %f1533, %f1540;
	add.rn.f32 	%f1542, %f1541, %f1538;
	mov.b32 	%r435, %f1539;
	setp.eq.s32 	%p126, %r435, 1118925336;
	add.s32 	%r436, %r435, -1;
	mov.b32 	%f1543, %r436;
	add.f32 	%f1544, %f1542, 0f37000000;
	selp.f32 	%f88, %f1544, %f1542, %p126;
	selp.f32 	%f1545, %f1543, %f1539, %p126;
	mul.rn.f32 	%f1547, %f1545, %f5625;
	cvt.rzi.f32.f32 	%f1548, %f1547;
	abs.f32 	%f1549, %f1548;
	setp.gt.f32 	%p127, %f1549, 0f42FC0000;
	mov.b32 	%r437, %f1548;
	and.b32  	%r438, %r437, -2147483648;
	or.b32  	%r439, %r438, 1123811328;
	mov.b32 	%f1550, %r439;
	selp.f32 	%f1551, %f1550, %f1548, %p127;
	fma.rn.f32 	%f1553, %f1551, %f5613, %f1545;
	fma.rn.f32 	%f1555, %f1551, %f5614, %f1553;
	mul.f32 	%f1556, %f1555, 0f3FB8AA3B;
	add.f32 	%f1557, %f1551, 0f4B40007F;
	mov.b32 	%r440, %f1557;
	shl.b32 	%r441, %r440, 23;
	mov.b32 	%f1558, %r441;
	ex2.approx.ftz.f32 	%f1559, %f1556;
	mul.f32 	%f89, %f1559, %f1558;
	setp.eq.f32 	%p128, %f89, 0f7F800000;
	mov.f32 	%f5675, 0f7F800000;
	@%p128 bra 	$L__BB0_94;

	fma.rn.f32 	%f5675, %f89, %f88, %f89;

$L__BB0_94:
	setp.lt.f32 	%p129, %f86, 0f00000000;
	and.pred  	%p6, %p129, %p55;
	setp.eq.f32 	%p131, %f86, 0f00000000;
	@%p131 bra 	$L__BB0_98;
	bra.uni 	$L__BB0_95;

$L__BB0_98:
	add.f32 	%f1564, %f86, %f86;
	selp.f32 	%f5677, %f1564, 0f00000000, %p55;
	bra.uni 	$L__BB0_99;

$L__BB0_95:
	mov.b32 	%r442, %f5675;
	xor.b32  	%r443, %r442, -2147483648;
	mov.b32 	%f1560, %r443;
	selp.f32 	%f5677, %f1560, %f5675, %p6;
	setp.geu.f32 	%p132, %f86, 0f00000000;
	@%p132 bra 	$L__BB0_99;

	cvt.rzi.f32.f32 	%f1562, %f1067;
	setp.eq.f32 	%p133, %f1562, 0f40000000;
	@%p133 bra 	$L__BB0_99;

	mov.f32 	%f5677, 0f7FFFFFFF;

$L__BB0_99:
	add.f32 	%f1565, %f87, 0f40000000;
	mov.b32 	%r444, %f1565;
	setp.lt.s32 	%p135, %r444, 2139095040;
	@%p135 bra 	$L__BB0_104;

	setp.gtu.f32 	%p136, %f87, 0f7F800000;
	@%p136 bra 	$L__BB0_103;
	bra.uni 	$L__BB0_101;

$L__BB0_103:
	add.f32 	%f5677, %f86, 0f40000000;
	bra.uni 	$L__BB0_104;

$L__BB0_101:
	setp.neu.f32 	%p137, %f87, 0f7F800000;
	@%p137 bra 	$L__BB0_104;

	selp.f32 	%f5677, 0fFF800000, 0f7F800000, %p6;

$L__BB0_104:
	mov.b32 	%r1819, %f45;
	mov.b32 	%r1818, %f32;
	mov.f32 	%f99, 0f00000000;
	mul.f32 	%f1589, %f5677, 0f3F000000;
	setp.eq.f32 	%p138, %f86, 0f3F800000;
	selp.f32 	%f98, 0f3F000000, %f1589, %p138;
	mov.u32 	%r15, 0;
	mov.u64 	%rd70, 1;
	mov.b32 	%r446, %f85;
	mov.b32 	%r447, %f72;
	add.u64 	%rd544, %SPL, 32;
	st.local.u32 	[%rd544+8], %r14;
	mov.b64 	%rd545, {%r1818, %r1819};
	st.local.u64 	[%rd544], %rd545;
	mov.b64 	%rd546, {%r447, %r446};
	st.local.u32 	[%rd544+12], %rd546;
	st.local.f32 	[%rd544+20], %f98;
	shr.u64 	%rd547, %rd546, 32;
	st.local.u32 	[%rd544+16], %rd547;
	max.f32 	%f1590, %f13, 0fCF000000;
	cvt.rzi.s32.f32 	%r448, %f1590;
	add.s32 	%r449, %r448, -2;
	setp.gt.f32 	%p139, %f13, 0f4EFFFFFF;
	selp.b32 	%r450, 2147483645, %r449, %p139;
	setp.num.f32 	%p140, %f13, %f13;
	selp.b32 	%r451, %r450, -2, %p140;
	cvt.rn.f32.s32 	%f1591, %r451;
	mul.f32 	%f1592, %f1591, 0f3E800000;
	cvt.rmi.f32.f32 	%f1593, %f1592;
	setp.gt.f32 	%p141, %f1593, 0f4EFFFFFF;
	max.f32 	%f1594, %f1593, 0fCF000000;
	cvt.rzi.s32.f32 	%r452, %f1594;
	setp.num.f32 	%p142, %f1593, %f1593;
	shl.b32 	%r453, %r452, 2;
	selp.b32 	%r454, -4, %r453, %p141;
	selp.b32 	%r455, %r454, 0, %p142;
	sub.s32 	%r456, %r451, %r455;
	max.f32 	%f1595, %f14, 0fCF000000;
	cvt.rzi.s32.f32 	%r457, %f1595;
	add.s32 	%r458, %r457, -2;
	setp.gt.f32 	%p143, %f14, 0f4EFFFFFF;
	selp.b32 	%r459, 2147483645, %r458, %p143;
	setp.num.f32 	%p144, %f14, %f14;
	selp.b32 	%r460, %r459, -2, %p144;
	cvt.rn.f32.s32 	%f1596, %r460;
	mul.f32 	%f1597, %f1596, 0f3E800000;
	cvt.rmi.f32.f32 	%f1598, %f1597;
	setp.gt.f32 	%p145, %f1598, 0f4EFFFFFF;
	max.f32 	%f1599, %f1598, 0fCF000000;
	cvt.rzi.s32.f32 	%r461, %f1599;
	setp.num.f32 	%p146, %f1598, %f1598;
	shl.b32 	%r462, %r461, 2;
	selp.b32 	%r463, -4, %r462, %p145;
	selp.b32 	%r464, %r463, 0, %p146;
	sub.s32 	%r465, %r460, %r464;
	cvt.u64.u32 	%rd548, %r465;
	cvt.u64.u32 	%rd549, %r456;
	bfi.b64 	%rd550, %rd548, %rd549, 32, 32;
	mul.wide.u32 	%rd551, %r465, 8;
	and.b64  	%rd552, %rd551, 4294967288;
	add.s64 	%rd553, %rd550, %rd552;
	add.s64 	%rd67, %rd553, 9;
	mov.u64 	%rd69, alloc780;
	mov.u64 	%rd1315, alloc777;
	mov.f32 	%f100, %f99;
	mov.f32 	%f101, %f99;
	mov.f32 	%f102, %f99;
	mov.f32 	%f103, %f99;
	mov.f32 	%f104, %f99;
	mov.f32 	%f105, %f99;
	mov.f32 	%f106, %f99;
	mov.f32 	%f107, %f99;
	mov.f32 	%f108, %f99;
	mov.f32 	%f109, %f99;
	mov.f32 	%f110, %f99;
	mov.f32 	%f111, %f99;
	mov.f32 	%f112, %f99;
	mov.f32 	%f113, %f99;
	mov.f32 	%f114, %f99;
	mov.f32 	%f115, %f99;
	mov.f32 	%f116, %f99;
	mov.f32 	%f117, %f99;
	mov.f32 	%f118, %f99;
	mov.f32 	%f119, %f99;
	mov.f32 	%f120, %f99;
	mov.f32 	%f121, %f99;

$L__BB0_105:
	ld.global.nc.u64 	%rd72, [%rd1315];
	ld.global.nc.u64 	%rd554, [%rd1315+8];
	cvt.rn.f32.u64 	%f1600, %rd72;
	cvt.rn.f32.u64 	%f1601, %rd554;
	fma.rn.f32 	%f122, %f1039, %f1600, %f15;
	fma.rn.f32 	%f123, %f1039, %f1601, %f16;
	setp.lt.u64 	%p147, %rd72, 3;
	@%p147 bra 	$L__BB0_107;
	bra.uni 	$L__BB0_106;

$L__BB0_107:
	ld.global.nc.u64 	%rd73, [%rd1315+8];
	setp.lt.u64 	%p148, %rd73, 3;
	@%p148 bra 	$L__BB0_109;
	bra.uni 	$L__BB0_108;

$L__BB0_109:
	shl.b64 	%rd557, %rd72, 2;
	add.s64 	%rd558, %rd544, %rd557;
	shl.b64 	%rd559, %rd73, 2;
	add.s64 	%rd560, %rd544, %rd559;
	ld.local.f32 	%f1602, [%rd560+12];
	ld.local.f32 	%f1603, [%rd558];
	mul.f32 	%f1604, %f1603, %f1602;
	and.b64  	%rd561, %rd67, 4294967295;
	ld.global.nc.u64 	%rd562, [%rd69];
	add.s64 	%rd563, %rd562, %rd561;
	mul.lo.s64 	%rd564, %rd563, 80;
	mov.u64 	%rd565, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd566, %rd565, %rd564;
	ld.shared.u64 	%rd567, [%rd566+32];
	cvt.u32.u64 	%r466, %rd567;
	mov.b32 	%f1605, %r466;
	shr.u64 	%rd568, %rd567, 32;
	cvt.u32.u64 	%r467, %rd568;
	mov.b32 	%f1606, %r467;
	fma.rn.f32 	%f120, %f1604, %f1605, %f120;
	fma.rn.f32 	%f119, %f1604, %f1606, %f119;
	mul.f32 	%f1607, %f12, %f1604;
	mul.f32 	%f1608, %f1607, %f1605;
	mul.f32 	%f1609, %f1607, %f1606;
	fma.rn.f32 	%f102, %f122, %f1608, %f102;
	fma.rn.f32 	%f101, %f122, %f1609, %f101;
	fma.rn.f32 	%f100, %f123, %f1608, %f100;
	fma.rn.f32 	%f99, %f123, %f1609, %f99;
	ld.shared.f32 	%f1610, [%rd566+36];
	mul.f32 	%f1611, %f123, %f1610;
	fma.rn.f32 	%f1612, %f122, %f1605, %f1611;
	mul.f32 	%f1613, %f1604, %f1612;
	fma.rn.f32 	%f121, %f12, %f1613, %f121;
	ld.shared.u32 	%rd569, [%rd566+60];
	ld.shared.u32 	%rd570, [%rd566+64];
	bfi.b64 	%rd571, %rd570, %rd569, 32, 32;
	mov.b64 	{%r468, %r469}, %rd571;
	and.b32  	%r470, %r469, 65535;
	or.b32  	%r15, %r470, %r15;
	and.b32  	%r471, %r469, 1;
	cvt.rn.f32.u32 	%f1614, %r471;
	and.b32  	%r472, %r469, 65536;
	setp.eq.s32 	%p149, %r472, 0;
	selp.f32 	%f1615, 0fBF800000, 0f3F800000, %p149;
	mul.f32 	%f1616, %f1615, %f1614;
	setp.neu.f32 	%p150, %f1616, 0f00000000;
	mov.b32 	%f1617, %r468;
	mul.f32 	%f1618, %f1617, %f1616;
	fma.rn.f32 	%f1619, %f1604, %f1618, %f118;
	selp.f32 	%f118, %f1619, %f118, %p150;
	bfe.u32 	%r473, %r469, 1, 1;
	cvt.rn.f32.u32 	%f1620, %r473;
	and.b32  	%r474, %r469, 131072;
	setp.eq.s32 	%p151, %r474, 0;
	selp.f32 	%f1621, 0fBF800000, 0f3F800000, %p151;
	mul.f32 	%f1622, %f1621, %f1620;
	setp.neu.f32 	%p152, %f1622, 0f00000000;
	mul.f32 	%f1623, %f1617, %f1622;
	fma.rn.f32 	%f1624, %f1604, %f1623, %f117;
	selp.f32 	%f117, %f1624, %f117, %p152;
	bfe.u32 	%r475, %r469, 2, 1;
	cvt.rn.f32.u32 	%f1625, %r475;
	and.b32  	%r476, %r469, 262144;
	setp.eq.s32 	%p153, %r476, 0;
	selp.f32 	%f1626, 0fBF800000, 0f3F800000, %p153;
	mul.f32 	%f1627, %f1626, %f1625;
	setp.neu.f32 	%p154, %f1627, 0f00000000;
	mul.f32 	%f1628, %f1617, %f1627;
	fma.rn.f32 	%f1629, %f1604, %f1628, %f116;
	selp.f32 	%f116, %f1629, %f116, %p154;
	bfe.u32 	%r477, %r469, 3, 1;
	cvt.rn.f32.u32 	%f1630, %r477;
	and.b32  	%r478, %r469, 524288;
	setp.eq.s32 	%p155, %r478, 0;
	selp.f32 	%f1631, 0fBF800000, 0f3F800000, %p155;
	mul.f32 	%f1632, %f1631, %f1630;
	setp.neu.f32 	%p156, %f1632, 0f00000000;
	mul.f32 	%f1633, %f1617, %f1632;
	fma.rn.f32 	%f1634, %f1604, %f1633, %f115;
	selp.f32 	%f115, %f1634, %f115, %p156;
	bfe.u32 	%r479, %r469, 4, 1;
	cvt.rn.f32.u32 	%f1635, %r479;
	and.b32  	%r480, %r469, 1048576;
	setp.eq.s32 	%p157, %r480, 0;
	selp.f32 	%f1636, 0fBF800000, 0f3F800000, %p157;
	mul.f32 	%f1637, %f1636, %f1635;
	setp.neu.f32 	%p158, %f1637, 0f00000000;
	mul.f32 	%f1638, %f1617, %f1637;
	fma.rn.f32 	%f1639, %f1604, %f1638, %f114;
	selp.f32 	%f114, %f1639, %f114, %p158;
	bfe.u32 	%r481, %r469, 5, 1;
	cvt.rn.f32.u32 	%f1640, %r481;
	and.b32  	%r482, %r469, 2097152;
	setp.eq.s32 	%p159, %r482, 0;
	selp.f32 	%f1641, 0fBF800000, 0f3F800000, %p159;
	mul.f32 	%f1642, %f1641, %f1640;
	setp.neu.f32 	%p160, %f1642, 0f00000000;
	mul.f32 	%f1643, %f1617, %f1642;
	fma.rn.f32 	%f1644, %f1604, %f1643, %f113;
	selp.f32 	%f113, %f1644, %f113, %p160;
	bfe.u32 	%r483, %r469, 6, 1;
	cvt.rn.f32.u32 	%f1645, %r483;
	and.b32  	%r484, %r469, 4194304;
	setp.eq.s32 	%p161, %r484, 0;
	selp.f32 	%f1646, 0fBF800000, 0f3F800000, %p161;
	mul.f32 	%f1647, %f1646, %f1645;
	setp.neu.f32 	%p162, %f1647, 0f00000000;
	mul.f32 	%f1648, %f1617, %f1647;
	fma.rn.f32 	%f1649, %f1604, %f1648, %f112;
	selp.f32 	%f112, %f1649, %f112, %p162;
	bfe.u32 	%r485, %r469, 7, 1;
	cvt.rn.f32.u32 	%f1650, %r485;
	and.b32  	%r486, %r469, 8388608;
	setp.eq.s32 	%p163, %r486, 0;
	selp.f32 	%f1651, 0fBF800000, 0f3F800000, %p163;
	mul.f32 	%f1652, %f1651, %f1650;
	setp.neu.f32 	%p164, %f1652, 0f00000000;
	mul.f32 	%f1653, %f1617, %f1652;
	fma.rn.f32 	%f1654, %f1604, %f1653, %f111;
	selp.f32 	%f111, %f1654, %f111, %p164;
	bfe.u32 	%r487, %r469, 8, 1;
	cvt.rn.f32.u32 	%f1655, %r487;
	and.b32  	%r488, %r469, 16777216;
	setp.eq.s32 	%p165, %r488, 0;
	selp.f32 	%f1656, 0fBF800000, 0f3F800000, %p165;
	mul.f32 	%f1657, %f1656, %f1655;
	setp.neu.f32 	%p166, %f1657, 0f00000000;
	mul.f32 	%f1658, %f1617, %f1657;
	fma.rn.f32 	%f1659, %f1604, %f1658, %f110;
	selp.f32 	%f110, %f1659, %f110, %p166;
	bfe.u32 	%r489, %r469, 9, 1;
	cvt.rn.f32.u32 	%f1660, %r489;
	and.b32  	%r490, %r469, 33554432;
	setp.eq.s32 	%p167, %r490, 0;
	selp.f32 	%f1661, 0fBF800000, 0f3F800000, %p167;
	mul.f32 	%f1662, %f1661, %f1660;
	setp.neu.f32 	%p168, %f1662, 0f00000000;
	mul.f32 	%f1663, %f1617, %f1662;
	fma.rn.f32 	%f1664, %f1604, %f1663, %f109;
	selp.f32 	%f109, %f1664, %f109, %p168;
	bfe.u32 	%r491, %r469, 10, 1;
	cvt.rn.f32.u32 	%f1665, %r491;
	and.b32  	%r492, %r469, 67108864;
	setp.eq.s32 	%p169, %r492, 0;
	selp.f32 	%f1666, 0fBF800000, 0f3F800000, %p169;
	mul.f32 	%f1667, %f1666, %f1665;
	setp.neu.f32 	%p170, %f1667, 0f00000000;
	mul.f32 	%f1668, %f1617, %f1667;
	fma.rn.f32 	%f1669, %f1604, %f1668, %f108;
	selp.f32 	%f108, %f1669, %f108, %p170;
	bfe.u32 	%r493, %r469, 11, 1;
	cvt.rn.f32.u32 	%f1670, %r493;
	and.b32  	%r494, %r469, 134217728;
	setp.eq.s32 	%p171, %r494, 0;
	selp.f32 	%f1671, 0fBF800000, 0f3F800000, %p171;
	mul.f32 	%f1672, %f1671, %f1670;
	setp.neu.f32 	%p172, %f1672, 0f00000000;
	mul.f32 	%f1673, %f1617, %f1672;
	fma.rn.f32 	%f1674, %f1604, %f1673, %f107;
	selp.f32 	%f107, %f1674, %f107, %p172;
	bfe.u32 	%r495, %r469, 12, 1;
	cvt.rn.f32.u32 	%f1675, %r495;
	and.b32  	%r496, %r469, 268435456;
	setp.eq.s32 	%p173, %r496, 0;
	selp.f32 	%f1676, 0fBF800000, 0f3F800000, %p173;
	mul.f32 	%f1677, %f1676, %f1675;
	setp.neu.f32 	%p174, %f1677, 0f00000000;
	mul.f32 	%f1678, %f1617, %f1677;
	fma.rn.f32 	%f1679, %f1604, %f1678, %f106;
	selp.f32 	%f106, %f1679, %f106, %p174;
	bfe.u32 	%r497, %r469, 13, 1;
	cvt.rn.f32.u32 	%f1680, %r497;
	and.b32  	%r498, %r469, 536870912;
	setp.eq.s32 	%p175, %r498, 0;
	selp.f32 	%f1681, 0fBF800000, 0f3F800000, %p175;
	mul.f32 	%f1682, %f1681, %f1680;
	setp.neu.f32 	%p176, %f1682, 0f00000000;
	mul.f32 	%f1683, %f1617, %f1682;
	fma.rn.f32 	%f1684, %f1604, %f1683, %f105;
	selp.f32 	%f105, %f1684, %f105, %p176;
	bfe.u32 	%r499, %r469, 14, 1;
	cvt.rn.f32.u32 	%f1685, %r499;
	and.b32  	%r500, %r469, 1073741824;
	setp.eq.s32 	%p177, %r500, 0;
	selp.f32 	%f1686, 0fBF800000, 0f3F800000, %p177;
	mul.f32 	%f1687, %f1686, %f1685;
	setp.neu.f32 	%p178, %f1687, 0f00000000;
	mul.f32 	%f1688, %f1617, %f1687;
	fma.rn.f32 	%f1689, %f1604, %f1688, %f104;
	selp.f32 	%f104, %f1689, %f104, %p178;
	bfe.u32 	%r501, %r469, 15, 1;
	cvt.rn.f32.u32 	%f1690, %r501;
	setp.gt.s32 	%p179, %r469, -1;
	selp.f32 	%f1691, 0fBF800000, 0f3F800000, %p179;
	mul.f32 	%f1692, %f1691, %f1690;
	setp.neu.f32 	%p180, %f1692, 0f00000000;
	mul.f32 	%f1693, %f1617, %f1692;
	fma.rn.f32 	%f1694, %f1604, %f1693, %f103;
	selp.f32 	%f103, %f1694, %f103, %p180;
	add.s64 	%rd74, %rd70, 1;
	shl.b64 	%rd572, %rd70, 3;
	mov.u64 	%rd573, alloc780;
	add.s64 	%rd69, %rd573, %rd572;
	shl.b64 	%rd574, %rd70, 4;
	mov.u64 	%rd575, alloc777;
	add.s64 	%rd1315, %rd575, %rd574;
	setp.lt.u64 	%p181, %rd70, 9;
	mov.u64 	%rd70, %rd74;
	@%p181 bra 	$L__BB0_105;

	mov.u64 	%rd1318, 0;
	add.u64 	%rd1256, %SPL, 64;
	st.local.v4.f32 	[%rd1256], {%f102, %f101, %f100, %f99};
	setp.ge.f32 	%p182, %f118, 0f00000000;
	and.b32  	%r502, %r15, 65535;
	selp.u32 	%r503, -1, 0, %p182;
	bfi.b32 	%r504, %r503, %r502, 16, 1;
	setp.ge.f32 	%p183, %f117, 0f00000000;
	selp.u32 	%r505, -1, 0, %p183;
	bfi.b32 	%r506, %r505, %r504, 17, 1;
	setp.ge.f32 	%p184, %f116, 0f00000000;
	selp.u32 	%r507, -1, 0, %p184;
	bfi.b32 	%r508, %r507, %r506, 18, 1;
	setp.ge.f32 	%p185, %f115, 0f00000000;
	setp.ge.f32 	%p186, %f114, 0f00000000;
	setp.ge.f32 	%p187, %f113, 0f00000000;
	setp.ge.f32 	%p188, %f112, 0f00000000;
	setp.ge.f32 	%p189, %f111, 0f00000000;
	setp.ge.f32 	%p190, %f110, 0f00000000;
	setp.ge.f32 	%p191, %f109, 0f00000000;
	setp.ge.f32 	%p192, %f108, 0f00000000;
	setp.ge.f32 	%p193, %f107, 0f00000000;
	setp.ge.f32 	%p194, %f106, 0f00000000;
	setp.ge.f32 	%p195, %f105, 0f00000000;
	setp.ge.f32 	%p196, %f104, 0f00000000;
	setp.ge.f32 	%p197, %f103, 0f00000000;
	selp.u32 	%r509, -1, 0, %p197;
	selp.u32 	%r510, -1, 0, %p185;
	bfi.b32 	%r511, %r510, %r508, 19, 1;
	selp.u32 	%r512, -1, 0, %p186;
	bfi.b32 	%r513, %r512, %r511, 20, 1;
	selp.u32 	%r514, -1, 0, %p187;
	bfi.b32 	%r515, %r514, %r513, 21, 1;
	selp.u32 	%r516, -1, 0, %p188;
	bfi.b32 	%r517, %r516, %r515, 22, 1;
	selp.u32 	%r518, -1, 0, %p189;
	bfi.b32 	%r519, %r518, %r517, 23, 1;
	selp.u32 	%r520, -1, 0, %p190;
	bfi.b32 	%r521, %r520, %r519, 24, 1;
	selp.u32 	%r522, -1, 0, %p191;
	bfi.b32 	%r523, %r522, %r521, 25, 1;
	selp.u32 	%r524, -1, 0, %p192;
	bfi.b32 	%r525, %r524, %r523, 26, 1;
	selp.u32 	%r526, -1, 0, %p193;
	bfi.b32 	%r527, %r526, %r525, 27, 1;
	selp.u32 	%r528, -1, 0, %p194;
	bfi.b32 	%r529, %r528, %r527, 28, 1;
	selp.u32 	%r530, -1, 0, %p195;
	bfi.b32 	%r531, %r530, %r529, 29, 1;
	selp.u32 	%r532, -1, 0, %p196;
	bfi.b32 	%r533, %r532, %r531, 30, 1;
	bfi.b32 	%r17, %r509, %r533, 31, 1;
	add.f32 	%f151, %f1039, %f1039;
	add.f32 	%f1695, %f15, %f151;
	add.f32 	%f1696, %f16, %f151;
	mul.lo.s64 	%rd583, %rd561, 80;
	add.s64 	%rd585, %rd565, %rd583;
	ld.shared.u32 	%rd586, [%rd585+1500];
	ld.shared.u32 	%rd587, [%rd585+1504];
	bfi.b64 	%rd588, %rd587, %rd586, 32, 32;
	mov.b64 	{%r534, %r535}, %rd588;
	mov.b32 	%f1697, %r534;
	and.b32  	%r536, %r535, 1;
	setp.eq.b32 	%p198, %r536, 1;
	selp.f32 	%f1698, %f1697, 0f3F800000, %p198;
	mul.f32 	%f1699, %f58, %f98;
	mul.f32 	%f1700, %f1699, %f1698;
	mul.f32 	%f1701, %f1695, %f1695;
	mul.f32 	%f1702, %f1695, %f1696;
	mul.f32 	%f1703, %f1696, %f1696;
	add.f32 	%f1704, %f1700, 0f00000000;
	fma.rn.f32 	%f1705, %f1695, %f1700, 0f00000000;
	fma.rn.f32 	%f1706, %f1696, %f1700, 0f00000000;
	add.f32 	%f1707, %f1699, 0f00000000;
	fma.rn.f32 	%f1708, %f1695, %f1699, 0f00000000;
	fma.rn.f32 	%f1709, %f1696, %f1699, 0f00000000;
	fma.rn.f32 	%f1710, %f1701, %f1699, 0f00000000;
	fma.rn.f32 	%f1711, %f1702, %f1699, 0f00000000;
	fma.rn.f32 	%f1712, %f1703, %f1699, 0f00000000;
	mul.f32 	%f152, %f1039, 0f00000000;
	add.f32 	%f1713, %f16, %f152;
	ld.shared.u32 	%rd589, [%rd585+220];
	ld.shared.u32 	%rd590, [%rd585+224];
	bfi.b64 	%rd591, %rd590, %rd589, 32, 32;
	mov.b64 	{%r537, %r538}, %rd591;
	mov.b32 	%f1714, %r537;
	and.b32  	%r539, %r538, 1;
	setp.eq.b32 	%p199, %r539, 1;
	selp.f32 	%f1715, %f1714, 0f3F800000, %p199;
	mul.f32 	%f1716, %f58, %f72;
	mul.f32 	%f1717, %f1716, %f1715;
	mul.f32 	%f1718, %f1695, %f1713;
	mul.f32 	%f1719, %f1713, %f1713;
	add.f32 	%f1720, %f1704, %f1717;
	fma.rn.f32 	%f1721, %f1695, %f1717, %f1705;
	fma.rn.f32 	%f1722, %f1713, %f1717, %f1706;
	add.f32 	%f1723, %f1707, %f1716;
	fma.rn.f32 	%f1724, %f1695, %f1716, %f1708;
	fma.rn.f32 	%f1725, %f1713, %f1716, %f1709;
	fma.rn.f32 	%f1726, %f1701, %f1716, %f1710;
	fma.rn.f32 	%f1727, %f1718, %f1716, %f1711;
	fma.rn.f32 	%f1728, %f1719, %f1716, %f1712;
	ld.shared.u32 	%rd592, [%rd585+860];
	ld.shared.u32 	%rd593, [%rd585+864];
	bfi.b64 	%rd594, %rd593, %rd592, 32, 32;
	mov.b64 	{%r540, %r541}, %rd594;
	mov.b32 	%f1729, %r540;
	and.b32  	%r542, %r541, 1;
	setp.eq.b32 	%p200, %r542, 1;
	selp.f32 	%f1730, %f1729, 0f3F800000, %p200;
	mul.f32 	%f1731, %f58, %f85;
	mul.f32 	%f1732, %f1731, %f1730;
	add.f32 	%f1733, %f16, %f1039;
	mul.f32 	%f1734, %f1695, %f1733;
	mul.f32 	%f1735, %f1733, %f1733;
	add.f32 	%f1736, %f1720, %f1732;
	fma.rn.f32 	%f1737, %f1695, %f1732, %f1721;
	fma.rn.f32 	%f1738, %f1733, %f1732, %f1722;
	add.f32 	%f1739, %f1723, %f1731;
	fma.rn.f32 	%f1740, %f1695, %f1731, %f1724;
	fma.rn.f32 	%f1741, %f1733, %f1731, %f1725;
	fma.rn.f32 	%f1742, %f1701, %f1731, %f1726;
	fma.rn.f32 	%f1743, %f1734, %f1731, %f1727;
	fma.rn.f32 	%f1744, %f1735, %f1731, %f1728;
	add.f32 	%f1745, %f15, %f152;
	ld.shared.u32 	%rd595, [%rd585+1340];
	ld.shared.u32 	%rd596, [%rd585+1344];
	bfi.b64 	%rd597, %rd596, %rd595, 32, 32;
	mov.b64 	{%r543, %r544}, %rd597;
	mov.b32 	%f1746, %r543;
	and.b32  	%r545, %r544, 1;
	setp.eq.b32 	%p201, %r545, 1;
	selp.f32 	%f1747, %f1746, 0f3F800000, %p201;
	mul.f32 	%f1748, %f98, %f32;
	mul.f32 	%f1749, %f1748, %f1747;
	mul.f32 	%f1750, %f1745, %f1745;
	mul.f32 	%f1751, %f1745, %f1696;
	add.f32 	%f1752, %f1736, %f1749;
	fma.rn.f32 	%f1753, %f1745, %f1749, %f1737;
	fma.rn.f32 	%f1754, %f1696, %f1749, %f1738;
	add.f32 	%f1755, %f1739, %f1748;
	fma.rn.f32 	%f1756, %f1745, %f1748, %f1740;
	fma.rn.f32 	%f1757, %f1696, %f1748, %f1741;
	fma.rn.f32 	%f1758, %f1750, %f1748, %f1742;
	fma.rn.f32 	%f1759, %f1751, %f1748, %f1743;
	fma.rn.f32 	%f1760, %f1703, %f1748, %f1744;
	ld.shared.u32 	%rd598, [%rd585+60];
	ld.shared.u32 	%rd599, [%rd585+64];
	bfi.b64 	%rd600, %rd599, %rd598, 32, 32;
	mov.b64 	{%r546, %r547}, %rd600;
	mov.b32 	%f1761, %r546;
	and.b32  	%r548, %r547, 1;
	setp.eq.b32 	%p202, %r548, 1;
	selp.f32 	%f1762, %f1761, 0f3F800000, %p202;
	mul.f32 	%f1763, %f32, %f72;
	mul.f32 	%f1764, %f1763, %f1762;
	mul.f32 	%f1765, %f1745, %f1713;
	add.f32 	%f1766, %f1752, %f1764;
	fma.rn.f32 	%f1767, %f1745, %f1764, %f1753;
	fma.rn.f32 	%f1768, %f1713, %f1764, %f1754;
	add.f32 	%f1769, %f1755, %f1763;
	fma.rn.f32 	%f1770, %f1745, %f1763, %f1756;
	fma.rn.f32 	%f1771, %f1713, %f1763, %f1757;
	fma.rn.f32 	%f1772, %f1750, %f1763, %f1758;
	fma.rn.f32 	%f1773, %f1765, %f1763, %f1759;
	fma.rn.f32 	%f1774, %f1719, %f1763, %f1760;
	ld.shared.u32 	%rd601, [%rd585+700];
	ld.shared.u32 	%rd602, [%rd585+704];
	bfi.b64 	%rd603, %rd602, %rd601, 32, 32;
	mov.b64 	{%r549, %r550}, %rd603;
	mov.b32 	%f1775, %r549;
	and.b32  	%r551, %r550, 1;
	setp.eq.b32 	%p203, %r551, 1;
	selp.f32 	%f1776, %f1775, 0f3F800000, %p203;
	mul.f32 	%f1777, %f85, %f32;
	mul.f32 	%f1778, %f1777, %f1776;
	mul.f32 	%f1779, %f1745, %f1733;
	add.f32 	%f1780, %f1766, %f1778;
	fma.rn.f32 	%f1781, %f1745, %f1778, %f1767;
	fma.rn.f32 	%f1782, %f1733, %f1778, %f1768;
	add.f32 	%f1783, %f1769, %f1777;
	fma.rn.f32 	%f1784, %f1745, %f1777, %f1770;
	fma.rn.f32 	%f1785, %f1733, %f1777, %f1771;
	fma.rn.f32 	%f1786, %f1750, %f1777, %f1772;
	fma.rn.f32 	%f1787, %f1779, %f1777, %f1773;
	fma.rn.f32 	%f1788, %f1735, %f1777, %f1774;
	ld.shared.u32 	%rd604, [%rd585+1420];
	ld.shared.u32 	%rd605, [%rd585+1424];
	bfi.b64 	%rd606, %rd605, %rd604, 32, 32;
	mov.b64 	{%r552, %r553}, %rd606;
	mov.b32 	%f1789, %r552;
	and.b32  	%r554, %r553, 1;
	setp.eq.b32 	%p204, %r554, 1;
	selp.f32 	%f1790, %f1789, 0f3F800000, %p204;
	mul.f32 	%f1791, %f45, %f98;
	mul.f32 	%f1792, %f1791, %f1790;
	add.f32 	%f1793, %f15, %f1039;
	mul.f32 	%f1794, %f1793, %f1793;
	mul.f32 	%f1795, %f1793, %f1696;
	add.f32 	%f1796, %f1780, %f1792;
	fma.rn.f32 	%f1797, %f1793, %f1792, %f1781;
	fma.rn.f32 	%f1798, %f1696, %f1792, %f1782;
	add.f32 	%f1799, %f1783, %f1791;
	fma.rn.f32 	%f1800, %f1793, %f1791, %f1784;
	fma.rn.f32 	%f1801, %f1696, %f1791, %f1785;
	fma.rn.f32 	%f1802, %f1794, %f1791, %f1786;
	fma.rn.f32 	%f1803, %f1795, %f1791, %f1787;
	fma.rn.f32 	%f1804, %f1703, %f1791, %f1788;
	ld.shared.u32 	%rd607, [%rd585+140];
	ld.shared.u32 	%rd608, [%rd585+144];
	bfi.b64 	%rd609, %rd608, %rd607, 32, 32;
	mov.b64 	{%r555, %r556}, %rd609;
	mov.b32 	%f1805, %r555;
	and.b32  	%r557, %r556, 1;
	setp.eq.b32 	%p205, %r557, 1;
	selp.f32 	%f1806, %f1805, 0f3F800000, %p205;
	mul.f32 	%f1807, %f45, %f72;
	mul.f32 	%f1808, %f1807, %f1806;
	mul.f32 	%f1809, %f1793, %f1713;
	add.f32 	%f1810, %f1796, %f1808;
	fma.rn.f32 	%f1811, %f1793, %f1808, %f1797;
	fma.rn.f32 	%f1812, %f1713, %f1808, %f1798;
	add.f32 	%f1813, %f1799, %f1807;
	fma.rn.f32 	%f1814, %f1793, %f1807, %f1800;
	fma.rn.f32 	%f1815, %f1713, %f1807, %f1801;
	fma.rn.f32 	%f1816, %f1794, %f1807, %f1802;
	fma.rn.f32 	%f1817, %f1809, %f1807, %f1803;
	fma.rn.f32 	%f1818, %f1719, %f1807, %f1804;
	ld.shared.u32 	%rd610, [%rd585+780];
	ld.shared.u32 	%rd611, [%rd585+784];
	bfi.b64 	%rd612, %rd611, %rd610, 32, 32;
	mov.b64 	{%r558, %r559}, %rd612;
	mov.b32 	%f1819, %r558;
	and.b32  	%r560, %r559, 1;
	setp.eq.b32 	%p206, %r560, 1;
	selp.f32 	%f1820, %f1819, 0f3F800000, %p206;
	mul.f32 	%f1821, %f45, %f85;
	mul.f32 	%f1822, %f1821, %f1820;
	mul.f32 	%f1823, %f1793, %f1733;
	add.f32 	%f153, %f1810, %f1822;
	fma.rn.f32 	%f154, %f1793, %f1822, %f1811;
	fma.rn.f32 	%f155, %f1733, %f1822, %f1812;
	add.f32 	%f156, %f1813, %f1821;
	fma.rn.f32 	%f157, %f1793, %f1821, %f1814;
	fma.rn.f32 	%f158, %f1733, %f1821, %f1815;
	fma.rn.f32 	%f159, %f1794, %f1821, %f1816;
	fma.rn.f32 	%f160, %f1823, %f1821, %f1817;
	fma.rn.f32 	%f161, %f1735, %f1821, %f1818;
	mul.f32 	%f1824, %f159, %f161;
	mul.f32 	%f1825, %f160, %f160;
	sub.f32 	%f162, %f1824, %f1825;
	mul.f32 	%f163, %f157, %f161;
	mul.f32 	%f164, %f158, %f160;
	sub.f32 	%f165, %f163, %f164;
	mul.f32 	%f1826, %f157, %f160;
	mul.f32 	%f1827, %f158, %f159;
	sub.f32 	%f166, %f1826, %f1827;
	mul.f32 	%f1828, %f156, %f162;
	mul.f32 	%f1829, %f157, %f165;
	sub.f32 	%f1830, %f1828, %f1829;
	fma.rn.f32 	%f167, %f158, %f166, %f1830;
	setp.eq.f32 	%p207, %f167, 0f00000000;
	mov.u64 	%rd1319, %rd1318;
	@%p207 bra 	$L__BB0_112;

	div.rn.f32 	%f1831, %f162, %f167;
	sub.f32 	%f1832, %f164, %f163;
	div.rn.f32 	%f1833, %f1832, %f167;
	div.rn.f32 	%f1834, %f165, %f167;
	mul.f32 	%f1835, %f158, %f158;
	mul.f32 	%f1836, %f156, %f161;
	sub.f32 	%f1837, %f1836, %f1835;
	div.rn.f32 	%f1838, %f1837, %f167;
	mul.f32 	%f1839, %f156, %f160;
	mul.f32 	%f1840, %f157, %f158;
	sub.f32 	%f1841, %f1840, %f1839;
	div.rn.f32 	%f1842, %f1841, %f167;
	mul.f32 	%f1843, %f157, %f157;
	mul.f32 	%f1844, %f156, %f159;
	sub.f32 	%f1845, %f1844, %f1843;
	div.rn.f32 	%f1846, %f1845, %f167;
	mul.f32 	%f1847, %f153, %f1834;
	div.rn.f32 	%f1848, %f166, %f167;
	mul.f32 	%f1849, %f1833, %f154;
	fma.rn.f32 	%f1850, %f153, %f1831, %f1849;
	mul.f32 	%f1851, %f1838, %f154;
	sub.f32 	%f1852, %f1851, %f1847;
	mul.f32 	%f1853, %f1842, %f154;
	fma.rn.f32 	%f1854, %f153, %f1848, %f1853;
	fma.rn.f32 	%f1855, %f1848, %f155, %f1850;
	mov.b32 	%r561, %f1855;
	fma.rn.f32 	%f1856, %f1842, %f155, %f1852;
	fma.rn.f32 	%f1857, %f1846, %f155, %f1854;
	mul.f32 	%f1858, %f1857, %f1857;
	fma.rn.f32 	%f1859, %f1856, %f1856, %f1858;
	add.f32 	%f1860, %f1859, 0f00000000;
	sqrt.rn.f32 	%f1861, %f1860;
	div.rn.f32 	%f1862, %f1856, %f1861;
	div.rn.f32 	%f1863, %f1857, %f1861;
	mov.b32 	%r562, %f1862;
	mov.b32 	%r563, %f1863;
	cvt.u64.u32 	%rd613, %r563;
	cvt.u64.u32 	%rd614, %r562;
	cvt.u64.u32 	%rd615, %r561;
	shl.b64 	%rd1319, %rd615, 32;
	bfi.b64 	%rd1318, %rd613, %rd614, 32, 32;

$L__BB0_112:
	add.u64 	%rd1261, %SPL, 128;
	ld.param.u64 	%rd1260, [g2p2g_param_10];
	mov.u64 	%rd1259, 0;
	cvt.u64.u32 	%rd616, %r17;
	or.b64  	%rd617, %rd1259, %rd616;
	or.b64  	%rd86, %rd1318, %rd1259;
	or.b64  	%rd85, %rd617, %rd1319;
	cvta.to.global.u64 	%rd618, %rd1260;
	mul.lo.s64 	%rd619, %rd66, 96;
	add.s64 	%rd87, %rd618, %rd619;
	mov.b32 	%r564, %f119;
	mov.b32 	%r565, %f120;
	st.local.v2.u32 	[%rd1261], {%r565, %r564};
	ld.global.u32 	%r18, [%rd87];
	setp.eq.s16 	%p208, %rs9, 0;
	mov.b64 	%rd1329, {%r565, %r564};
	@%p208 bra 	$L__BB0_114;

	add.u64 	%rd1263, %SPL, 128;
	st.local.u64 	[%rd1263], %rd65;
	cvt.u32.u64 	%r566, %rd65;
	mov.b32 	%f120, %r566;
	shr.u64 	%rd624, %rd65, 32;
	cvt.u32.u64 	%r567, %rd624;
	mov.b32 	%f119, %r567;
	mov.u64 	%rd1329, %rd65;

$L__BB0_114:
	add.u64 	%rd1267, %SP, 128;
	add.u64 	%rd1323, %SP, 128;
	cvta.to.local.u64 	%rd1321, %rd1323;
	add.s64 	%rd1327, %rd1321, 8;
	mov.u64 	%rd1328, 2;
	mov.u64 	%rd1322, %rd1321;
	mov.u64 	%rd1324, %rd1321;
	mov.u64 	%rd1325, %rd1321;
	mov.u64 	%rd1326, %rd1323;

$L__BB0_115:
	setp.eq.s64 	%p209, %rd1328, 0;
	@%p209 bra 	$L__BB0_118;

	add.s64 	%rd1328, %rd1328, -1;
	add.s64 	%rd626, %rd1321, 8;
	setp.eq.s64 	%p210, %rd1324, %rd1327;
	selp.b64 	%rd1321, %rd626, %rd1321, %p210;
	add.s64 	%rd627, %rd1322, 8;
	selp.b64 	%rd1322, %rd627, %rd1322, %p210;
	add.s64 	%rd628, %rd1323, 8;
	selp.b64 	%rd1323, %rd628, %rd1323, %p210;
	selp.b64 	%rd629, %rd626, %rd1324, %p210;
	selp.b64 	%rd630, %rd627, %rd1325, %p210;
	selp.b64 	%rd631, %rd628, %rd1326, %p210;
	add.s64 	%rd632, %rd1324, 8;
	selp.b64 	%rd1327, %rd632, %rd1327, %p210;
	setp.eq.s64 	%p211, %rd1328, 0;
	add.s64 	%rd633, %rd629, 4;
	add.s64 	%rd634, %rd630, 4;
	add.s64 	%rd635, %rd631, 4;
	selp.b64 	%rd1324, %rd629, %rd633, %p211;
	selp.b64 	%rd1325, %rd630, %rd634, %p211;
	selp.b64 	%rd1326, %rd631, %rd635, %p211;
	ld.local.f32 	%f1864, [%rd630];
	abs.f32 	%f1865, %f1864;
	mul.f32 	%f1866, %f1865, %f1037;
	setp.ltu.f32 	%p212, %f1866, %f1039;
	@%p212 bra 	$L__BB0_115;

	setp.nan.f32 	%p213, %f120, %f120;
	mov.b32 	%r568, %f120;
	setp.lt.s32 	%p214, %r568, 0;
	selp.f32 	%f1867, 0fBF800000, 0f3F800000, %p214;
	selp.f32 	%f1868, 0f7FC00000, %f1867, %p213;
	mul.f32 	%f1869, %f1039, %f1868;
	mov.b32 	%r569, %f119;
	setp.lt.s32 	%p215, %r569, 0;
	selp.f32 	%f1870, 0fBF800000, 0f3F800000, %p215;
	setp.nan.f32 	%p216, %f119, %f119;
	selp.f32 	%f1871, 0f7FC00000, %f1870, %p216;
	mul.f32 	%f1872, %f1039, %f1871;
	div.rn.f32 	%f1873, %f1872, %f1037;
	mov.b32 	%r570, %f1873;
	div.rn.f32 	%f1874, %f1869, %f1037;
	mov.b32 	%r571, %f1874;
	add.u64 	%rd637, %SPL, 128;
	st.local.v2.f32 	[%rd637], {%f1874, %f1873};
	mov.b64 	%rd1329, {%r571, %r570};

$L__BB0_118:
	cvt.u32.u64 	%r572, %rd1329;
	mov.b32 	%f1875, %r572;
	shr.u64 	%rd638, %rd1329, 32;
	cvt.u32.u64 	%r573, %rd638;
	mov.b32 	%f1876, %r573;
	fma.rn.f32 	%f172, %f1875, %f1037, %f2;
	fma.rn.f32 	%f173, %f1876, %f1037, %f3;
	setp.eq.s32 	%p217, %r18, 2;
	@%p217 bra 	$L__BB0_120;
	bra.uni 	$L__BB0_119;

$L__BB0_120:
	mul.f32 	%f1890, %f121, %f1037;
	fma.rn.f32 	%f5705, %f1890, %f7, %f7;
	mov.u64 	%rd1330, %rd534;
	bra.uni 	$L__BB0_121;

$L__BB0_119:
	mul.f32 	%f1877, %f102, %f1037;
	mul.f32 	%f1878, %f101, %f1037;
	mul.f32 	%f1879, %f100, %f1037;
	mul.f32 	%f1880, %f1879, %f5755;
	fma.rn.f32 	%f1881, %f1877, %f7, %f1880;
	mul.f32 	%f1882, %f99, %f1037;
	mul.f32 	%f1883, %f1882, %f5755;
	fma.rn.f32 	%f1884, %f1878, %f7, %f1883;
	mul.f32 	%f1885, %f1879, %f10;
	fma.rn.f32 	%f1886, %f1877, %f5754, %f1885;
	mul.f32 	%f1887, %f1882, %f10;
	fma.rn.f32 	%f1888, %f1878, %f5754, %f1887;
	add.f32 	%f5755, %f5755, %f1884;
	add.f32 	%f1889, %f7, %f1881;
	st.local.v2.f32 	[%rd534], {%f1889, %f5755};
	add.f32 	%f5754, %f1886, %f5754;
	st.local.f32 	[%rd534+8], %f5754;
	add.f32 	%f5705, %f1888, %f10;
	add.s64 	%rd1330, %rd534, 12;

$L__BB0_121:
	st.local.f32 	[%rd1330], %f5705;
	ld.global.u32 	%r19, [%rd87+32];
	setp.eq.s32 	%p218, %r19, 5;
	add.s64 	%rd114, %rd1, 24;
	@%p218 bra 	$L__BB0_349;
	bra.uni 	$L__BB0_122;

$L__BB0_349:
	setp.eq.s16 	%p524, %rs8, 0;
	@%p524 bra 	$L__BB0_351;

	add.u64 	%rd1224, %SPL, 64;
	mov.f32 	%f102, 0f00000000;
	add.u64 	%rd852, %SPL, 128;
	st.local.v2.f32 	[%rd852], {%f102, %f102};
	st.local.v4.f32 	[%rd1224], {%f102, %f102, %f102, %f102};
	mov.f32 	%f101, %f102;
	mov.f32 	%f100, %f102;
	mov.f32 	%f99, %f102;

$L__BB0_351:
	add.u64 	%rd1292, %SPL, 80;
	ld.local.f32 	%f5859, [%rd1292+12];
	ld.local.f32 	%f5770, [%rd1292];
	mul.f32 	%f3408, %f5770, %f5859;
	mul.f32 	%f495, %f5754, %f5755;
	sub.f32 	%f496, %f3408, %f495;
	div.rn.f32 	%f497, %f4, %f5;
	div.rn.f32 	%f3409, %f497, %f496;
	setp.eq.f32 	%p525, %f3409, 0f00000000;
	setp.ne.s16 	%p526, %rs7, 0;
	or.pred  	%p527, %p526, %p525;
	@%p527 bra 	$L__BB0_634;
	bra.uni 	$L__BB0_352;

$L__BB0_634:
	add.u64 	%rd1298, %SPL, 80;
	add.u64 	%rd1057, %SPL, 96;
	mov.u64 	%rd1058, 0;
	st.local.v2.u64 	[%rd1057], {%rd1058, %rd1058};
	mov.u32 	%r1782, 1065353216;
	st.local.u32 	[%rd1057], %r1782;
	st.local.u32 	[%rd1057+12], %r1782;
	ld.local.v2.u64 	{%rd1059, %rd1060}, [%rd1057];
	mov.b64 	{%r1783, %r1784}, %rd1060;
	mov.b64 	{%r1785, %r1786}, %rd1059;
	st.local.v2.u64 	[%rd1298], {%rd1059, %rd1060};
	mov.b32 	%f5770, %r1785;
	mov.b32 	%f5755, %r1786;
	mov.b32 	%f5754, %r1783;
	mov.b32 	%f5859, %r1784;
	mov.u16 	%rs35, 1;
	bra.uni 	$L__BB0_635;

$L__BB0_122:
	cvt.u16.u32 	%rs12, %r19;
	setp.gt.s16 	%p219, %rs12, 2;
	@%p219 bra 	$L__BB0_125;

	setp.eq.s16 	%p222, %rs12, 1;
	@%p222 bra 	$L__BB0_198;

	setp.eq.s16 	%p223, %rs12, 2;
	@%p223 bra 	$L__BB0_154;
	bra.uni 	$L__BB0_292;

$L__BB0_154:
	ld.global.u64 	%rd676, [%rd87+56];
	mul.wide.u32 	%rd677, %r8, 16;
	add.s64 	%rd678, %rd676, %rd677;
	add.s64 	%rd124, %rd678, 4;
	ld.global.f32 	%f212, [%rd87+44];
	ld.global.f32 	%f213, [%rd87+40];
	ld.local.v4.f32 	{%f2078, %f2079, %f2080, %f2081}, [%rd534];
	add.f32 	%f2084, %f2081, %f2078;
	mul.f32 	%f214, %f2084, 0f3F000000;
	sub.f32 	%f2085, %f2078, %f2081;
	mul.f32 	%f2086, %f2085, 0f3F000000;
	add.f32 	%f2089, %f2079, %f2080;
	mul.f32 	%f2090, %f2089, 0f3F000000;
	sub.f32 	%f2091, %f2079, %f2080;
	mul.f32 	%f215, %f2091, 0f3F000000;
	mul.f32 	%f2092, %f215, %f215;
	fma.rn.f32 	%f2093, %f214, %f214, %f2092;
	sqrt.rn.f32 	%f2094, %f2093;
	mul.f32 	%f2095, %f2090, %f2090;
	fma.rn.f32 	%f2096, %f2086, %f2086, %f2095;
	sqrt.rn.f32 	%f2097, %f2096;
	add.f32 	%f216, %f2094, %f2097;
	sub.f32 	%f217, %f2094, %f2097;
	abs.f32 	%f218, %f2086;
	abs.f32 	%f219, %f2090;
	setp.eq.f32 	%p265, %f218, 0f00000000;
	setp.eq.f32 	%p266, %f219, 0f00000000;
	and.pred  	%p267, %p265, %p266;
	mov.b32 	%r62, %f2086;
	mov.b32 	%r691, %f2090;
	and.b32  	%r63, %r691, -2147483648;
	@%p267 bra 	$L__BB0_158;
	bra.uni 	$L__BB0_155;

$L__BB0_158:
	shr.s32 	%r696, %r62, 31;
	and.b32  	%r697, %r696, 1078530011;
	or.b32  	%r698, %r697, %r63;
	mov.b32 	%f5710, %r698;
	bra.uni 	$L__BB0_159;

$L__BB0_352:
	@%p217 bra 	$L__BB0_354;

	abs.f32 	%f3410, %f5770;
	setp.gt.f32 	%p529, %f3410, 0f461C4000;
	@%p529 bra 	$L__BB0_634;

$L__BB0_354:
	ld.global.u16 	%rs5, [%rd87];
	mov.f32 	%f5771, 0f00000000;
	setp.eq.s16 	%p530, %rs5, 0;
	@%p530 bra 	$L__BB0_374;

	setp.ne.s16 	%p531, %rs5, 1;
	@%p531 bra 	$L__BB0_394;

	mov.f32 	%f5563, 0f3102E308;
	mov.f32 	%f5562, 0fBF317218;
	mov.f32 	%f5561, 0f3FB8AA3B;
	mov.f32 	%f5560, 0f35BFBE8E;
	mov.f32 	%f5559, 0f3F317200;
	mov.f32 	%f5558, 0f3DAAAABD;
	mov.f32 	%f5557, 0f3C4CAF63;
	mov.f32 	%f5556, 0f3B18F0FE;
	mov.b32 	%f5767, %r10;
	ld.global.u64 	%rd857, [%rd87+24];
	mul.wide.u32 	%rd858, %r8, 16;
	add.s64 	%rd859, %rd857, %rd858;
	ld.f32 	%f499, [%rd859+8];
	ld.global.f32 	%f500, [%rd87+16];
	mul.f32 	%f3415, %f499, %f500;
	mul.f32 	%f501, %f3415, 0f3F000000;
	mul.f32 	%f3416, %f5754, %f5754;
	fma.rn.f32 	%f3417, %f5770, %f5770, %f3416;
	mul.f32 	%f3418, %f5859, %f5859;
	fma.rn.f32 	%f3419, %f5755, %f5755, %f3418;
	add.f32 	%f3420, %f3417, 0f00000000;
	mov.f32 	%f3421, 0f00000000;
	add.f32 	%f502, %f3420, %f3419;
	mov.f32 	%f3422, 0fBF000000;
	cvt.rzi.f32.f32 	%f3423, %f3422;
	add.f32 	%f3424, %f3423, %f3423;
	mov.f32 	%f3425, 0fBF800000;
	sub.f32 	%f3426, %f3425, %f3424;
	abs.f32 	%f503, %f3426;
	abs.f32 	%f504, %f496;
	setp.lt.f32 	%p532, %f504, 0f00800000;
	mul.f32 	%f3427, %f504, 0f4B800000;
	selp.f32 	%f3428, %f3427, %f504, %p532;
	selp.f32 	%f3429, 0fC3170000, 0fC2FE0000, %p532;
	mov.b32 	%r1232, %f3428;
	and.b32  	%r1233, %r1232, 8388607;
	or.b32  	%r1234, %r1233, 1065353216;
	mov.b32 	%f3430, %r1234;
	shr.u32 	%r1235, %r1232, 23;
	cvt.rn.f32.u32 	%f3431, %r1235;
	add.f32 	%f3432, %f3429, %f3431;
	setp.gt.f32 	%p533, %f3430, 0f3FB504F3;
	mul.f32 	%f3433, %f3430, 0f3F000000;
	add.f32 	%f3434, %f3432, 0f3F800000;
	selp.f32 	%f3435, %f3434, %f3432, %p533;
	selp.f32 	%f3436, %f3433, %f3430, %p533;
	add.f32 	%f3437, %f3436, 0fBF800000;
	add.f32 	%f3413, %f3436, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3412,%f3413;
	// end inline asm
	add.f32 	%f3438, %f3437, %f3437;
	mul.f32 	%f3439, %f3412, %f3438;
	mul.f32 	%f3440, %f3439, %f3439;
	fma.rn.f32 	%f3443, %f5556, %f3440, %f5557;
	fma.rn.f32 	%f3445, %f3443, %f3440, %f5558;
	mul.rn.f32 	%f3446, %f3445, %f3440;
	mul.rn.f32 	%f3447, %f3446, %f3439;
	sub.f32 	%f3448, %f3437, %f3439;
	add.f32 	%f3449, %f3448, %f3448;
	neg.f32 	%f3450, %f3439;
	fma.rn.f32 	%f3451, %f3450, %f3437, %f3449;
	mul.rn.f32 	%f3452, %f3412, %f3451;
	add.f32 	%f3453, %f3447, %f3439;
	sub.f32 	%f3454, %f3439, %f3453;
	add.f32 	%f3455, %f3447, %f3454;
	add.f32 	%f3456, %f3452, %f3455;
	add.f32 	%f3457, %f3453, %f3456;
	sub.f32 	%f3458, %f3453, %f3457;
	add.f32 	%f3459, %f3456, %f3458;
	mul.rn.f32 	%f3461, %f3435, %f5559;
	mul.rn.f32 	%f3463, %f3435, %f5560;
	add.f32 	%f3464, %f3461, %f3457;
	sub.f32 	%f3465, %f3461, %f3464;
	add.f32 	%f3466, %f3457, %f3465;
	add.f32 	%f3467, %f3459, %f3466;
	add.f32 	%f3468, %f3463, %f3467;
	add.f32 	%f3469, %f3464, %f3468;
	sub.f32 	%f3470, %f3464, %f3469;
	add.f32 	%f3471, %f3468, %f3470;
	mul.rn.f32 	%f3472, %f3425, %f3469;
	neg.f32 	%f3473, %f3472;
	fma.rn.f32 	%f3474, %f3425, %f3469, %f3473;
	fma.rn.f32 	%f3475, %f3425, %f3471, %f3474;
	fma.rn.f32 	%f3476, %f3421, %f3469, %f3475;
	add.rn.f32 	%f3477, %f3472, %f3476;
	neg.f32 	%f3478, %f3477;
	add.rn.f32 	%f3479, %f3472, %f3478;
	add.rn.f32 	%f3480, %f3479, %f3476;
	mov.b32 	%r1236, %f3477;
	setp.eq.s32 	%p534, %r1236, 1118925336;
	add.s32 	%r1237, %r1236, -1;
	mov.b32 	%f3481, %r1237;
	add.f32 	%f3482, %f3480, 0f37000000;
	selp.f32 	%f505, %f3482, %f3480, %p534;
	selp.f32 	%f3483, %f3481, %f3477, %p534;
	mul.rn.f32 	%f3485, %f3483, %f5561;
	cvt.rzi.f32.f32 	%f3486, %f3485;
	abs.f32 	%f3487, %f3486;
	setp.gt.f32 	%p535, %f3487, 0f42FC0000;
	mov.b32 	%r1238, %f3486;
	and.b32  	%r1239, %r1238, -2147483648;
	or.b32  	%r1240, %r1239, 1123811328;
	mov.b32 	%f3488, %r1240;
	selp.f32 	%f3489, %f3488, %f3486, %p535;
	fma.rn.f32 	%f3491, %f3489, %f5562, %f3483;
	fma.rn.f32 	%f3493, %f3489, %f5563, %f3491;
	mul.f32 	%f3494, %f3493, 0f3FB8AA3B;
	add.f32 	%f3495, %f3489, 0f4B40007F;
	mov.b32 	%r1241, %f3495;
	shl.b32 	%r1242, %r1241, 23;
	mov.b32 	%f3496, %r1242;
	ex2.approx.ftz.f32 	%f3497, %f3494;
	mul.f32 	%f506, %f3497, %f3496;
	setp.eq.f32 	%p536, %f506, 0f7F800000;
	mov.f32 	%f5761, 0f7F800000;
	@%p536 bra 	$L__BB0_358;

	fma.rn.f32 	%f5761, %f506, %f505, %f506;

$L__BB0_358:
	setp.lt.f32 	%p537, %f496, 0f00000000;
	setp.eq.f32 	%p538, %f503, 0f3F800000;
	and.pred  	%p11, %p537, %p538;
	setp.eq.f32 	%p539, %f496, 0f00000000;
	@%p539 bra 	$L__BB0_362;
	bra.uni 	$L__BB0_359;

$L__BB0_362:
	add.f32 	%f3502, %f496, %f496;
	mov.b32 	%r1245, %f3502;
	or.b32  	%r1246, %r1245, 2139095040;
	mov.b32 	%f3503, %r1246;
	selp.f32 	%f5763, %f3503, 0f7F800000, %p538;
	bra.uni 	$L__BB0_363;

$L__BB0_125:
	setp.eq.s16 	%p220, %rs12, 4;
	@%p220 bra 	$L__BB0_349;

	setp.ne.s16 	%p221, %rs12, 3;
	@%p221 bra 	$L__BB0_292;

	ld.global.u64 	%rd642, [%rd87+56];
	mul.wide.u32 	%rd643, %r8, 16;
	add.s64 	%rd644, %rd642, %rd643;
	add.s64 	%rd115, %rd644, 8;
	ld.local.v4.f32 	{%f1891, %f1892, %f1893, %f1894}, [%rd534];
	add.f32 	%f1897, %f1894, %f1891;
	mul.f32 	%f181, %f1897, 0f3F000000;
	sub.f32 	%f1898, %f1891, %f1894;
	mul.f32 	%f1899, %f1898, 0f3F000000;
	add.f32 	%f1902, %f1892, %f1893;
	mul.f32 	%f1903, %f1902, 0f3F000000;
	sub.f32 	%f1904, %f1892, %f1893;
	mul.f32 	%f182, %f1904, 0f3F000000;
	mul.f32 	%f1905, %f182, %f182;
	fma.rn.f32 	%f1906, %f181, %f181, %f1905;
	sqrt.rn.f32 	%f1907, %f1906;
	mul.f32 	%f1908, %f1903, %f1903;
	fma.rn.f32 	%f1909, %f1899, %f1899, %f1908;
	sqrt.rn.f32 	%f1910, %f1909;
	add.f32 	%f183, %f1907, %f1910;
	sub.f32 	%f184, %f1907, %f1910;
	abs.f32 	%f185, %f1899;
	abs.f32 	%f186, %f1903;
	setp.eq.f32 	%p224, %f185, 0f00000000;
	setp.eq.f32 	%p225, %f186, 0f00000000;
	and.pred  	%p226, %p224, %p225;
	mov.b32 	%r20, %f1899;
	mov.b32 	%r574, %f1903;
	and.b32  	%r21, %r574, -2147483648;
	@%p226 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_128;

$L__BB0_131:
	shr.s32 	%r579, %r20, 31;
	and.b32  	%r580, %r579, 1078530011;
	or.b32  	%r581, %r580, %r21;
	mov.b32 	%f5706, %r581;
	bra.uni 	$L__BB0_132;

$L__BB0_198:
	ld.global.u64 	%rd748, [%rd87+64];
	mul.wide.u32 	%rd749, %r8, 16;
	add.s64 	%rd147, %rd748, %rd749;
	ld.f32 	%f5741, [%rd147];
	ld.global.f32 	%f268, [%rd87+52];
	ld.global.f32 	%f269, [%rd87+56];
	ld.global.f32 	%f270, [%rd87+60];
	ld.local.v2.u64 	{%rd1349, %rd1350}, [%rd534];
	mov.b64 	{%r823, %r824}, %rd1350;
	mov.b64 	{%r825, %r826}, %rd1349;
	mov.b32 	%f2338, %r825;
	mov.b32 	%f2339, %r824;
	add.f32 	%f2340, %f2339, %f2338;
	mul.f32 	%f271, %f2340, 0f3F000000;
	sub.f32 	%f2341, %f2338, %f2339;
	mul.f32 	%f2342, %f2341, 0f3F000000;
	mov.b32 	%f2343, %r826;
	mov.b32 	%f2344, %r823;
	add.f32 	%f2345, %f2343, %f2344;
	mul.f32 	%f2346, %f2345, 0f3F000000;
	sub.f32 	%f2347, %f2343, %f2344;
	mul.f32 	%f272, %f2347, 0f3F000000;
	mul.f32 	%f2348, %f272, %f272;
	fma.rn.f32 	%f2349, %f271, %f271, %f2348;
	sqrt.rn.f32 	%f2350, %f2349;
	mul.f32 	%f2351, %f2346, %f2346;
	fma.rn.f32 	%f2352, %f2342, %f2342, %f2351;
	sqrt.rn.f32 	%f2353, %f2352;
	add.f32 	%f273, %f2350, %f2353;
	sub.f32 	%f2354, %f2350, %f2353;
	setp.lt.f32 	%p327, %f2354, 0f00000000;
	selp.f32 	%f274, 0fBF800000, 0f3F800000, %p327;
	mul.f32 	%f275, %f2354, %f274;
	abs.f32 	%f276, %f2342;
	abs.f32 	%f277, %f2346;
	setp.eq.f32 	%p328, %f276, 0f00000000;
	setp.eq.f32 	%p329, %f277, 0f00000000;
	and.pred  	%p330, %p328, %p329;
	mov.b32 	%r104, %f2342;
	mov.b32 	%r827, %f2346;
	and.b32  	%r105, %r827, -2147483648;
	@%p330 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_199;

$L__BB0_202:
	shr.s32 	%r832, %r104, 31;
	and.b32  	%r833, %r832, 1078530011;
	or.b32  	%r834, %r833, %r105;
	mov.b32 	%f5718, %r834;
	bra.uni 	$L__BB0_203;

$L__BB0_292:
	mov.b32 	%f3023, %r10;
	ld.global.u64 	%rd779, [%rd87+72];
	mul.wide.u32 	%rd780, %r8, 16;
	add.s64 	%rd781, %rd779, %rd780;
	add.s64 	%rd170, %rd781, 4;
	ld.global.u8 	%rs25, [%rd87+64];
	setp.ne.s16 	%p451, %rs25, 0;
	setp.neu.f32 	%p452, %f3023, 0f00000000;
	and.pred  	%p453, %p452, %p451;
	@%p453 bra 	$L__BB0_349;

	ld.local.v4.f32 	{%f3024, %f3025, %f3026, %f3027}, [%rd534];
	add.f32 	%f3030, %f3027, %f3024;
	mul.f32 	%f405, %f3030, 0f3F000000;
	sub.f32 	%f3031, %f3024, %f3027;
	mul.f32 	%f3032, %f3031, 0f3F000000;
	add.f32 	%f3035, %f3025, %f3026;
	mul.f32 	%f3036, %f3035, 0f3F000000;
	sub.f32 	%f3037, %f3025, %f3026;
	mul.f32 	%f406, %f3037, 0f3F000000;
	mul.f32 	%f3038, %f406, %f406;
	fma.rn.f32 	%f3039, %f405, %f405, %f3038;
	sqrt.rn.f32 	%f3040, %f3039;
	mul.f32 	%f3041, %f3036, %f3036;
	fma.rn.f32 	%f3042, %f3032, %f3032, %f3041;
	sqrt.rn.f32 	%f3043, %f3042;
	add.f32 	%f407, %f3040, %f3043;
	sub.f32 	%f3044, %f3040, %f3043;
	setp.lt.f32 	%p454, %f3044, 0f00000000;
	selp.f32 	%f408, 0fBF800000, 0f3F800000, %p454;
	mul.f32 	%f409, %f3044, %f408;
	abs.f32 	%f410, %f3032;
	abs.f32 	%f411, %f3036;
	setp.eq.f32 	%p455, %f410, 0f00000000;
	setp.eq.f32 	%p456, %f411, 0f00000000;
	and.pred  	%p457, %p455, %p456;
	mov.b32 	%r147, %f3032;
	mov.b32 	%r1047, %f3036;
	and.b32  	%r148, %r1047, -2147483648;
	@%p457 bra 	$L__BB0_297;
	bra.uni 	$L__BB0_294;

$L__BB0_297:
	shr.s32 	%r1052, %r147, 31;
	and.b32  	%r1053, %r1052, 1078530011;
	or.b32  	%r1054, %r1053, %r148;
	mov.b32 	%f5742, %r1054;
	bra.uni 	$L__BB0_298;

$L__BB0_374:
	add.u64 	%rd1296, %SPL, 80;
	ld.global.u64 	%rd860, [%rd87+24];
	mul.wide.u32 	%rd861, %r8, 16;
	add.s64 	%rd862, %rd860, %rd861;
	ld.f32 	%f527, [%rd862+8];
	ld.local.v4.f32 	{%f5770, %f3547, %f3548, %f3549}, [%rd1296];
	mul.f32 	%f3553, %f3549, %f5770;
	mul.f32 	%f3554, %f3548, %f3547;
	sub.f32 	%f529, %f3553, %f3554;
	add.f32 	%f3555, %f3549, %f5770;
	mul.f32 	%f530, %f3555, 0f3F000000;
	sub.f32 	%f3556, %f5770, %f3549;
	mul.f32 	%f3557, %f3556, 0f3F000000;
	add.f32 	%f3558, %f3547, %f3548;
	mul.f32 	%f3559, %f3558, 0f3F000000;
	sub.f32 	%f3560, %f3547, %f3548;
	mul.f32 	%f531, %f3560, 0f3F000000;
	mul.f32 	%f3561, %f531, %f531;
	fma.rn.f32 	%f532, %f530, %f530, %f3561;
	mul.f32 	%f3562, %f3559, %f3559;
	fma.rn.f32 	%f533, %f3557, %f3557, %f3562;
	abs.f32 	%f534, %f3557;
	abs.f32 	%f535, %f3559;
	setp.eq.f32 	%p551, %f534, 0f00000000;
	setp.eq.f32 	%p552, %f535, 0f00000000;
	and.pred  	%p553, %p551, %p552;
	mov.b32 	%r209, %f3557;
	mov.b32 	%r1252, %f3559;
	and.b32  	%r210, %r1252, -2147483648;
	@%p553 bra 	$L__BB0_378;
	bra.uni 	$L__BB0_375;

$L__BB0_378:
	shr.s32 	%r1257, %r209, 31;
	and.b32  	%r1258, %r1257, 1078530011;
	or.b32  	%r1259, %r1258, %r210;
	mov.b32 	%f5768, %r1259;
	bra.uni 	$L__BB0_379;

$L__BB0_199:
	setp.eq.f32 	%p331, %f276, 0f7F800000;
	setp.eq.f32 	%p332, %f277, 0f7F800000;
	and.pred  	%p333, %p331, %p332;
	@%p333 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_200;

$L__BB0_201:
	setp.lt.s32 	%p337, %r104, 0;
	selp.b32 	%r830, 1075235812, 1061752795, %p337;
	or.b32  	%r831, %r830, %r105;
	mov.b32 	%f5718, %r831;
	bra.uni 	$L__BB0_203;

$L__BB0_155:
	setp.eq.f32 	%p268, %f218, 0f7F800000;
	setp.eq.f32 	%p269, %f219, 0f7F800000;
	and.pred  	%p270, %p268, %p269;
	@%p270 bra 	$L__BB0_157;
	bra.uni 	$L__BB0_156;

$L__BB0_157:
	setp.lt.s32 	%p274, %r62, 0;
	selp.b32 	%r694, 1075235812, 1061752795, %p274;
	or.b32  	%r695, %r694, %r63;
	mov.b32 	%f5710, %r695;
	bra.uni 	$L__BB0_159;

$L__BB0_128:
	setp.eq.f32 	%p227, %f185, 0f7F800000;
	setp.eq.f32 	%p228, %f186, 0f7F800000;
	and.pred  	%p229, %p227, %p228;
	@%p229 bra 	$L__BB0_130;
	bra.uni 	$L__BB0_129;

$L__BB0_130:
	setp.lt.s32 	%p233, %r20, 0;
	selp.b32 	%r577, 1075235812, 1061752795, %p233;
	or.b32  	%r578, %r577, %r21;
	mov.b32 	%f5706, %r578;
	bra.uni 	$L__BB0_132;

$L__BB0_375:
	setp.eq.f32 	%p554, %f534, 0f7F800000;
	setp.eq.f32 	%p555, %f535, 0f7F800000;
	and.pred  	%p556, %p554, %p555;
	@%p556 bra 	$L__BB0_377;
	bra.uni 	$L__BB0_376;

$L__BB0_377:
	setp.lt.s32 	%p560, %r209, 0;
	selp.b32 	%r1255, 1075235812, 1061752795, %p560;
	or.b32  	%r1256, %r1255, %r210;
	mov.b32 	%f5768, %r1256;
	bra.uni 	$L__BB0_379;

$L__BB0_359:
	mov.b32 	%r1243, %f5761;
	xor.b32  	%r1244, %r1243, -2147483648;
	mov.b32 	%f3498, %r1244;
	selp.f32 	%f5763, %f3498, %f5761, %p11;
	setp.geu.f32 	%p540, %f496, 0f00000000;
	@%p540 bra 	$L__BB0_363;

	cvt.rzi.f32.f32 	%f3500, %f3425;
	setp.eq.f32 	%p541, %f3500, 0fBF800000;
	@%p541 bra 	$L__BB0_363;

	mov.f32 	%f5763, 0f7FFFFFFF;

$L__BB0_363:
	add.f32 	%f3504, %f504, 0f3F800000;
	mov.b32 	%r1247, %f3504;
	setp.lt.s32 	%p543, %r1247, 2139095040;
	@%p543 bra 	$L__BB0_368;

	setp.gtu.f32 	%p544, %f504, 0f7F800000;
	@%p544 bra 	$L__BB0_367;
	bra.uni 	$L__BB0_365;

$L__BB0_367:
	add.f32 	%f5763, %f496, 0fBF800000;
	bra.uni 	$L__BB0_368;

$L__BB0_200:
	setp.lt.s32 	%p334, %r104, 0;
	min.f32 	%f2355, %f277, %f276;
	max.f32 	%f2356, %f277, %f276;
	div.rn.f32 	%f2357, %f2355, %f2356;
	mul.rn.f32 	%f2358, %f2357, %f2357;
	mov.f32 	%f2359, 0fC0B59883;
	mov.f32 	%f2360, 0fBF52C7EA;
	fma.rn.f32 	%f2361, %f2358, %f2360, %f2359;
	mov.f32 	%f2362, 0fC0D21907;
	fma.rn.f32 	%f2363, %f2361, %f2358, %f2362;
	mul.f32 	%f2364, %f2358, %f2363;
	mul.f32 	%f2365, %f2357, %f2364;
	add.f32 	%f2366, %f2358, 0f41355DC0;
	mov.f32 	%f2367, 0f41E6BD60;
	fma.rn.f32 	%f2368, %f2366, %f2358, %f2367;
	mov.f32 	%f2369, 0f419D92C8;
	fma.rn.f32 	%f2370, %f2368, %f2358, %f2369;
	rcp.rn.f32 	%f2371, %f2370;
	fma.rn.f32 	%f2372, %f2365, %f2371, %f2357;
	mov.f32 	%f2373, 0f3FC90FDB;
	sub.f32 	%f2374, %f2373, %f2372;
	setp.gt.f32 	%p335, %f277, %f276;
	selp.f32 	%f2375, %f2374, %f2372, %p335;
	mov.f32 	%f2376, 0f40490FDB;
	sub.f32 	%f2377, %f2376, %f2375;
	selp.f32 	%f2378, %f2377, %f2375, %p334;
	mov.b32 	%r828, %f2378;
	or.b32  	%r829, %r105, %r828;
	mov.b32 	%f2379, %r829;
	add.f32 	%f2380, %f276, %f277;
	setp.le.f32 	%p336, %f2380, 0f7F800000;
	selp.f32 	%f5718, %f2379, %f2380, %p336;

$L__BB0_203:
	abs.f32 	%f282, %f271;
	setp.eq.f32 	%p338, %f282, 0f00000000;
	abs.f32 	%f283, %f272;
	setp.eq.f32 	%p339, %f283, 0f00000000;
	and.pred  	%p340, %p338, %p339;
	mov.b32 	%r106, %f271;
	mov.b32 	%r835, %f272;
	and.b32  	%r107, %r835, -2147483648;
	@%p340 bra 	$L__BB0_207;
	bra.uni 	$L__BB0_204;

$L__BB0_207:
	shr.s32 	%r840, %r106, 31;
	and.b32  	%r841, %r840, 1078530011;
	or.b32  	%r842, %r841, %r107;
	mov.b32 	%f5719, %r842;
	bra.uni 	$L__BB0_208;

$L__BB0_204:
	setp.eq.f32 	%p341, %f282, 0f7F800000;
	setp.eq.f32 	%p342, %f283, 0f7F800000;
	and.pred  	%p343, %p341, %p342;
	@%p343 bra 	$L__BB0_206;
	bra.uni 	$L__BB0_205;

$L__BB0_206:
	setp.lt.s32 	%p347, %r106, 0;
	selp.b32 	%r838, 1075235812, 1061752795, %p347;
	or.b32  	%r839, %r838, %r107;
	mov.b32 	%f5719, %r839;
	bra.uni 	$L__BB0_208;

$L__BB0_205:
	setp.lt.s32 	%p344, %r106, 0;
	min.f32 	%f2381, %f283, %f282;
	max.f32 	%f2382, %f283, %f282;
	div.rn.f32 	%f2383, %f2381, %f2382;
	mul.rn.f32 	%f2384, %f2383, %f2383;
	mov.f32 	%f2385, 0fC0B59883;
	mov.f32 	%f2386, 0fBF52C7EA;
	fma.rn.f32 	%f2387, %f2384, %f2386, %f2385;
	mov.f32 	%f2388, 0fC0D21907;
	fma.rn.f32 	%f2389, %f2387, %f2384, %f2388;
	mul.f32 	%f2390, %f2384, %f2389;
	mul.f32 	%f2391, %f2383, %f2390;
	add.f32 	%f2392, %f2384, 0f41355DC0;
	mov.f32 	%f2393, 0f41E6BD60;
	fma.rn.f32 	%f2394, %f2392, %f2384, %f2393;
	mov.f32 	%f2395, 0f419D92C8;
	fma.rn.f32 	%f2396, %f2394, %f2384, %f2395;
	rcp.rn.f32 	%f2397, %f2396;
	fma.rn.f32 	%f2398, %f2391, %f2397, %f2383;
	mov.f32 	%f2399, 0f3FC90FDB;
	sub.f32 	%f2400, %f2399, %f2398;
	setp.gt.f32 	%p345, %f283, %f282;
	selp.f32 	%f2401, %f2400, %f2398, %p345;
	mov.f32 	%f2402, 0f40490FDB;
	sub.f32 	%f2403, %f2402, %f2401;
	selp.f32 	%f2404, %f2403, %f2401, %p344;
	mov.b32 	%r836, %f2404;
	or.b32  	%r837, %r107, %r836;
	mov.b32 	%f2405, %r837;
	add.f32 	%f2406, %f282, %f283;
	setp.le.f32 	%p346, %f2406, 0f7F800000;
	selp.f32 	%f5719, %f2405, %f2406, %p346;

$L__BB0_208:
	sub.f32 	%f2407, %f5719, %f5718;
	mul.f32 	%f288, %f2407, 0f3F000000;
	add.f32 	%f2408, %f5718, %f5719;
	mul.f32 	%f289, %f2408, 0f3F000000;
	mul.f32 	%f2409, %f288, 0f3F22F983;
	cvt.rni.s32.f32 	%r1845, %f2409;
	cvt.rn.f32.s32 	%f2410, %r1845;
	mov.f32 	%f2411, 0fBFC90FDA;
	fma.rn.f32 	%f2412, %f2410, %f2411, %f288;
	mov.f32 	%f2413, 0fB3A22168;
	fma.rn.f32 	%f2414, %f2410, %f2413, %f2412;
	mov.f32 	%f2415, 0fA7C234C5;
	fma.rn.f32 	%f5720, %f2410, %f2415, %f2414;
	abs.f32 	%f291, %f288;
	setp.leu.f32 	%p348, %f291, 0f47CE4780;
	@%p348 bra 	$L__BB0_216;

	setp.eq.f32 	%p349, %f291, 0f7F800000;
	@%p349 bra 	$L__BB0_215;
	bra.uni 	$L__BB0_210;

$L__BB0_215:
	mov.f32 	%f2418, 0f00000000;
	mul.rn.f32 	%f5720, %f288, %f2418;
	bra.uni 	$L__BB0_216;

$L__BB0_156:
	setp.lt.s32 	%p271, %r62, 0;
	min.f32 	%f2098, %f219, %f218;
	max.f32 	%f2099, %f219, %f218;
	div.rn.f32 	%f2100, %f2098, %f2099;
	mul.rn.f32 	%f2101, %f2100, %f2100;
	mov.f32 	%f2102, 0fC0B59883;
	mov.f32 	%f2103, 0fBF52C7EA;
	fma.rn.f32 	%f2104, %f2101, %f2103, %f2102;
	mov.f32 	%f2105, 0fC0D21907;
	fma.rn.f32 	%f2106, %f2104, %f2101, %f2105;
	mul.f32 	%f2107, %f2101, %f2106;
	mul.f32 	%f2108, %f2100, %f2107;
	add.f32 	%f2109, %f2101, 0f41355DC0;
	mov.f32 	%f2110, 0f41E6BD60;
	fma.rn.f32 	%f2111, %f2109, %f2101, %f2110;
	mov.f32 	%f2112, 0f419D92C8;
	fma.rn.f32 	%f2113, %f2111, %f2101, %f2112;
	rcp.rn.f32 	%f2114, %f2113;
	fma.rn.f32 	%f2115, %f2108, %f2114, %f2100;
	mov.f32 	%f2116, 0f3FC90FDB;
	sub.f32 	%f2117, %f2116, %f2115;
	setp.gt.f32 	%p272, %f219, %f218;
	selp.f32 	%f2118, %f2117, %f2115, %p272;
	mov.f32 	%f2119, 0f40490FDB;
	sub.f32 	%f2120, %f2119, %f2118;
	selp.f32 	%f2121, %f2120, %f2118, %p271;
	mov.b32 	%r692, %f2121;
	or.b32  	%r693, %r63, %r692;
	mov.b32 	%f2122, %r693;
	add.f32 	%f2123, %f218, %f219;
	setp.le.f32 	%p273, %f2123, 0f7F800000;
	selp.f32 	%f5710, %f2122, %f2123, %p273;

$L__BB0_159:
	abs.f32 	%f224, %f214;
	setp.eq.f32 	%p275, %f224, 0f00000000;
	abs.f32 	%f225, %f215;
	setp.eq.f32 	%p276, %f225, 0f00000000;
	and.pred  	%p277, %p275, %p276;
	mov.b32 	%r64, %f214;
	mov.b32 	%r699, %f215;
	and.b32  	%r65, %r699, -2147483648;
	@%p277 bra 	$L__BB0_163;
	bra.uni 	$L__BB0_160;

$L__BB0_163:
	shr.s32 	%r704, %r64, 31;
	and.b32  	%r705, %r704, 1078530011;
	or.b32  	%r706, %r705, %r65;
	mov.b32 	%f5711, %r706;
	bra.uni 	$L__BB0_164;

$L__BB0_160:
	setp.eq.f32 	%p278, %f224, 0f7F800000;
	setp.eq.f32 	%p279, %f225, 0f7F800000;
	and.pred  	%p280, %p278, %p279;
	@%p280 bra 	$L__BB0_162;
	bra.uni 	$L__BB0_161;

$L__BB0_162:
	setp.lt.s32 	%p284, %r64, 0;
	selp.b32 	%r702, 1075235812, 1061752795, %p284;
	or.b32  	%r703, %r702, %r65;
	mov.b32 	%f5711, %r703;
	bra.uni 	$L__BB0_164;

$L__BB0_129:
	setp.lt.s32 	%p230, %r20, 0;
	min.f32 	%f1911, %f186, %f185;
	max.f32 	%f1912, %f186, %f185;
	div.rn.f32 	%f1913, %f1911, %f1912;
	mul.rn.f32 	%f1914, %f1913, %f1913;
	mov.f32 	%f1915, 0fC0B59883;
	mov.f32 	%f1916, 0fBF52C7EA;
	fma.rn.f32 	%f1917, %f1914, %f1916, %f1915;
	mov.f32 	%f1918, 0fC0D21907;
	fma.rn.f32 	%f1919, %f1917, %f1914, %f1918;
	mul.f32 	%f1920, %f1914, %f1919;
	mul.f32 	%f1921, %f1913, %f1920;
	add.f32 	%f1922, %f1914, 0f41355DC0;
	mov.f32 	%f1923, 0f41E6BD60;
	fma.rn.f32 	%f1924, %f1922, %f1914, %f1923;
	mov.f32 	%f1925, 0f419D92C8;
	fma.rn.f32 	%f1926, %f1924, %f1914, %f1925;
	rcp.rn.f32 	%f1927, %f1926;
	fma.rn.f32 	%f1928, %f1921, %f1927, %f1913;
	mov.f32 	%f1929, 0f3FC90FDB;
	sub.f32 	%f1930, %f1929, %f1928;
	setp.gt.f32 	%p231, %f186, %f185;
	selp.f32 	%f1931, %f1930, %f1928, %p231;
	mov.f32 	%f1932, 0f40490FDB;
	sub.f32 	%f1933, %f1932, %f1931;
	selp.f32 	%f1934, %f1933, %f1931, %p230;
	mov.b32 	%r575, %f1934;
	or.b32  	%r576, %r21, %r575;
	mov.b32 	%f1935, %r576;
	add.f32 	%f1936, %f185, %f186;
	setp.le.f32 	%p232, %f1936, 0f7F800000;
	selp.f32 	%f5706, %f1935, %f1936, %p232;

$L__BB0_132:
	abs.f32 	%f191, %f181;
	setp.eq.f32 	%p234, %f191, 0f00000000;
	abs.f32 	%f192, %f182;
	setp.eq.f32 	%p235, %f192, 0f00000000;
	and.pred  	%p236, %p234, %p235;
	mov.b32 	%r22, %f181;
	mov.b32 	%r582, %f182;
	and.b32  	%r23, %r582, -2147483648;
	@%p236 bra 	$L__BB0_136;
	bra.uni 	$L__BB0_133;

$L__BB0_136:
	shr.s32 	%r587, %r22, 31;
	and.b32  	%r588, %r587, 1078530011;
	or.b32  	%r589, %r588, %r23;
	mov.b32 	%f5707, %r589;
	bra.uni 	$L__BB0_137;

$L__BB0_133:
	setp.eq.f32 	%p237, %f191, 0f7F800000;
	setp.eq.f32 	%p238, %f192, 0f7F800000;
	and.pred  	%p239, %p237, %p238;
	@%p239 bra 	$L__BB0_135;
	bra.uni 	$L__BB0_134;

$L__BB0_135:
	setp.lt.s32 	%p243, %r22, 0;
	selp.b32 	%r585, 1075235812, 1061752795, %p243;
	or.b32  	%r586, %r585, %r23;
	mov.b32 	%f5707, %r586;
	bra.uni 	$L__BB0_137;

$L__BB0_161:
	setp.lt.s32 	%p281, %r64, 0;
	min.f32 	%f2124, %f225, %f224;
	max.f32 	%f2125, %f225, %f224;
	div.rn.f32 	%f2126, %f2124, %f2125;
	mul.rn.f32 	%f2127, %f2126, %f2126;
	mov.f32 	%f2128, 0fC0B59883;
	mov.f32 	%f2129, 0fBF52C7EA;
	fma.rn.f32 	%f2130, %f2127, %f2129, %f2128;
	mov.f32 	%f2131, 0fC0D21907;
	fma.rn.f32 	%f2132, %f2130, %f2127, %f2131;
	mul.f32 	%f2133, %f2127, %f2132;
	mul.f32 	%f2134, %f2126, %f2133;
	add.f32 	%f2135, %f2127, 0f41355DC0;
	mov.f32 	%f2136, 0f41E6BD60;
	fma.rn.f32 	%f2137, %f2135, %f2127, %f2136;
	mov.f32 	%f2138, 0f419D92C8;
	fma.rn.f32 	%f2139, %f2137, %f2127, %f2138;
	rcp.rn.f32 	%f2140, %f2139;
	fma.rn.f32 	%f2141, %f2134, %f2140, %f2126;
	mov.f32 	%f2142, 0f3FC90FDB;
	sub.f32 	%f2143, %f2142, %f2141;
	setp.gt.f32 	%p282, %f225, %f224;
	selp.f32 	%f2144, %f2143, %f2141, %p282;
	mov.f32 	%f2145, 0f40490FDB;
	sub.f32 	%f2146, %f2145, %f2144;
	selp.f32 	%f2147, %f2146, %f2144, %p281;
	mov.b32 	%r700, %f2147;
	or.b32  	%r701, %r65, %r700;
	mov.b32 	%f2148, %r701;
	add.f32 	%f2149, %f224, %f225;
	setp.le.f32 	%p283, %f2149, 0f7F800000;
	selp.f32 	%f5711, %f2148, %f2149, %p283;

$L__BB0_164:
	sub.f32 	%f2150, %f5711, %f5710;
	mul.f32 	%f230, %f2150, 0f3F000000;
	add.f32 	%f2151, %f5710, %f5711;
	mul.f32 	%f231, %f2151, 0f3F000000;
	mul.f32 	%f2152, %f230, 0f3F22F983;
	cvt.rni.s32.f32 	%r1835, %f2152;
	cvt.rn.f32.s32 	%f2153, %r1835;
	mov.f32 	%f2154, 0fBFC90FDA;
	fma.rn.f32 	%f2155, %f2153, %f2154, %f230;
	mov.f32 	%f2156, 0fB3A22168;
	fma.rn.f32 	%f2157, %f2153, %f2156, %f2155;
	mov.f32 	%f2158, 0fA7C234C5;
	fma.rn.f32 	%f5712, %f2153, %f2158, %f2157;
	abs.f32 	%f233, %f230;
	setp.leu.f32 	%p285, %f233, 0f47CE4780;
	@%p285 bra 	$L__BB0_172;

	setp.eq.f32 	%p286, %f233, 0f7F800000;
	@%p286 bra 	$L__BB0_171;
	bra.uni 	$L__BB0_166;

$L__BB0_171:
	mov.f32 	%f2161, 0f00000000;
	mul.rn.f32 	%f5712, %f230, %f2161;
	bra.uni 	$L__BB0_172;

$L__BB0_134:
	setp.lt.s32 	%p240, %r22, 0;
	min.f32 	%f1937, %f192, %f191;
	max.f32 	%f1938, %f192, %f191;
	div.rn.f32 	%f1939, %f1937, %f1938;
	mul.rn.f32 	%f1940, %f1939, %f1939;
	mov.f32 	%f1941, 0fC0B59883;
	mov.f32 	%f1942, 0fBF52C7EA;
	fma.rn.f32 	%f1943, %f1940, %f1942, %f1941;
	mov.f32 	%f1944, 0fC0D21907;
	fma.rn.f32 	%f1945, %f1943, %f1940, %f1944;
	mul.f32 	%f1946, %f1940, %f1945;
	mul.f32 	%f1947, %f1939, %f1946;
	add.f32 	%f1948, %f1940, 0f41355DC0;
	mov.f32 	%f1949, 0f41E6BD60;
	fma.rn.f32 	%f1950, %f1948, %f1940, %f1949;
	mov.f32 	%f1951, 0f419D92C8;
	fma.rn.f32 	%f1952, %f1950, %f1940, %f1951;
	rcp.rn.f32 	%f1953, %f1952;
	fma.rn.f32 	%f1954, %f1947, %f1953, %f1939;
	mov.f32 	%f1955, 0f3FC90FDB;
	sub.f32 	%f1956, %f1955, %f1954;
	setp.gt.f32 	%p241, %f192, %f191;
	selp.f32 	%f1957, %f1956, %f1954, %p241;
	mov.f32 	%f1958, 0f40490FDB;
	sub.f32 	%f1959, %f1958, %f1957;
	selp.f32 	%f1960, %f1959, %f1957, %p240;
	mov.b32 	%r583, %f1960;
	or.b32  	%r584, %r23, %r583;
	mov.b32 	%f1961, %r584;
	add.f32 	%f1962, %f191, %f192;
	setp.le.f32 	%p242, %f1962, 0f7F800000;
	selp.f32 	%f5707, %f1961, %f1962, %p242;

$L__BB0_137:
	sub.f32 	%f1963, %f5707, %f5706;
	mul.f32 	%f197, %f1963, 0f3F000000;
	add.f32 	%f1964, %f5706, %f5707;
	mul.f32 	%f198, %f1964, 0f3F000000;
	mul.f32 	%f1965, %f197, 0f3F22F983;
	cvt.rni.s32.f32 	%r1825, %f1965;
	cvt.rn.f32.s32 	%f1966, %r1825;
	mov.f32 	%f1967, 0fBFC90FDA;
	fma.rn.f32 	%f1968, %f1966, %f1967, %f197;
	mov.f32 	%f1969, 0fB3A22168;
	fma.rn.f32 	%f1970, %f1966, %f1969, %f1968;
	mov.f32 	%f1971, 0fA7C234C5;
	fma.rn.f32 	%f5708, %f1966, %f1971, %f1970;
	abs.f32 	%f200, %f197;
	setp.leu.f32 	%p244, %f200, 0f47CE4780;
	@%p244 bra 	$L__BB0_145;

	setp.eq.f32 	%p245, %f200, 0f7F800000;
	@%p245 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_139;

$L__BB0_144:
	mov.f32 	%f1974, 0f00000000;
	mul.rn.f32 	%f5708, %f197, %f1974;
	bra.uni 	$L__BB0_145;

$L__BB0_294:
	setp.eq.f32 	%p458, %f410, 0f7F800000;
	setp.eq.f32 	%p459, %f411, 0f7F800000;
	and.pred  	%p460, %p458, %p459;
	@%p460 bra 	$L__BB0_296;
	bra.uni 	$L__BB0_295;

$L__BB0_296:
	setp.lt.s32 	%p464, %r147, 0;
	selp.b32 	%r1050, 1075235812, 1061752795, %p464;
	or.b32  	%r1051, %r1050, %r148;
	mov.b32 	%f5742, %r1051;
	bra.uni 	$L__BB0_298;

$L__BB0_365:
	setp.neu.f32 	%p545, %f504, 0f7F800000;
	@%p545 bra 	$L__BB0_368;

	selp.f32 	%f5763, 0f80000000, 0f00000000, %p11;

$L__BB0_368:
	setp.eq.f32 	%p546, %f496, 0f3F800000;
	selp.f32 	%f3505, 0f3F800000, %f5763, %p546;
	fma.rn.f32 	%f3506, %f502, %f3505, 0fC0000000;
	mul.f32 	%f515, %f501, %f3506;
	setp.lt.f32 	%p547, %f496, 0f3F800000;
	@%p547 bra 	$L__BB0_372;
	bra.uni 	$L__BB0_369;

$L__BB0_372:
	mul.f32 	%f3544, %f5767, 0f3F7FBE77;
	mul.f32 	%f5766, %f3544, %f5767;
	mov.f32 	%f5765, 0f3A83126F;
	mov.f32 	%f5767, %f515;
	bra.uni 	$L__BB0_373;

$L__BB0_369:
	ld.global.f32 	%f516, [%rd87+12];
	mul.f32 	%f3507, %f496, 0f4B000000;
	setp.lt.f32 	%p548, %f496, 0f00800000;
	selp.f32 	%f517, %f3507, %f496, %p548;
	selp.f32 	%f3508, 0fC1B80000, 0f00000000, %p548;
	mov.b32 	%r1248, %f517;
	add.s32 	%r1249, %r1248, -1059760811;
	and.b32  	%r1250, %r1249, -8388608;
	sub.s32 	%r1251, %r1248, %r1250;
	mov.b32 	%f3509, %r1251;
	cvt.rn.f32.s32 	%f3510, %r1250;
	mov.f32 	%f3511, 0f34000000;
	fma.rn.f32 	%f3512, %f3510, %f3511, %f3508;
	add.f32 	%f3513, %f3509, 0fBF800000;
	mov.f32 	%f3514, 0f3E1039F6;
	mov.f32 	%f3515, 0fBE055027;
	fma.rn.f32 	%f3516, %f3515, %f3513, %f3514;
	mov.f32 	%f3517, 0fBDF8CDCC;
	fma.rn.f32 	%f3518, %f3516, %f3513, %f3517;
	mov.f32 	%f3519, 0f3E0F2955;
	fma.rn.f32 	%f3520, %f3518, %f3513, %f3519;
	mov.f32 	%f3521, 0fBE2AD8B9;
	fma.rn.f32 	%f3522, %f3520, %f3513, %f3521;
	mov.f32 	%f3523, 0f3E4CED0B;
	fma.rn.f32 	%f3524, %f3522, %f3513, %f3523;
	mov.f32 	%f3525, 0fBE7FFF22;
	fma.rn.f32 	%f3526, %f3524, %f3513, %f3525;
	mov.f32 	%f3527, 0f3EAAAA78;
	fma.rn.f32 	%f3528, %f3526, %f3513, %f3527;
	fma.rn.f32 	%f3530, %f3528, %f3513, %f3422;
	mul.f32 	%f3531, %f3513, %f3530;
	fma.rn.f32 	%f3532, %f3531, %f3513, %f3513;
	mov.f32 	%f3533, 0f3F317218;
	fma.rn.f32 	%f5764, %f3512, %f3533, %f3532;
	setp.lt.u32 	%p549, %r1248, 2139095040;
	@%p549 bra 	$L__BB0_371;

	mov.f32 	%f3534, 0f7F800000;
	fma.rn.f32 	%f5764, %f517, %f3534, %f3534;

$L__BB0_371:
	setp.eq.f32 	%p550, %f517, 0f00000000;
	selp.f32 	%f3535, 0fFF800000, %f5764, %p550;
	mul.f32 	%f3536, %f500, 0f3F2AAAAB;
	mul.f32 	%f3537, %f499, %f516;
	fma.rn.f32 	%f3538, %f499, %f3536, %f3537;
	mul.f32 	%f3539, %f3538, 0f3F000000;
	fma.rn.f32 	%f3540, %f496, %f496, 0fBF800000;
	mul.f32 	%f3541, %f3540, 0f3F000000;
	sub.f32 	%f3542, %f3541, %f3535;
	mul.f32 	%f5765, %f3539, %f3542;
	mov.f32 	%f5766, %f515;

$L__BB0_373:
	add.f32 	%f3545, %f5765, %f5766;
	mul.f32 	%f5771, %f3545, %f5767;
	bra.uni 	$L__BB0_394;

$L__BB0_376:
	setp.lt.s32 	%p557, %r209, 0;
	min.f32 	%f3563, %f535, %f534;
	max.f32 	%f3564, %f535, %f534;
	div.rn.f32 	%f3565, %f3563, %f3564;
	mul.rn.f32 	%f3566, %f3565, %f3565;
	mov.f32 	%f3567, 0fC0B59883;
	mov.f32 	%f3568, 0fBF52C7EA;
	fma.rn.f32 	%f3569, %f3566, %f3568, %f3567;
	mov.f32 	%f3570, 0fC0D21907;
	fma.rn.f32 	%f3571, %f3569, %f3566, %f3570;
	mul.f32 	%f3572, %f3566, %f3571;
	mul.f32 	%f3573, %f3565, %f3572;
	add.f32 	%f3574, %f3566, 0f41355DC0;
	mov.f32 	%f3575, 0f41E6BD60;
	fma.rn.f32 	%f3576, %f3574, %f3566, %f3575;
	mov.f32 	%f3577, 0f419D92C8;
	fma.rn.f32 	%f3578, %f3576, %f3566, %f3577;
	rcp.rn.f32 	%f3579, %f3578;
	fma.rn.f32 	%f3580, %f3573, %f3579, %f3565;
	mov.f32 	%f3581, 0f3FC90FDB;
	sub.f32 	%f3582, %f3581, %f3580;
	setp.gt.f32 	%p558, %f535, %f534;
	selp.f32 	%f3583, %f3582, %f3580, %p558;
	mov.f32 	%f3584, 0f40490FDB;
	sub.f32 	%f3585, %f3584, %f3583;
	selp.f32 	%f3586, %f3585, %f3583, %p557;
	mov.b32 	%r1253, %f3586;
	or.b32  	%r1254, %r210, %r1253;
	mov.b32 	%f3587, %r1254;
	add.f32 	%f3588, %f534, %f535;
	setp.le.f32 	%p559, %f3588, 0f7F800000;
	selp.f32 	%f5768, %f3587, %f3588, %p559;

$L__BB0_379:
	abs.f32 	%f540, %f530;
	setp.eq.f32 	%p561, %f540, 0f00000000;
	abs.f32 	%f541, %f531;
	setp.eq.f32 	%p562, %f541, 0f00000000;
	and.pred  	%p563, %p561, %p562;
	mov.b32 	%r211, %f530;
	mov.b32 	%r1260, %f531;
	and.b32  	%r212, %r1260, -2147483648;
	@%p563 bra 	$L__BB0_383;
	bra.uni 	$L__BB0_380;

$L__BB0_383:
	shr.s32 	%r1265, %r211, 31;
	and.b32  	%r1266, %r1265, 1078530011;
	or.b32  	%r1267, %r1266, %r212;
	mov.b32 	%f5769, %r1267;
	bra.uni 	$L__BB0_384;

$L__BB0_380:
	setp.eq.f32 	%p564, %f540, 0f7F800000;
	setp.eq.f32 	%p565, %f541, 0f7F800000;
	and.pred  	%p566, %p564, %p565;
	@%p566 bra 	$L__BB0_382;
	bra.uni 	$L__BB0_381;

$L__BB0_382:
	setp.lt.s32 	%p570, %r211, 0;
	selp.b32 	%r1263, 1075235812, 1061752795, %p570;
	or.b32  	%r1264, %r1263, %r212;
	mov.b32 	%f5769, %r1264;
	bra.uni 	$L__BB0_384;

$L__BB0_381:
	setp.lt.s32 	%p567, %r211, 0;
	min.f32 	%f3589, %f541, %f540;
	max.f32 	%f3590, %f541, %f540;
	div.rn.f32 	%f3591, %f3589, %f3590;
	mul.rn.f32 	%f3592, %f3591, %f3591;
	mov.f32 	%f3593, 0fC0B59883;
	mov.f32 	%f3594, 0fBF52C7EA;
	fma.rn.f32 	%f3595, %f3592, %f3594, %f3593;
	mov.f32 	%f3596, 0fC0D21907;
	fma.rn.f32 	%f3597, %f3595, %f3592, %f3596;
	mul.f32 	%f3598, %f3592, %f3597;
	mul.f32 	%f3599, %f3591, %f3598;
	add.f32 	%f3600, %f3592, 0f41355DC0;
	mov.f32 	%f3601, 0f41E6BD60;
	fma.rn.f32 	%f3602, %f3600, %f3592, %f3601;
	mov.f32 	%f3603, 0f419D92C8;
	fma.rn.f32 	%f3604, %f3602, %f3592, %f3603;
	rcp.rn.f32 	%f3605, %f3604;
	fma.rn.f32 	%f3606, %f3599, %f3605, %f3591;
	mov.f32 	%f3607, 0f3FC90FDB;
	sub.f32 	%f3608, %f3607, %f3606;
	setp.gt.f32 	%p568, %f541, %f540;
	selp.f32 	%f3609, %f3608, %f3606, %p568;
	mov.f32 	%f3610, 0f40490FDB;
	sub.f32 	%f3611, %f3610, %f3609;
	selp.f32 	%f3612, %f3611, %f3609, %p567;
	mov.b32 	%r1261, %f3612;
	or.b32  	%r1262, %r212, %r1261;
	mov.b32 	%f3613, %r1262;
	add.f32 	%f3614, %f540, %f541;
	setp.le.f32 	%p569, %f3614, 0f7F800000;
	selp.f32 	%f5769, %f3613, %f3614, %p569;

$L__BB0_384:
	sub.f32 	%f3615, %f5769, %f5768;
	mul.f32 	%f546, %f3615, 0f3F000000;
	add.f32 	%f3616, %f5768, %f5769;
	mul.f32 	%f547, %f3616, 0f3F000000;
	abs.f32 	%f3617, %f546;
	setp.leu.f32 	%p571, %f3617, 0f47CE4780;
	setp.eq.f32 	%p572, %f3617, 0f7F800000;
	or.pred  	%p573, %p571, %p572;
	@%p573 bra 	$L__BB0_388;

	mov.b32 	%r1270, %f546;
	shl.b32 	%r1271, %r1270, 8;
	or.b32  	%r213, %r1271, -2147483648;
	mov.u32 	%r1866, 0;
	mov.u64 	%rd1373, __cudart_i2opi_f;
	mov.u64 	%rd1374, %rd1;
	mov.u32 	%r1867, %r1866;

$L__BB0_386:
	.pragma "nounroll";
	mov.u32 	%r215, %r1867;
	ld.global.nc.u32 	%r1274, [%rd1373];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1272, %r1274, %r213, %r215;
	madc.hi.u32     %r1867, %r1274, %r213,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1374], %r1272;
	add.s64 	%rd1374, %rd1374, 4;
	add.s64 	%rd1373, %rd1373, 4;
	add.s32 	%r1866, %r1866, 1;
	setp.ne.s32 	%p574, %r1866, 6;
	@%p574 bra 	$L__BB0_386;

	add.s64 	%rd1274, %rd1, 24;
	mov.u32 	%r1279, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1277, %r1279, %r213, %r215;
	madc.hi.u32     %r1278, %r1279, %r213,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1274], %r1278;

$L__BB0_388:
	abs.f32 	%f3618, %f547;
	setp.leu.f32 	%p575, %f3618, 0f47CE4780;
	setp.eq.f32 	%p576, %f3618, 0f7F800000;
	or.pred  	%p577, %p575, %p576;
	@%p577 bra 	$L__BB0_392;

	mov.b32 	%r1284, %f547;
	shl.b32 	%r1285, %r1284, 8;
	or.b32  	%r218, %r1285, -2147483648;
	mov.u32 	%r1868, 0;
	mov.u64 	%rd1375, __cudart_i2opi_f;
	mov.u64 	%rd1376, %rd1;
	mov.u32 	%r1869, %r1868;

$L__BB0_390:
	.pragma "nounroll";
	mov.u32 	%r220, %r1869;
	ld.global.nc.u32 	%r1288, [%rd1375];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1286, %r1288, %r218, %r220;
	madc.hi.u32     %r1869, %r1288, %r218,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1376], %r1286;
	add.s64 	%rd1376, %rd1376, 4;
	add.s64 	%rd1375, %rd1375, 4;
	add.s32 	%r1868, %r1868, 1;
	setp.ne.s32 	%p578, %r1868, 6;
	@%p578 bra 	$L__BB0_390;

	add.s64 	%rd1275, %rd1, 24;
	mov.u32 	%r1293, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1291, %r1293, %r218, %r220;
	madc.hi.u32     %r1292, %r1293, %r218,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1275], %r1292;

$L__BB0_392:
	sqrt.rn.f32 	%f3619, %f532;
	sqrt.rn.f32 	%f3620, %f533;
	sub.f32 	%f3621, %f3619, %f3620;
	add.f32 	%f3622, %f3619, %f3620;
	add.f32 	%f3623, %f3622, 0fBF800000;
	mov.f32 	%f3624, 0f00000000;
	max.f32 	%f3625, %f3623, %f3624;
	setp.lt.f32 	%p579, %f3621, 0f00000000;
	selp.f32 	%f3626, 0fBF800000, 0f3F800000, %p579;
	fma.rn.f32 	%f3627, %f3621, %f3626, 0fBF800000;
	max.f32 	%f3628, %f3627, %f3624;
	ld.global.f32 	%f3629, [%rd87+20];
	mul.f32 	%f3630, %f527, %f3629;
	mul.f32 	%f3631, %f3628, %f3628;
	fma.rn.f32 	%f3632, %f3625, %f3625, %f3631;
	add.f32 	%f3633, %f3632, 0f00000000;
	mul.f32 	%f5771, %f3630, %f3633;
	setp.lt.f32 	%p580, %f529, 0f3F800000;
	@%p580 bra 	$L__BB0_394;

	add.f32 	%f3634, %f529, 0fBF800000;
	ld.global.f32 	%f3635, [%rd87+16];
	mul.f32 	%f3636, %f527, %f3635;
	mul.f32 	%f3637, %f3636, 0f3F000000;
	mul.f32 	%f3638, %f3634, %f3637;
	fma.rn.f32 	%f5771, %f3634, %f3638, %f5771;

$L__BB0_394:
	mov.b32 	%f3639, %r11;
	max.f32 	%f552, %f3639, %f5771;
	ld.global.u32 	%r223, [%rd87+80];
	setp.eq.s32 	%p581, %r223, 2;
	add.u64 	%rd237, %SPL, 0;
	@%p581 bra 	$L__BB0_476;

	mov.b32 	%f553, %r10;
	and.b16  	%rs29, %rs5, 3;
	setp.eq.s16 	%p582, %rs29, 1;
	@%p582 bra 	$L__BB0_416;

	setp.eq.s16 	%p583, %rs29, 2;
	@%p583 bra 	$L__BB0_399;

	setp.ne.s16 	%p584, %rs29, 3;
	@%p584 bra 	$L__BB0_431;

	mov.u64 	%rd1381, 0;
	mov.u64 	%rd1382, %rd1381;
	bra.uni 	$L__BB0_463;

$L__BB0_399:
	mov.f32 	%f5547, 0f3102E308;
	mov.f32 	%f5546, 0fBF317218;
	mov.f32 	%f5545, 0f3FB8AA3B;
	mov.f32 	%f5544, 0f35BFBE8E;
	mov.f32 	%f5543, 0f3F317200;
	mov.f32 	%f5542, 0f3DAAAABD;
	mov.f32 	%f5541, 0f3C4CAF63;
	mov.f32 	%f5540, 0f3B18F0FE;
	ld.global.f32 	%f554, [%rd87+8];
	div.rn.f32 	%f3643, %f497, %f5770;
	div.rn.f32 	%f555, %f3643, %f497;
	ld.global.u32 	%r224, [%rd87+12];
	cvt.rn.f32.s32 	%f556, %r224;
	abs.f32 	%f558, %f555;
	setp.lt.f32 	%p585, %f558, 0f00800000;
	mul.f32 	%f3648, %f558, 0f4B800000;
	selp.f32 	%f3649, %f3648, %f558, %p585;
	selp.f32 	%f3650, 0fC3170000, 0fC2FE0000, %p585;
	mov.b32 	%r1296, %f3649;
	and.b32  	%r1297, %r1296, 8388607;
	or.b32  	%r1298, %r1297, 1065353216;
	mov.b32 	%f3651, %r1298;
	shr.u32 	%r1299, %r1296, 23;
	cvt.rn.f32.u32 	%f3652, %r1299;
	add.f32 	%f3653, %f3650, %f3652;
	setp.gt.f32 	%p586, %f3651, 0f3FB504F3;
	mul.f32 	%f3654, %f3651, 0f3F000000;
	add.f32 	%f3655, %f3653, 0f3F800000;
	selp.f32 	%f3656, %f3655, %f3653, %p586;
	selp.f32 	%f3657, %f3654, %f3651, %p586;
	add.f32 	%f3658, %f3657, 0fBF800000;
	add.f32 	%f3641, %f3657, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3640,%f3641;
	// end inline asm
	add.f32 	%f3659, %f3658, %f3658;
	mul.f32 	%f3660, %f3640, %f3659;
	mul.f32 	%f3661, %f3660, %f3660;
	fma.rn.f32 	%f3664, %f5540, %f3661, %f5541;
	fma.rn.f32 	%f3666, %f3664, %f3661, %f5542;
	mul.rn.f32 	%f3667, %f3666, %f3661;
	mul.rn.f32 	%f3668, %f3667, %f3660;
	sub.f32 	%f3669, %f3658, %f3660;
	add.f32 	%f3670, %f3669, %f3669;
	neg.f32 	%f3671, %f3660;
	fma.rn.f32 	%f3672, %f3671, %f3658, %f3670;
	mul.rn.f32 	%f3673, %f3640, %f3672;
	add.f32 	%f3674, %f3668, %f3660;
	sub.f32 	%f3675, %f3660, %f3674;
	add.f32 	%f3676, %f3668, %f3675;
	add.f32 	%f3677, %f3673, %f3676;
	add.f32 	%f3678, %f3674, %f3677;
	sub.f32 	%f3679, %f3674, %f3678;
	add.f32 	%f3680, %f3677, %f3679;
	mul.rn.f32 	%f3682, %f3656, %f5543;
	mul.rn.f32 	%f3684, %f3656, %f5544;
	add.f32 	%f3685, %f3682, %f3678;
	sub.f32 	%f3686, %f3682, %f3685;
	add.f32 	%f3687, %f3678, %f3686;
	add.f32 	%f3688, %f3680, %f3687;
	add.f32 	%f3689, %f3684, %f3688;
	add.f32 	%f3690, %f3685, %f3689;
	sub.f32 	%f3691, %f3685, %f3690;
	add.f32 	%f3692, %f3689, %f3691;
	abs.f32 	%f559, %f556;
	setp.gt.f32 	%p587, %f559, 0f77F684DF;
	mul.f32 	%f3693, %f556, 0f39000000;
	selp.f32 	%f3694, %f3693, %f556, %p587;
	mul.rn.f32 	%f3695, %f3694, %f3690;
	neg.f32 	%f3696, %f3695;
	fma.rn.f32 	%f3697, %f3694, %f3690, %f3696;
	fma.rn.f32 	%f3698, %f3694, %f3692, %f3697;
	mov.f32 	%f3699, 0f00000000;
	fma.rn.f32 	%f3700, %f3699, %f3690, %f3698;
	add.rn.f32 	%f3701, %f3695, %f3700;
	neg.f32 	%f3702, %f3701;
	add.rn.f32 	%f3703, %f3695, %f3702;
	add.rn.f32 	%f3704, %f3703, %f3700;
	mov.b32 	%r1300, %f3701;
	setp.eq.s32 	%p588, %r1300, 1118925336;
	add.s32 	%r1301, %r1300, -1;
	mov.b32 	%f3705, %r1301;
	add.f32 	%f3706, %f3704, 0f37000000;
	selp.f32 	%f560, %f3706, %f3704, %p588;
	selp.f32 	%f3707, %f3705, %f3701, %p588;
	mul.rn.f32 	%f3709, %f3707, %f5545;
	cvt.rzi.f32.f32 	%f3710, %f3709;
	abs.f32 	%f3711, %f3710;
	setp.gt.f32 	%p589, %f3711, 0f42FC0000;
	mov.b32 	%r1302, %f3710;
	and.b32  	%r1303, %r1302, -2147483648;
	or.b32  	%r1304, %r1303, 1123811328;
	mov.b32 	%f3712, %r1304;
	selp.f32 	%f3713, %f3712, %f3710, %p589;
	fma.rn.f32 	%f3715, %f3713, %f5546, %f3707;
	fma.rn.f32 	%f3717, %f3713, %f5547, %f3715;
	mul.f32 	%f3718, %f3717, 0f3FB8AA3B;
	add.f32 	%f3719, %f3713, 0f4B40007F;
	mov.b32 	%r1305, %f3719;
	shl.b32 	%r1306, %r1305, 23;
	mov.b32 	%f3720, %r1306;
	ex2.approx.ftz.f32 	%f3721, %f3718;
	mul.f32 	%f561, %f3721, %f3720;
	setp.eq.f32 	%p590, %f561, 0f7F800000;
	mov.f32 	%f5772, 0f7F800000;
	@%p590 bra 	$L__BB0_401;

	fma.rn.f32 	%f5772, %f561, %f560, %f561;

$L__BB0_401:
	cvt.rn.f32.s32 	%f5439, %r224;
	mul.f32 	%f5438, %f5439, 0f3F000000;
	cvt.rzi.f32.f32 	%f5437, %f5438;
	add.f32 	%f5436, %f5437, %f5437;
	sub.f32 	%f5435, %f5439, %f5436;
	abs.f32 	%f5434, %f5435;
	setp.lt.f32 	%p591, %f555, 0f00000000;
	setp.eq.f32 	%p592, %f5434, 0f3F800000;
	and.pred  	%p12, %p591, %p592;
	setp.eq.f32 	%p593, %f555, 0f00000000;
	@%p593 bra 	$L__BB0_405;
	bra.uni 	$L__BB0_402;

$L__BB0_405:
	add.f32 	%f3725, %f555, %f555;
	mov.b32 	%r1309, %f3725;
	selp.b32 	%r1310, %r1309, 0, %p592;
	or.b32  	%r1311, %r1310, 2139095040;
	setp.lt.s32 	%p597, %r224, 0;
	selp.b32 	%r1312, %r1311, %r1310, %p597;
	mov.b32 	%f5774, %r1312;
	bra.uni 	$L__BB0_406;

$L__BB0_416:
	mov.f32 	%f5555, 0f3102E308;
	mov.f32 	%f5554, 0fBF317218;
	mov.f32 	%f5553, 0f3FB8AA3B;
	mov.f32 	%f5552, 0f35BFBE8E;
	mov.f32 	%f5551, 0f3F317200;
	mov.f32 	%f5550, 0f3DAAAABD;
	mov.f32 	%f5549, 0f3C4CAF63;
	mov.f32 	%f5548, 0f3B18F0FE;
	ld.global.u64 	%rd875, [%rd87+24];
	mul.wide.u32 	%rd876, %r8, 16;
	add.s64 	%rd877, %rd875, %rd876;
	ld.f32 	%f3769, [%rd877+8];
	mul.f32 	%f3771, %f5770, %f5859;
	sub.f32 	%f589, %f3771, %f495;
	ld.global.f32 	%f3772, [%rd87+16];
	mul.f32 	%f3773, %f3772, 0f3F2AAAAB;
	ld.global.f32 	%f3774, [%rd87+12];
	mul.f32 	%f3775, %f3769, %f3774;
	fma.rn.f32 	%f590, %f3769, %f3773, %f3775;
	mul.f32 	%f594, %f3769, %f3772;
	mov.f32 	%f3782, 0fBF800000;
	abs.f32 	%f596, %f589;
	setp.lt.f32 	%p612, %f596, 0f00800000;
	mul.f32 	%f3784, %f596, 0f4B800000;
	selp.f32 	%f3785, %f3784, %f596, %p612;
	selp.f32 	%f3786, 0fC3170000, 0fC2FE0000, %p612;
	mov.b32 	%r1325, %f3785;
	and.b32  	%r1326, %r1325, 8388607;
	or.b32  	%r1327, %r1326, 1065353216;
	mov.b32 	%f3787, %r1327;
	shr.u32 	%r1328, %r1325, 23;
	cvt.rn.f32.u32 	%f3788, %r1328;
	add.f32 	%f3789, %f3786, %f3788;
	setp.gt.f32 	%p613, %f3787, 0f3FB504F3;
	mul.f32 	%f3790, %f3787, 0f3F000000;
	add.f32 	%f3791, %f3789, 0f3F800000;
	selp.f32 	%f3792, %f3791, %f3789, %p613;
	selp.f32 	%f3793, %f3790, %f3787, %p613;
	add.f32 	%f3794, %f3793, 0fBF800000;
	add.f32 	%f3767, %f3793, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f3766,%f3767;
	// end inline asm
	add.f32 	%f3795, %f3794, %f3794;
	mul.f32 	%f3796, %f3766, %f3795;
	mul.f32 	%f3797, %f3796, %f3796;
	fma.rn.f32 	%f3800, %f5548, %f3797, %f5549;
	fma.rn.f32 	%f3802, %f3800, %f3797, %f5550;
	mul.rn.f32 	%f3803, %f3802, %f3797;
	mul.rn.f32 	%f3804, %f3803, %f3796;
	sub.f32 	%f3805, %f3794, %f3796;
	add.f32 	%f3806, %f3805, %f3805;
	neg.f32 	%f3807, %f3796;
	fma.rn.f32 	%f3808, %f3807, %f3794, %f3806;
	mul.rn.f32 	%f3809, %f3766, %f3808;
	add.f32 	%f3810, %f3804, %f3796;
	sub.f32 	%f3811, %f3796, %f3810;
	add.f32 	%f3812, %f3804, %f3811;
	add.f32 	%f3813, %f3809, %f3812;
	add.f32 	%f3814, %f3810, %f3813;
	sub.f32 	%f3815, %f3810, %f3814;
	add.f32 	%f3816, %f3813, %f3815;
	mul.rn.f32 	%f3818, %f3792, %f5551;
	mul.rn.f32 	%f3820, %f3792, %f5552;
	add.f32 	%f3821, %f3818, %f3814;
	sub.f32 	%f3822, %f3818, %f3821;
	add.f32 	%f3823, %f3814, %f3822;
	add.f32 	%f3824, %f3816, %f3823;
	add.f32 	%f3825, %f3820, %f3824;
	add.f32 	%f3826, %f3821, %f3825;
	sub.f32 	%f3827, %f3821, %f3826;
	add.f32 	%f3828, %f3825, %f3827;
	mul.rn.f32 	%f3829, %f3782, %f3826;
	neg.f32 	%f3830, %f3829;
	fma.rn.f32 	%f3831, %f3782, %f3826, %f3830;
	fma.rn.f32 	%f3832, %f3782, %f3828, %f3831;
	mov.f32 	%f3833, 0f00000000;
	fma.rn.f32 	%f3834, %f3833, %f3826, %f3832;
	add.rn.f32 	%f3835, %f3829, %f3834;
	neg.f32 	%f3836, %f3835;
	add.rn.f32 	%f3837, %f3829, %f3836;
	add.rn.f32 	%f3838, %f3837, %f3834;
	mov.b32 	%r1329, %f3835;
	setp.eq.s32 	%p614, %r1329, 1118925336;
	add.s32 	%r1330, %r1329, -1;
	mov.b32 	%f3839, %r1330;
	add.f32 	%f3840, %f3838, 0f37000000;
	selp.f32 	%f597, %f3840, %f3838, %p614;
	selp.f32 	%f3841, %f3839, %f3835, %p614;
	mul.rn.f32 	%f3843, %f3841, %f5553;
	cvt.rzi.f32.f32 	%f3844, %f3843;
	abs.f32 	%f3845, %f3844;
	setp.gt.f32 	%p615, %f3845, 0f42FC0000;
	mov.b32 	%r1331, %f3844;
	and.b32  	%r1332, %r1331, -2147483648;
	or.b32  	%r1333, %r1332, 1123811328;
	mov.b32 	%f3846, %r1333;
	selp.f32 	%f3847, %f3846, %f3844, %p615;
	fma.rn.f32 	%f3849, %f3847, %f5554, %f3841;
	fma.rn.f32 	%f3851, %f3847, %f5555, %f3849;
	mul.f32 	%f3852, %f3851, 0f3FB8AA3B;
	add.f32 	%f3853, %f3847, 0f4B40007F;
	mov.b32 	%r1334, %f3853;
	shl.b32 	%r1335, %r1334, 23;
	mov.b32 	%f3854, %r1335;
	ex2.approx.ftz.f32 	%f3855, %f3852;
	mul.f32 	%f598, %f3855, %f3854;
	setp.eq.f32 	%p616, %f598, 0f7F800000;
	mov.f32 	%f5779, 0f7F800000;
	@%p616 bra 	$L__BB0_418;

	fma.rn.f32 	%f5779, %f598, %f597, %f598;

$L__BB0_418:
	mov.f32 	%f5524, 0fBF000000;
	cvt.rzi.f32.f32 	%f5523, %f5524;
	add.f32 	%f5522, %f5523, %f5523;
	mov.f32 	%f5521, 0fBF800000;
	sub.f32 	%f5520, %f5521, %f5522;
	abs.f32 	%f5519, %f5520;
	setp.lt.f32 	%p617, %f589, 0f00000000;
	setp.eq.f32 	%p618, %f5519, 0f3F800000;
	and.pred  	%p13, %p617, %p618;
	setp.eq.f32 	%p619, %f589, 0f00000000;
	@%p619 bra 	$L__BB0_422;
	bra.uni 	$L__BB0_419;

$L__BB0_422:
	add.f32 	%f3860, %f589, %f589;
	mov.b32 	%r1338, %f3860;
	or.b32  	%r1339, %r1338, 2139095040;
	mov.b32 	%f3861, %r1339;
	selp.f32 	%f5781, %f3861, 0f7F800000, %p618;
	bra.uni 	$L__BB0_423;

$L__BB0_431:
	add.u64 	%rd1294, %SPL, 80;
	ld.global.u64 	%rd883, [%rd87+24];
	mul.wide.u32 	%rd884, %r8, 16;
	add.s64 	%rd885, %rd883, %rd884;
	ld.f32 	%f634, [%rd885+8];
	mul.f32 	%f3890, %f5770, %f5859;
	sub.f32 	%f635, %f3890, %f495;
	ld.local.v4.f32 	{%f5770, %f3892, %f3893, %f3894}, [%rd1294];
	add.f32 	%f3896, %f3894, %f5770;
	mul.f32 	%f637, %f3896, 0f3F000000;
	sub.f32 	%f3897, %f5770, %f3894;
	mul.f32 	%f3898, %f3897, 0f3F000000;
	add.f32 	%f3901, %f3892, %f3893;
	mul.f32 	%f3902, %f3901, 0f3F000000;
	sub.f32 	%f3903, %f3892, %f3893;
	mul.f32 	%f638, %f3903, 0f3F000000;
	mul.f32 	%f3904, %f638, %f638;
	fma.rn.f32 	%f3905, %f637, %f637, %f3904;
	sqrt.rn.f32 	%f3906, %f3905;
	mul.f32 	%f3907, %f3902, %f3902;
	fma.rn.f32 	%f3908, %f3898, %f3898, %f3907;
	sqrt.rn.f32 	%f3909, %f3908;
	add.f32 	%f639, %f3906, %f3909;
	sub.f32 	%f640, %f3906, %f3909;
	abs.f32 	%f641, %f3898;
	abs.f32 	%f642, %f3902;
	setp.eq.f32 	%p628, %f641, 0f00000000;
	setp.eq.f32 	%p629, %f642, 0f00000000;
	and.pred  	%p630, %p628, %p629;
	mov.b32 	%r225, %f3898;
	mov.b32 	%r1346, %f3902;
	and.b32  	%r226, %r1346, -2147483648;
	@%p630 bra 	$L__BB0_435;
	bra.uni 	$L__BB0_432;

$L__BB0_435:
	shr.s32 	%r1351, %r225, 31;
	and.b32  	%r1352, %r1351, 1078530011;
	or.b32  	%r1353, %r1352, %r226;
	mov.b32 	%f5790, %r1353;
	bra.uni 	$L__BB0_436;

$L__BB0_432:
	setp.eq.f32 	%p631, %f641, 0f7F800000;
	setp.eq.f32 	%p632, %f642, 0f7F800000;
	and.pred  	%p633, %p631, %p632;
	@%p633 bra 	$L__BB0_434;
	bra.uni 	$L__BB0_433;

$L__BB0_434:
	setp.lt.s32 	%p637, %r225, 0;
	selp.b32 	%r1349, 1075235812, 1061752795, %p637;
	or.b32  	%r1350, %r1349, %r226;
	mov.b32 	%f5790, %r1350;
	bra.uni 	$L__BB0_436;

$L__BB0_210:
	mov.b32 	%r109, %f288;
	bfe.u32 	%r845, %r109, 23, 8;
	add.s32 	%r110, %r845, -128;
	shl.b32 	%r846, %r109, 8;
	or.b32  	%r111, %r846, -2147483648;
	shr.u32 	%r112, %r110, 5;
	mov.u32 	%r1841, 0;
	mov.u64 	%rd1345, __cudart_i2opi_f;
	mov.u64 	%rd1346, %rd1;
	mov.u32 	%r1842, %r1841;

$L__BB0_211:
	.pragma "nounroll";
	mov.u32 	%r114, %r1842;
	ld.global.nc.u32 	%r849, [%rd1345];
	// begin inline asm
	{
	mad.lo.cc.u32   %r847, %r849, %r111, %r114;
	madc.hi.u32     %r1842, %r849, %r111,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1346], %r847;
	add.s64 	%rd1346, %rd1346, 4;
	add.s64 	%rd1345, %rd1345, 4;
	add.s32 	%r1841, %r1841, 1;
	setp.ne.s32 	%p350, %r1841, 6;
	@%p350 bra 	$L__BB0_211;

	mov.u32 	%r854, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r852, %r854, %r111, %r114;
	madc.hi.u32     %r853, %r854, %r111,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r853;
	mov.u32 	%r857, 4;
	sub.s32 	%r117, %r857, %r112;
	mov.u32 	%r858, 6;
	sub.s32 	%r859, %r858, %r112;
	mul.wide.s32 	%rd755, %r859, 4;
	add.s64 	%rd756, %rd1, %rd755;
	ld.local.u32 	%r1843, [%rd756];
	ld.local.u32 	%r1844, [%rd756+-4];
	and.b32  	%r120, %r110, 31;
	setp.eq.s32 	%p351, %r120, 0;
	@%p351 bra 	$L__BB0_214;

	mov.u32 	%r860, 32;
	sub.s32 	%r861, %r860, %r120;
	shr.u32 	%r862, %r1844, %r861;
	shl.b32 	%r863, %r1843, %r120;
	add.s32 	%r1843, %r862, %r863;
	mul.wide.s32 	%rd757, %r117, 4;
	add.s64 	%rd758, %rd1, %rd757;
	ld.local.u32 	%r864, [%rd758];
	shr.u32 	%r865, %r864, %r861;
	shl.b32 	%r866, %r1844, %r120;
	add.s32 	%r1844, %r865, %r866;

$L__BB0_214:
	and.b32  	%r867, %r109, -2147483648;
	shr.u32 	%r868, %r1844, 30;
	shl.b32 	%r869, %r1843, 2;
	or.b32  	%r870, %r868, %r869;
	shr.u32 	%r871, %r870, 31;
	shr.u32 	%r872, %r1843, 30;
	add.s32 	%r873, %r871, %r872;
	neg.s32 	%r874, %r873;
	setp.eq.s32 	%p352, %r867, 0;
	selp.b32 	%r1845, %r873, %r874, %p352;
	setp.ne.s32 	%p353, %r871, 0;
	xor.b32  	%r875, %r867, -2147483648;
	selp.b32 	%r876, %r875, %r867, %p353;
	selp.b32 	%r877, -1, 0, %p353;
	xor.b32  	%r878, %r870, %r877;
	shl.b32 	%r879, %r1844, 2;
	xor.b32  	%r880, %r879, %r877;
	cvt.u64.u32 	%rd759, %r878;
	cvt.u64.u32 	%rd760, %r880;
	bfi.b64 	%rd761, %rd759, %rd760, 32, 32;
	cvt.rn.f64.s64 	%fd9, %rd761;
	mul.f64 	%fd10, %fd9, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2416, %fd10;
	setp.eq.s32 	%p354, %r876, 0;
	neg.f32 	%f2417, %f2416;
	selp.f32 	%f5720, %f2416, %f2417, %p354;

$L__BB0_216:
	mul.f32 	%f2419, %f289, 0f3F22F983;
	cvt.rni.s32.f32 	%r1850, %f2419;
	cvt.rn.f32.s32 	%f2420, %r1850;
	fma.rn.f32 	%f2422, %f2420, %f2411, %f289;
	fma.rn.f32 	%f2424, %f2420, %f2413, %f2422;
	fma.rn.f32 	%f5721, %f2420, %f2415, %f2424;
	abs.f32 	%f296, %f289;
	setp.leu.f32 	%p355, %f296, 0f47CE4780;
	@%p355 bra 	$L__BB0_224;

	setp.eq.f32 	%p356, %f296, 0f7F800000;
	@%p356 bra 	$L__BB0_223;
	bra.uni 	$L__BB0_218;

$L__BB0_223:
	mov.f32 	%f2428, 0f00000000;
	mul.rn.f32 	%f5721, %f289, %f2428;
	bra.uni 	$L__BB0_224;

$L__BB0_218:
	mov.b32 	%r128, %f289;
	bfe.u32 	%r883, %r128, 23, 8;
	add.s32 	%r129, %r883, -128;
	shl.b32 	%r884, %r128, 8;
	or.b32  	%r130, %r884, -2147483648;
	shr.u32 	%r131, %r129, 5;
	mov.u32 	%r1846, 0;
	mov.u64 	%rd1347, __cudart_i2opi_f;
	mov.u64 	%rd1348, %rd1;
	mov.u32 	%r1847, %r1846;

$L__BB0_219:
	.pragma "nounroll";
	mov.u32 	%r133, %r1847;
	ld.global.nc.u32 	%r887, [%rd1347];
	// begin inline asm
	{
	mad.lo.cc.u32   %r885, %r887, %r130, %r133;
	madc.hi.u32     %r1847, %r887, %r130,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1348], %r885;
	add.s64 	%rd1348, %rd1348, 4;
	add.s64 	%rd1347, %rd1347, 4;
	add.s32 	%r1846, %r1846, 1;
	setp.ne.s32 	%p357, %r1846, 6;
	@%p357 bra 	$L__BB0_219;

	mov.u32 	%r892, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r890, %r892, %r130, %r133;
	madc.hi.u32     %r891, %r892, %r130,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r891;
	mov.u32 	%r895, 4;
	sub.s32 	%r136, %r895, %r131;
	mov.u32 	%r896, 6;
	sub.s32 	%r897, %r896, %r131;
	mul.wide.s32 	%rd763, %r897, 4;
	add.s64 	%rd764, %rd1, %rd763;
	ld.local.u32 	%r1848, [%rd764];
	ld.local.u32 	%r1849, [%rd764+-4];
	and.b32  	%r139, %r129, 31;
	setp.eq.s32 	%p358, %r139, 0;
	@%p358 bra 	$L__BB0_222;

	mov.u32 	%r898, 32;
	sub.s32 	%r899, %r898, %r139;
	shr.u32 	%r900, %r1849, %r899;
	shl.b32 	%r901, %r1848, %r139;
	add.s32 	%r1848, %r900, %r901;
	mul.wide.s32 	%rd765, %r136, 4;
	add.s64 	%rd766, %rd1, %rd765;
	ld.local.u32 	%r902, [%rd766];
	shr.u32 	%r903, %r902, %r899;
	shl.b32 	%r904, %r1849, %r139;
	add.s32 	%r1849, %r903, %r904;

$L__BB0_222:
	and.b32  	%r905, %r128, -2147483648;
	shr.u32 	%r906, %r1849, 30;
	shl.b32 	%r907, %r1848, 2;
	or.b32  	%r908, %r906, %r907;
	shr.u32 	%r909, %r908, 31;
	shr.u32 	%r910, %r1848, 30;
	add.s32 	%r911, %r909, %r910;
	neg.s32 	%r912, %r911;
	setp.eq.s32 	%p359, %r905, 0;
	selp.b32 	%r1850, %r911, %r912, %p359;
	setp.ne.s32 	%p360, %r909, 0;
	xor.b32  	%r913, %r905, -2147483648;
	selp.b32 	%r914, %r913, %r905, %p360;
	selp.b32 	%r915, -1, 0, %p360;
	xor.b32  	%r916, %r908, %r915;
	shl.b32 	%r917, %r1849, 2;
	xor.b32  	%r918, %r917, %r915;
	cvt.u64.u32 	%rd767, %r916;
	cvt.u64.u32 	%rd768, %r918;
	bfi.b64 	%rd769, %rd767, %rd768, 32, 32;
	cvt.rn.f64.s64 	%fd11, %rd769;
	mul.f64 	%fd12, %fd11, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2426, %fd12;
	setp.eq.s32 	%p361, %r914, 0;
	neg.f32 	%f2427, %f2426;
	selp.f32 	%f5721, %f2426, %f2427, %p361;

$L__BB0_224:
	mov.f32 	%f5422, 0f3F800000;
	mul.f32 	%f2429, %f5720, %f5720;
	mov.f32 	%f2430, 0fBAB607ED;
	mov.f32 	%f2431, 0f37CBAC00;
	fma.rn.f32 	%f2432, %f2431, %f2429, %f2430;
	mov.f32 	%f2433, 0f3D2AAABB;
	fma.rn.f32 	%f2434, %f2432, %f2429, %f2433;
	mov.f32 	%f2435, 0fBEFFFFFF;
	fma.rn.f32 	%f2436, %f2434, %f2429, %f2435;
	fma.rn.f32 	%f2438, %f2436, %f2429, %f5422;
	mov.f32 	%f2439, 0f3C0885E4;
	mov.f32 	%f2440, 0fB94D4153;
	fma.rn.f32 	%f2441, %f2440, %f2429, %f2439;
	mov.f32 	%f2442, 0fBE2AAAA8;
	fma.rn.f32 	%f2443, %f2441, %f2429, %f2442;
	mov.f32 	%f2444, 0f00000000;
	fma.rn.f32 	%f2445, %f2429, %f5720, %f2444;
	fma.rn.f32 	%f2446, %f2443, %f2445, %f5720;
	and.b32  	%r919, %r1845, 1;
	setp.eq.b32 	%p362, %r919, 1;
	selp.f32 	%f2447, %f2438, %f2446, %p362;
	selp.f32 	%f2448, %f2446, %f2438, %p362;
	neg.f32 	%f2449, %f2447;
	and.b32  	%r920, %r1845, 2;
	setp.eq.s32 	%p363, %r920, 0;
	selp.f32 	%f2450, %f2447, %f2449, %p363;
	neg.f32 	%f2451, %f2448;
	add.s32 	%r921, %r1845, 1;
	and.b32  	%r922, %r921, 2;
	setp.eq.s32 	%p364, %r922, 0;
	selp.f32 	%f2452, %f2448, %f2451, %p364;
	mul.f32 	%f2453, %f5721, %f5721;
	fma.rn.f32 	%f2454, %f2431, %f2453, %f2430;
	fma.rn.f32 	%f2455, %f2454, %f2453, %f2433;
	fma.rn.f32 	%f2456, %f2455, %f2453, %f2435;
	fma.rn.f32 	%f2457, %f2456, %f2453, %f5422;
	fma.rn.f32 	%f2458, %f2453, %f5721, %f2444;
	fma.rn.f32 	%f2459, %f2440, %f2453, %f2439;
	fma.rn.f32 	%f2460, %f2459, %f2453, %f2442;
	fma.rn.f32 	%f2461, %f2460, %f2458, %f5721;
	and.b32  	%r923, %r1850, 1;
	setp.eq.b32 	%p365, %r923, 1;
	selp.f32 	%f2462, %f2457, %f2461, %p365;
	selp.f32 	%f2463, %f2461, %f2457, %p365;
	and.b32  	%r924, %r1850, 2;
	setp.eq.s32 	%p366, %r924, 0;
	neg.f32 	%f2464, %f2462;
	selp.f32 	%f2465, %f2462, %f2464, %p366;
	add.s32 	%r925, %r1850, 1;
	and.b32  	%r926, %r925, 2;
	setp.eq.s32 	%p367, %r926, 0;
	neg.f32 	%f2466, %f2463;
	selp.f32 	%f2467, %f2463, %f2466, %p367;
	mov.b32 	%r927, %f2467;
	neg.f32 	%f2468, %f2465;
	mov.b32 	%r928, %f2465;
	cvt.u64.u32 	%rd770, %r928;
	cvt.u64.u32 	%rd771, %r927;
	bfi.b64 	%rd158, %rd770, %rd771, 32, 32;
	mov.b32 	%r929, %f2468;
	cvt.u64.u32 	%rd772, %r929;
	bfi.b64 	%rd159, %rd771, %rd772, 32, 32;
	mul.f32 	%f2469, %f274, %f2450;
	mov.b32 	%r930, %f2469;
	cvt.u64.u32 	%rd773, %r930;
	mov.b32 	%r931, %f2452;
	cvt.u64.u32 	%rd774, %r931;
	bfi.b64 	%rd160, %rd773, %rd774, 32, 32;
	neg.f32 	%f2470, %f2450;
	mov.b32 	%r932, %f2470;
	mul.f32 	%f2471, %f274, %f2452;
	mov.b32 	%r933, %f2471;
	cvt.u64.u32 	%rd775, %r933;
	cvt.u64.u32 	%rd776, %r932;
	bfi.b64 	%rd161, %rd775, %rd776, 32, 32;
	mul.f32 	%f300, %f273, %f273;
	add.f32 	%f2472, %f300, 0f00000000;
	mul.f32 	%f301, %f275, %f275;
	add.f32 	%f302, %f2472, %f301;
	ld.global.f32 	%f303, [%rd87+44];
	neg.f32 	%f2473, %f5741;
	max.f32 	%f2474, %f2473, %f2444;
	mul.f32 	%f304, %f268, %f2474;
	abs.f32 	%f305, %f304;
	setp.ltu.f32 	%p368, %f305, 0f3F800000;
	@%p368 bra 	$L__BB0_226;
	bra.uni 	$L__BB0_225;

$L__BB0_226:
	mul.f32 	%f2496, %f304, %f304;
	mov.f32 	%f2497, 0f394FFF49;
	mov.f32 	%f2498, 0f363D0ADA;
	fma.rn.f32 	%f2499, %f2498, %f2496, %f2497;
	mov.f32 	%f2500, 0f3C08889A;
	fma.rn.f32 	%f2501, %f2499, %f2496, %f2500;
	mov.f32 	%f2502, 0f3E2AAAAB;
	fma.rn.f32 	%f2503, %f2501, %f2496, %f2502;
	mul.f32 	%f2504, %f2496, %f2503;
	fma.rn.f32 	%f5722, %f2504, %f304, %f304;
	bra.uni 	$L__BB0_227;

$L__BB0_225:
	mov.f32 	%f5630, 0f3FB8AA3B;
	mov.f32 	%f5616, 0f3102E308;
	mov.f32 	%f5615, 0fBF317218;
	mul.rn.f32 	%f2476, %f305, %f5630;
	cvt.rzi.f32.f32 	%f2477, %f2476;
	abs.f32 	%f2478, %f2477;
	setp.gt.f32 	%p369, %f2478, 0f42FC0000;
	mov.b32 	%r934, %f2477;
	and.b32  	%r935, %r934, -2147483648;
	or.b32  	%r936, %r935, 1123811328;
	mov.b32 	%f2479, %r936;
	selp.f32 	%f2480, %f2479, %f2477, %p369;
	fma.rn.f32 	%f2482, %f2480, %f5615, %f305;
	fma.rn.f32 	%f2484, %f2480, %f5616, %f2482;
	mul.f32 	%f2485, %f2484, 0f3FB8AA3B;
	add.f32 	%f2486, %f2480, 0f4B40007D;
	mov.b32 	%r937, %f2486;
	shl.b32 	%r938, %r937, 23;
	mov.b32 	%f2487, %r938;
	ex2.approx.ftz.f32 	%f2488, %f2485;
	mul.f32 	%f2489, %f2488, %f2487;
	mov.f32 	%f2490, 0f3E000000;
	div.approx.f32 	%f2491, %f2490, %f2489;
	neg.f32 	%f2492, %f2491;
	fma.rn.f32 	%f2494, %f1067, %f2489, %f2492;
	setp.ge.f32 	%p370, %f305, 0f42B40000;
	selp.f32 	%f2495, 0f7F800000, %f2494, %p370;
	mov.b32 	%r939, %f2495;
	mov.b32 	%r940, %f304;
	and.b32  	%r941, %r940, -2147483648;
	or.b32  	%r942, %r941, %r939;
	mov.b32 	%f5722, %r942;

$L__BB0_227:
	mov.f32 	%f5631, 0f3FB8AA3B;
	mov.f32 	%f5623, 0f3102E308;
	mov.f32 	%f5622, 0fBF317218;
	mov.f32 	%f5621, 0f35BFBE8E;
	mov.f32 	%f5620, 0f3F317200;
	mov.f32 	%f5619, 0f3DAAAABD;
	mov.f32 	%f5618, 0f3C4CAF63;
	mov.f32 	%f5617, 0f3B18F0FE;
	add.f32 	%f2508, %f5722, 0f3727C5AC;
	mul.f32 	%f309, %f303, %f2508;
	ld.global.f32 	%f310, [%rd87+40];
	mov.f32 	%f2512, 0fBF800000;
	mul.f32 	%f312, %f273, %f275;
	abs.f32 	%f313, %f312;
	setp.lt.f32 	%p371, %f313, 0f00800000;
	mul.f32 	%f2514, %f313, 0f4B800000;
	selp.f32 	%f2515, %f2514, %f313, %p371;
	selp.f32 	%f2516, 0fC3170000, 0fC2FE0000, %p371;
	mov.b32 	%r943, %f2515;
	and.b32  	%r944, %r943, 8388607;
	or.b32  	%r945, %r944, 1065353216;
	mov.b32 	%f2517, %r945;
	shr.u32 	%r946, %r943, 23;
	cvt.rn.f32.u32 	%f2518, %r946;
	add.f32 	%f2519, %f2516, %f2518;
	setp.gt.f32 	%p372, %f2517, 0f3FB504F3;
	mul.f32 	%f2520, %f2517, 0f3F000000;
	add.f32 	%f2521, %f2519, 0f3F800000;
	selp.f32 	%f2522, %f2521, %f2519, %p372;
	selp.f32 	%f2523, %f2520, %f2517, %p372;
	add.f32 	%f2524, %f2523, 0fBF800000;
	add.f32 	%f2506, %f2523, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2505,%f2506;
	// end inline asm
	add.f32 	%f2525, %f2524, %f2524;
	mul.f32 	%f2526, %f2505, %f2525;
	mul.f32 	%f2527, %f2526, %f2526;
	fma.rn.f32 	%f2530, %f5617, %f2527, %f5618;
	fma.rn.f32 	%f2532, %f2530, %f2527, %f5619;
	mul.rn.f32 	%f2533, %f2532, %f2527;
	mul.rn.f32 	%f2534, %f2533, %f2526;
	sub.f32 	%f2535, %f2524, %f2526;
	add.f32 	%f2536, %f2535, %f2535;
	neg.f32 	%f2537, %f2526;
	fma.rn.f32 	%f2538, %f2537, %f2524, %f2536;
	mul.rn.f32 	%f2539, %f2505, %f2538;
	add.f32 	%f2540, %f2534, %f2526;
	sub.f32 	%f2541, %f2526, %f2540;
	add.f32 	%f2542, %f2534, %f2541;
	add.f32 	%f2543, %f2539, %f2542;
	add.f32 	%f2544, %f2540, %f2543;
	sub.f32 	%f2545, %f2540, %f2544;
	add.f32 	%f2546, %f2543, %f2545;
	mul.rn.f32 	%f2548, %f2522, %f5620;
	mul.rn.f32 	%f2550, %f2522, %f5621;
	add.f32 	%f2551, %f2548, %f2544;
	sub.f32 	%f2552, %f2548, %f2551;
	add.f32 	%f2553, %f2544, %f2552;
	add.f32 	%f2554, %f2546, %f2553;
	add.f32 	%f2555, %f2550, %f2554;
	add.f32 	%f314, %f2551, %f2555;
	sub.f32 	%f2556, %f2551, %f314;
	add.f32 	%f315, %f2555, %f2556;
	mul.rn.f32 	%f2557, %f2512, %f314;
	neg.f32 	%f2558, %f2557;
	fma.rn.f32 	%f2559, %f2512, %f314, %f2558;
	fma.rn.f32 	%f2560, %f2512, %f315, %f2559;
	fma.rn.f32 	%f2562, %f2444, %f314, %f2560;
	add.rn.f32 	%f2563, %f2557, %f2562;
	neg.f32 	%f2564, %f2563;
	add.rn.f32 	%f2565, %f2557, %f2564;
	add.rn.f32 	%f2566, %f2565, %f2562;
	mov.b32 	%r947, %f2563;
	setp.eq.s32 	%p373, %r947, 1118925336;
	add.s32 	%r948, %r947, -1;
	mov.b32 	%f2567, %r948;
	add.f32 	%f2568, %f2566, 0f37000000;
	selp.f32 	%f316, %f2568, %f2566, %p373;
	selp.f32 	%f2569, %f2567, %f2563, %p373;
	mul.rn.f32 	%f2571, %f2569, %f5631;
	cvt.rzi.f32.f32 	%f2572, %f2571;
	abs.f32 	%f2573, %f2572;
	setp.gt.f32 	%p374, %f2573, 0f42FC0000;
	mov.b32 	%r949, %f2572;
	and.b32  	%r950, %r949, -2147483648;
	or.b32  	%r951, %r950, 1123811328;
	mov.b32 	%f2574, %r951;
	selp.f32 	%f2575, %f2574, %f2572, %p374;
	fma.rn.f32 	%f2577, %f2575, %f5622, %f2569;
	fma.rn.f32 	%f2579, %f2575, %f5623, %f2577;
	mul.f32 	%f2580, %f2579, 0f3FB8AA3B;
	add.f32 	%f2581, %f2575, 0f4B40007F;
	mov.b32 	%r952, %f2581;
	shl.b32 	%r953, %r952, 23;
	mov.b32 	%f2582, %r953;
	ex2.approx.ftz.f32 	%f2583, %f2580;
	mul.f32 	%f317, %f2583, %f2582;
	setp.eq.f32 	%p375, %f317, 0f7F800000;
	mov.f32 	%f5723, 0f7F800000;
	@%p375 bra 	$L__BB0_229;

	fma.rn.f32 	%f5723, %f317, %f316, %f317;

$L__BB0_229:
	mov.f32 	%f5389, 0fBF000000;
	cvt.rzi.f32.f32 	%f5388, %f5389;
	add.f32 	%f5387, %f5388, %f5388;
	mov.f32 	%f5386, 0fBF800000;
	sub.f32 	%f5385, %f5386, %f5387;
	abs.f32 	%f5384, %f5385;
	setp.lt.f32 	%p376, %f312, 0f00000000;
	setp.eq.f32 	%p377, %f5384, 0f3F800000;
	and.pred  	%p7, %p376, %p377;
	setp.eq.f32 	%p378, %f312, 0f00000000;
	@%p378 bra 	$L__BB0_233;
	bra.uni 	$L__BB0_230;

$L__BB0_233:
	add.f32 	%f2588, %f312, %f312;
	mov.b32 	%r956, %f2588;
	or.b32  	%r957, %r956, 2139095040;
	mov.b32 	%f2589, %r957;
	selp.f32 	%f5725, %f2589, 0f7F800000, %p377;
	bra.uni 	$L__BB0_234;

$L__BB0_230:
	mov.b32 	%r954, %f5723;
	xor.b32  	%r955, %r954, -2147483648;
	mov.b32 	%f2584, %r955;
	selp.f32 	%f5725, %f2584, %f5723, %p7;
	setp.geu.f32 	%p379, %f312, 0f00000000;
	@%p379 bra 	$L__BB0_234;

	mov.f32 	%f5376, 0fBF800000;
	cvt.rzi.f32.f32 	%f2586, %f5376;
	setp.eq.f32 	%p380, %f2586, 0fBF800000;
	@%p380 bra 	$L__BB0_234;

	mov.f32 	%f5725, 0f7FFFFFFF;

$L__BB0_234:
	abs.f32 	%f5390, %f312;
	add.f32 	%f2590, %f5390, 0f3F800000;
	mov.b32 	%r146, %f2590;
	setp.lt.s32 	%p382, %r146, 2139095040;
	@%p382 bra 	$L__BB0_239;

	abs.f32 	%f5411, %f312;
	setp.gtu.f32 	%p383, %f5411, 0f7F800000;
	@%p383 bra 	$L__BB0_238;
	bra.uni 	$L__BB0_236;

$L__BB0_238:
	add.f32 	%f5725, %f312, 0fBF800000;
	bra.uni 	$L__BB0_239;

$L__BB0_236:
	abs.f32 	%f5412, %f312;
	setp.neu.f32 	%p384, %f5412, 0f7F800000;
	@%p384 bra 	$L__BB0_239;

	selp.f32 	%f5725, 0f80000000, 0f00000000, %p7;

$L__BB0_239:
	setp.eq.f32 	%p385, %f312, 0f3F800000;
	selp.f32 	%f2591, 0f3F800000, %f5725, %p385;
	mul.f32 	%f2592, %f310, %f2591;
	mul.f32 	%f326, %f302, 0f3F000000;
	sub.f32 	%f2593, %f300, %f326;
	sub.f32 	%f2594, %f301, %f326;
	mul.f32 	%f327, %f2593, %f2592;
	mul.f32 	%f328, %f2594, %f2592;
	rcp.rn.f32 	%f2595, %f312;
	sub.f32 	%f2596, %f312, %f2595;
	mul.f32 	%f2597, %f303, 0f3F000000;
	mul.f32 	%f2598, %f2596, %f2597;
	mul.f32 	%f329, %f312, %f2598;
	neg.f32 	%f330, %f329;
	setp.lt.f32 	%p386, %f309, %f330;
	@%p386 bra 	$L__BB0_274;
	bra.uni 	$L__BB0_240;

$L__BB0_274:
	mov.f32 	%f5579, 0f3102E308;
	mov.f32 	%f5578, 0fBF317218;
	mov.f32 	%f5577, 0f3FB8AA3B;
	mov.f32 	%f5576, 0f35BFBE8E;
	mov.f32 	%f5575, 0f3F317200;
	mov.f32 	%f5574, 0f3DAAAABD;
	mov.f32 	%f5573, 0f3C4CAF63;
	mov.f32 	%f5572, 0f3B18F0FE;
	mov.f32 	%f5409, 0f00000000;
	mul.f32 	%f2886, %f309, 0fC0000000;
	div.rn.f32 	%f2887, %f2886, %f303;
	add.f32 	%f2888, %f2887, 0f3F800000;
	sqrt.rn.f32 	%f383, %f2888;
	mov.f32 	%f2889, 0f3E800000;
	cvt.rzi.f32.f32 	%f2890, %f2889;
	add.f32 	%f2891, %f2890, %f2890;
	mov.f32 	%f2892, 0f3F000000;
	sub.f32 	%f2893, %f2892, %f2891;
	abs.f32 	%f384, %f2893;
	abs.f32 	%f385, %f383;
	setp.lt.f32 	%p432, %f385, 0f00800000;
	mul.f32 	%f2894, %f385, 0f4B800000;
	selp.f32 	%f2895, %f2894, %f385, %p432;
	selp.f32 	%f2896, 0fC3170000, 0fC2FE0000, %p432;
	mov.b32 	%r1013, %f2895;
	and.b32  	%r1014, %r1013, 8388607;
	or.b32  	%r1015, %r1014, 1065353216;
	mov.b32 	%f2897, %r1015;
	shr.u32 	%r1016, %r1013, 23;
	cvt.rn.f32.u32 	%f2898, %r1016;
	add.f32 	%f2899, %f2896, %f2898;
	setp.gt.f32 	%p433, %f2897, 0f3FB504F3;
	mul.f32 	%f2900, %f2897, 0f3F000000;
	add.f32 	%f2901, %f2899, 0f3F800000;
	selp.f32 	%f2902, %f2901, %f2899, %p433;
	selp.f32 	%f2903, %f2900, %f2897, %p433;
	add.f32 	%f2904, %f2903, 0fBF800000;
	add.f32 	%f2884, %f2903, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2883,%f2884;
	// end inline asm
	add.f32 	%f2905, %f2904, %f2904;
	mul.f32 	%f2906, %f2883, %f2905;
	mul.f32 	%f2907, %f2906, %f2906;
	fma.rn.f32 	%f2910, %f5572, %f2907, %f5573;
	fma.rn.f32 	%f2912, %f2910, %f2907, %f5574;
	mul.rn.f32 	%f2913, %f2912, %f2907;
	mul.rn.f32 	%f2914, %f2913, %f2906;
	sub.f32 	%f2915, %f2904, %f2906;
	add.f32 	%f2916, %f2915, %f2915;
	neg.f32 	%f2917, %f2906;
	fma.rn.f32 	%f2918, %f2917, %f2904, %f2916;
	mul.rn.f32 	%f2919, %f2883, %f2918;
	add.f32 	%f2920, %f2914, %f2906;
	sub.f32 	%f2921, %f2906, %f2920;
	add.f32 	%f2922, %f2914, %f2921;
	add.f32 	%f2923, %f2919, %f2922;
	add.f32 	%f2924, %f2920, %f2923;
	sub.f32 	%f2925, %f2920, %f2924;
	add.f32 	%f2926, %f2923, %f2925;
	mul.rn.f32 	%f2928, %f2902, %f5575;
	mul.rn.f32 	%f2930, %f2902, %f5576;
	add.f32 	%f2931, %f2928, %f2924;
	sub.f32 	%f2932, %f2928, %f2931;
	add.f32 	%f2933, %f2924, %f2932;
	add.f32 	%f2934, %f2926, %f2933;
	add.f32 	%f2935, %f2930, %f2934;
	add.f32 	%f2936, %f2931, %f2935;
	sub.f32 	%f2937, %f2931, %f2936;
	add.f32 	%f2938, %f2935, %f2937;
	mul.rn.f32 	%f2939, %f2892, %f2936;
	neg.f32 	%f2940, %f2939;
	fma.rn.f32 	%f2941, %f2892, %f2936, %f2940;
	fma.rn.f32 	%f2942, %f2892, %f2938, %f2941;
	fma.rn.f32 	%f2944, %f5409, %f2936, %f2942;
	add.rn.f32 	%f2945, %f2939, %f2944;
	neg.f32 	%f2946, %f2945;
	add.rn.f32 	%f2947, %f2939, %f2946;
	add.rn.f32 	%f2948, %f2947, %f2944;
	mov.b32 	%r1017, %f2945;
	setp.eq.s32 	%p434, %r1017, 1118925336;
	add.s32 	%r1018, %r1017, -1;
	mov.b32 	%f2949, %r1018;
	add.f32 	%f2950, %f2948, 0f37000000;
	selp.f32 	%f386, %f2950, %f2948, %p434;
	selp.f32 	%f2951, %f2949, %f2945, %p434;
	mul.rn.f32 	%f2953, %f2951, %f5577;
	cvt.rzi.f32.f32 	%f2954, %f2953;
	abs.f32 	%f2955, %f2954;
	setp.gt.f32 	%p435, %f2955, 0f42FC0000;
	mov.b32 	%r1019, %f2954;
	and.b32  	%r1020, %r1019, -2147483648;
	or.b32  	%r1021, %r1020, 1123811328;
	mov.b32 	%f2956, %r1021;
	selp.f32 	%f2957, %f2956, %f2954, %p435;
	fma.rn.f32 	%f2959, %f2957, %f5578, %f2951;
	fma.rn.f32 	%f2961, %f2957, %f5579, %f2959;
	mul.f32 	%f2962, %f2961, 0f3FB8AA3B;
	add.f32 	%f2963, %f2957, 0f4B40007F;
	mov.b32 	%r1022, %f2963;
	shl.b32 	%r1023, %r1022, 23;
	mov.b32 	%f2964, %r1023;
	ex2.approx.ftz.f32 	%f2965, %f2962;
	mul.f32 	%f387, %f2965, %f2964;
	setp.eq.f32 	%p436, %f387, 0f7F800000;
	mov.f32 	%f5736, 0f7F800000;
	@%p436 bra 	$L__BB0_276;

	fma.rn.f32 	%f5736, %f387, %f386, %f387;

$L__BB0_276:
	setp.lt.f32 	%p437, %f383, 0f00000000;
	setp.eq.f32 	%p438, %f384, 0f3F800000;
	and.pred  	%p10, %p437, %p438;
	setp.eq.f32 	%p439, %f383, 0f00000000;
	@%p439 bra 	$L__BB0_280;
	bra.uni 	$L__BB0_277;

$L__BB0_280:
	add.f32 	%f2970, %f383, %f383;
	selp.f32 	%f5738, %f2970, 0f00000000, %p438;
	bra.uni 	$L__BB0_281;

$L__BB0_240:
	mul.f32 	%f331, %f269, %f309;
	setp.gt.f32 	%p387, %f329, %f331;
	add.f32 	%f332, %f269, %f269;
	@%p387 bra 	$L__BB0_257;
	bra.uni 	$L__BB0_241;

$L__BB0_257:
	mov.f32 	%f5571, 0f3102E308;
	mov.f32 	%f5570, 0fBF317218;
	mov.f32 	%f5569, 0f3FB8AA3B;
	mov.f32 	%f5568, 0f35BFBE8E;
	mov.f32 	%f5567, 0f3F317200;
	mov.f32 	%f5566, 0f3DAAAABD;
	mov.f32 	%f5565, 0f3C4CAF63;
	mov.f32 	%f5564, 0f3B18F0FE;
	mov.f32 	%f5407, 0f00000000;
	mul.f32 	%f2746, %f332, %f309;
	div.rn.f32 	%f2747, %f2746, %f303;
	add.f32 	%f2748, %f2747, 0f3F800000;
	sqrt.rn.f32 	%f364, %f2748;
	mov.f32 	%f2752, 0f3F000000;
	abs.f32 	%f366, %f364;
	setp.lt.f32 	%p413, %f366, 0f00800000;
	mul.f32 	%f2754, %f366, 0f4B800000;
	selp.f32 	%f2755, %f2754, %f366, %p413;
	selp.f32 	%f2756, 0fC3170000, 0fC2FE0000, %p413;
	mov.b32 	%r983, %f2755;
	and.b32  	%r984, %r983, 8388607;
	or.b32  	%r985, %r984, 1065353216;
	mov.b32 	%f2757, %r985;
	shr.u32 	%r986, %r983, 23;
	cvt.rn.f32.u32 	%f2758, %r986;
	add.f32 	%f2759, %f2756, %f2758;
	setp.gt.f32 	%p414, %f2757, 0f3FB504F3;
	mul.f32 	%f2760, %f2757, 0f3F000000;
	add.f32 	%f2761, %f2759, 0f3F800000;
	selp.f32 	%f2762, %f2761, %f2759, %p414;
	selp.f32 	%f2763, %f2760, %f2757, %p414;
	add.f32 	%f2764, %f2763, 0fBF800000;
	add.f32 	%f2744, %f2763, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f2743,%f2744;
	// end inline asm
	add.f32 	%f2765, %f2764, %f2764;
	mul.f32 	%f2766, %f2743, %f2765;
	mul.f32 	%f2767, %f2766, %f2766;
	fma.rn.f32 	%f2770, %f5564, %f2767, %f5565;
	fma.rn.f32 	%f2772, %f2770, %f2767, %f5566;
	mul.rn.f32 	%f2773, %f2772, %f2767;
	mul.rn.f32 	%f2774, %f2773, %f2766;
	sub.f32 	%f2775, %f2764, %f2766;
	add.f32 	%f2776, %f2775, %f2775;
	neg.f32 	%f2777, %f2766;
	fma.rn.f32 	%f2778, %f2777, %f2764, %f2776;
	mul.rn.f32 	%f2779, %f2743, %f2778;
	add.f32 	%f2780, %f2774, %f2766;
	sub.f32 	%f2781, %f2766, %f2780;
	add.f32 	%f2782, %f2774, %f2781;
	add.f32 	%f2783, %f2779, %f2782;
	add.f32 	%f2784, %f2780, %f2783;
	sub.f32 	%f2785, %f2780, %f2784;
	add.f32 	%f2786, %f2783, %f2785;
	mul.rn.f32 	%f2788, %f2762, %f5567;
	mul.rn.f32 	%f2790, %f2762, %f5568;
	add.f32 	%f2791, %f2788, %f2784;
	sub.f32 	%f2792, %f2788, %f2791;
	add.f32 	%f2793, %f2784, %f2792;
	add.f32 	%f2794, %f2786, %f2793;
	add.f32 	%f2795, %f2790, %f2794;
	add.f32 	%f2796, %f2791, %f2795;
	sub.f32 	%f2797, %f2791, %f2796;
	add.f32 	%f2798, %f2795, %f2797;
	mul.rn.f32 	%f2799, %f2752, %f2796;
	neg.f32 	%f2800, %f2799;
	fma.rn.f32 	%f2801, %f2752, %f2796, %f2800;
	fma.rn.f32 	%f2802, %f2752, %f2798, %f2801;
	fma.rn.f32 	%f2804, %f5407, %f2796, %f2802;
	add.rn.f32 	%f2805, %f2799, %f2804;
	neg.f32 	%f2806, %f2805;
	add.rn.f32 	%f2807, %f2799, %f2806;
	add.rn.f32 	%f2808, %f2807, %f2804;
	mov.b32 	%r987, %f2805;
	setp.eq.s32 	%p415, %r987, 1118925336;
	add.s32 	%r988, %r987, -1;
	mov.b32 	%f2809, %r988;
	add.f32 	%f2810, %f2808, 0f37000000;
	selp.f32 	%f367, %f2810, %f2808, %p415;
	selp.f32 	%f2811, %f2809, %f2805, %p415;
	mul.rn.f32 	%f2813, %f2811, %f5569;
	cvt.rzi.f32.f32 	%f2814, %f2813;
	abs.f32 	%f2815, %f2814;
	setp.gt.f32 	%p416, %f2815, 0f42FC0000;
	mov.b32 	%r989, %f2814;
	and.b32  	%r990, %r989, -2147483648;
	or.b32  	%r991, %r990, 1123811328;
	mov.b32 	%f2816, %r991;
	selp.f32 	%f2817, %f2816, %f2814, %p416;
	fma.rn.f32 	%f2819, %f2817, %f5570, %f2811;
	fma.rn.f32 	%f2821, %f2817, %f5571, %f2819;
	mul.f32 	%f2822, %f2821, 0f3FB8AA3B;
	add.f32 	%f2823, %f2817, 0f4B40007F;
	mov.b32 	%r992, %f2823;
	shl.b32 	%r993, %r992, 23;
	mov.b32 	%f2824, %r993;
	ex2.approx.ftz.f32 	%f2825, %f2822;
	mul.f32 	%f368, %f2825, %f2824;
	setp.eq.f32 	%p417, %f368, 0f7F800000;
	mov.f32 	%f5731, 0f7F800000;
	@%p417 bra 	$L__BB0_259;

	fma.rn.f32 	%f5731, %f368, %f367, %f368;

$L__BB0_259:
	mov.f32 	%f5429, 0f3E800000;
	cvt.rzi.f32.f32 	%f5428, %f5429;
	add.f32 	%f5427, %f5428, %f5428;
	mov.f32 	%f5426, 0f3F000000;
	sub.f32 	%f5425, %f5426, %f5427;
	abs.f32 	%f5424, %f5425;
	setp.lt.f32 	%p418, %f364, 0f00000000;
	setp.eq.f32 	%p419, %f5424, 0f3F800000;
	and.pred  	%p9, %p418, %p419;
	setp.eq.f32 	%p420, %f364, 0f00000000;
	@%p420 bra 	$L__BB0_263;
	bra.uni 	$L__BB0_260;

$L__BB0_263:
	add.f32 	%f2830, %f364, %f364;
	selp.f32 	%f5733, %f2830, 0f00000000, %p419;
	bra.uni 	$L__BB0_264;

$L__BB0_241:
	add.f32 	%f333, %f332, 0f3F800000;
	add.f32 	%f334, %f333, %f333;
	sub.f32 	%f2599, %f331, %f329;
	mul.f32 	%f335, %f270, %f270;
	mul.f32 	%f2600, %f335, %f2599;
	sub.f32 	%f2601, %f330, %f309;
	mul.f32 	%f336, %f2601, %f2600;
	mul.f32 	%f2602, %f328, %f328;
	fma.rn.f32 	%f2603, %f327, %f327, %f2602;
	add.f32 	%f337, %f2603, 0f00000000;
	fma.rn.f32 	%f2604, %f334, %f337, %f336;
	setp.lt.f32 	%p388, %f2604, 0f38D1B717;
	@%p388 bra 	$L__BB0_291;

	ld.global.u8 	%rs22, [%rd87+48];
	setp.eq.s16 	%p389, %rs22, 0;
	setp.leu.f32 	%p390, %f309, 0f38D1B717;
	mov.f32 	%f2605, 0f38D1B717;
	or.pred  	%p391, %p390, %p389;
	add.f32 	%f2606, %f309, 0fB8D1B717;
	setp.leu.f32 	%p392, %f2606, %f330;
	or.pred  	%p393, %p392, %p391;
	sub.f32 	%f2607, %f2605, %f331;
	setp.geu.f32 	%p394, %f2607, %f330;
	sqrt.rn.f32 	%f338, %f337;
	or.pred  	%p395, %p394, %p393;
	@%p395 bra 	$L__BB0_249;

	mov.f32 	%f5395, 0f3F800000;
	sub.f32 	%f2609, %f5395, %f269;
	mul.f32 	%f2610, %f2609, %f309;
	mul.f32 	%f339, %f2610, 0f3F000000;
	add.f32 	%f2611, %f329, %f339;
	fma.rn.f32 	%f2612, %f338, 0fBFB504F3, 0f00000000;
	mul.f32 	%f2613, %f2612, %f2612;
	fma.rn.f32 	%f2614, %f2611, %f2611, %f2613;
	add.f32 	%f2615, %f2614, 0f00000000;
	sqrt.rn.f32 	%f2616, %f2615;
	div.rn.f32 	%f340, %f2611, %f2616;
	div.rn.f32 	%f2617, %f2612, %f2616;
	add.f32 	%f2618, %f331, %f339;
	mul.f32 	%f2619, %f335, %f2618;
	sub.f32 	%f2620, %f339, %f309;
	mul.f32 	%f2621, %f2620, %f2619;
	mul.f32 	%f2622, %f335, %f340;
	add.f32 	%f2623, %f339, %f339;
	sub.f32 	%f2624, %f2623, %f309;
	add.f32 	%f2625, %f331, %f2624;
	mul.f32 	%f341, %f2625, %f2622;
	mul.f32 	%f2626, %f333, %f2617;
	mul.f32 	%f2627, %f2617, %f2626;
	fma.rn.f32 	%f2628, %f340, %f2622, %f2627;
	mul.f32 	%f2629, %f2628, 0fC0800000;
	mul.f32 	%f2630, %f2621, %f2629;
	fma.rn.f32 	%f2631, %f341, %f341, %f2630;
	sqrt.rn.f32 	%f342, %f2631;
	sub.f32 	%f2632, %f342, %f341;
	add.f32 	%f343, %f2628, %f2628;
	div.rn.f32 	%f2633, %f2632, %f343;
	fma.rn.f32 	%f5726, %f340, %f2633, %f339;
	sub.f32 	%f2634, %f330, %f339;
	sub.f32 	%f2635, %f5726, %f339;
	mul.f32 	%f2636, %f2634, %f2635;
	setp.gt.f32 	%p396, %f2636, 0f00000000;
	@%p396 bra 	$L__BB0_245;

	neg.f32 	%f2637, %f341;
	sub.f32 	%f2638, %f2637, %f342;
	div.rn.f32 	%f2639, %f2638, %f343;
	fma.rn.f32 	%f5726, %f340, %f2639, %f339;

$L__BB0_245:
	mul.f32 	%f2640, %f5726, 0fC0000000;
	div.rn.f32 	%f2641, %f2640, %f303;
	add.f32 	%f2642, %f2641, 0f3F800000;
	abs.f32 	%f2643, %f2642;
	sqrt.rn.f32 	%f347, %f2643;
	setp.leu.f32 	%p397, %f347, 0f38D1B717;
	@%p397 bra 	$L__BB0_249;

	mov.f32 	%f5396, 0fBF000000;
	div.rn.f32 	%f2644, %f312, %f347;
	setp.lt.f32 	%p398, %f2644, 0f00800000;
	mul.f32 	%f2645, %f2644, 0f4B000000;
	selp.f32 	%f348, %f2645, %f2644, %p398;
	selp.f32 	%f2646, 0fC1B80000, 0f00000000, %p398;
	mov.b32 	%r958, %f348;
	add.s32 	%r959, %r958, -1059760811;
	and.b32  	%r960, %r959, -8388608;
	sub.s32 	%r961, %r958, %r960;
	mov.b32 	%f2647, %r961;
	cvt.rn.f32.s32 	%f2648, %r960;
	mov.f32 	%f2649, 0f34000000;
	fma.rn.f32 	%f2650, %f2648, %f2649, %f2646;
	add.f32 	%f2651, %f2647, 0fBF800000;
	mov.f32 	%f2652, 0f3E1039F6;
	mov.f32 	%f2653, 0fBE055027;
	fma.rn.f32 	%f2654, %f2653, %f2651, %f2652;
	mov.f32 	%f2655, 0fBDF8CDCC;
	fma.rn.f32 	%f2656, %f2654, %f2651, %f2655;
	mov.f32 	%f2657, 0f3E0F2955;
	fma.rn.f32 	%f2658, %f2656, %f2651, %f2657;
	mov.f32 	%f2659, 0fBE2AD8B9;
	fma.rn.f32 	%f2660, %f2658, %f2651, %f2659;
	mov.f32 	%f2661, 0f3E4CED0B;
	fma.rn.f32 	%f2662, %f2660, %f2651, %f2661;
	mov.f32 	%f2663, 0fBE7FFF22;
	fma.rn.f32 	%f2664, %f2662, %f2651, %f2663;
	mov.f32 	%f2665, 0f3EAAAA78;
	fma.rn.f32 	%f2666, %f2664, %f2651, %f2665;
	fma.rn.f32 	%f2668, %f2666, %f2651, %f5396;
	mul.f32 	%f2669, %f2651, %f2668;
	fma.rn.f32 	%f2670, %f2669, %f2651, %f2651;
	mov.f32 	%f2671, 0f3F317218;
	fma.rn.f32 	%f5727, %f2650, %f2671, %f2670;
	setp.lt.u32 	%p399, %r958, 2139095040;
	@%p399 bra 	$L__BB0_248;

	mov.f32 	%f2672, 0f7F800000;
	fma.rn.f32 	%f5727, %f348, %f2672, %f2672;

$L__BB0_248:
	setp.eq.f32 	%p400, %f348, 0f00000000;
	selp.f32 	%f2673, 0fFF800000, %f5727, %p400;
	add.f32 	%f5741, %f5741, %f2673;

$L__BB0_249:
	mov.f32 	%f5539, 0f3102E308;
	mov.f32 	%f5538, 0fBF317218;
	mov.f32 	%f5537, 0f3FB8AA3B;
	mov.f32 	%f5392, 0f00000000;
	mov.f32 	%f5391, 0f3F800000;
	neg.f32 	%f2675, %f336;
	div.rn.f32 	%f2676, %f2675, %f334;
	sqrt.rn.f32 	%f354, %f2676;
	mov.f32 	%f2677, 0f3F000000;
	cvt.rzi.f32.f32 	%f2678, %f2677;
	add.f32 	%f2679, %f2678, %f2678;
	sub.f32 	%f2681, %f5391, %f2679;
	abs.f32 	%f355, %f2681;
	mul.rn.f32 	%f2682, %f5391, %f314;
	neg.f32 	%f2683, %f2682;
	fma.rn.f32 	%f2684, %f5391, %f314, %f2683;
	fma.rn.f32 	%f2685, %f5391, %f315, %f2684;
	fma.rn.f32 	%f2687, %f5392, %f314, %f2685;
	add.rn.f32 	%f2688, %f2682, %f2687;
	neg.f32 	%f2689, %f2688;
	add.rn.f32 	%f2690, %f2682, %f2689;
	add.rn.f32 	%f2691, %f2690, %f2687;
	mov.b32 	%r962, %f2688;
	setp.eq.s32 	%p401, %r962, 1118925336;
	add.s32 	%r963, %r962, -1;
	mov.b32 	%f2692, %r963;
	add.f32 	%f2693, %f2691, 0f37000000;
	selp.f32 	%f356, %f2693, %f2691, %p401;
	selp.f32 	%f2694, %f2692, %f2688, %p401;
	mul.rn.f32 	%f2696, %f2694, %f5537;
	cvt.rzi.f32.f32 	%f2697, %f2696;
	abs.f32 	%f2698, %f2697;
	setp.gt.f32 	%p402, %f2698, 0f42FC0000;
	mov.b32 	%r964, %f2697;
	and.b32  	%r965, %r964, -2147483648;
	or.b32  	%r966, %r965, 1123811328;
	mov.b32 	%f2699, %r966;
	selp.f32 	%f2700, %f2699, %f2697, %p402;
	fma.rn.f32 	%f2702, %f2700, %f5538, %f2694;
	fma.rn.f32 	%f2704, %f2700, %f5539, %f2702;
	mul.f32 	%f2705, %f2704, 0f3FB8AA3B;
	add.f32 	%f2706, %f2700, 0f4B40007F;
	mov.b32 	%r967, %f2706;
	shl.b32 	%r968, %r967, 23;
	mov.b32 	%f2707, %r968;
	ex2.approx.ftz.f32 	%f2708, %f2705;
	mul.f32 	%f357, %f2708, %f2707;
	setp.eq.f32 	%p403, %f357, 0f7F800000;
	mov.f32 	%f5729, 0f7F800000;
	@%p403 bra 	$L__BB0_251;

	fma.rn.f32 	%f5729, %f357, %f356, %f357;

$L__BB0_251:
	mov.f32 	%f5367, 0f3F800000;
	cvt.rzi.f32.f32 	%f5366, %f5367;
	setp.eq.f32 	%p405, %f355, 0f3F800000;
	and.pred  	%p8, %p376, %p405;
	mov.b32 	%r969, %f5729;
	xor.b32  	%r970, %r969, -2147483648;
	mov.b32 	%f2709, %r970;
	selp.f32 	%f2710, %f2709, %f5729, %p8;
	add.f32 	%f2711, %f312, %f312;
	selp.f32 	%f2712, %f2711, 0f00000000, %p405;
	setp.neu.f32 	%p406, %f5366, 0f3F800000;
	and.pred  	%p407, %p376, %p406;
	selp.f32 	%f2713, 0f7FFFFFFF, %f2710, %p407;
	selp.f32 	%f5730, %f2712, %f2713, %p378;
	@%p382 bra 	$L__BB0_256;

	abs.f32 	%f5393, %f312;
	setp.gtu.f32 	%p410, %f5393, 0f7F800000;
	@%p410 bra 	$L__BB0_255;
	bra.uni 	$L__BB0_253;

$L__BB0_255:
	add.f32 	%f5730, %f312, 0f3F800000;
	bra.uni 	$L__BB0_256;

$L__BB0_277:
	mov.b32 	%r1024, %f5736;
	xor.b32  	%r1025, %r1024, -2147483648;
	mov.b32 	%f2966, %r1025;
	selp.f32 	%f5738, %f2966, %f5736, %p10;
	setp.geu.f32 	%p440, %f383, 0f00000000;
	@%p440 bra 	$L__BB0_281;

	cvt.rzi.f32.f32 	%f2968, %f2892;
	setp.eq.f32 	%p441, %f2968, 0f3F000000;
	@%p441 bra 	$L__BB0_281;

	mov.f32 	%f5738, 0f7FFFFFFF;

$L__BB0_281:
	add.f32 	%f2971, %f385, 0f3F000000;
	mov.b32 	%r1026, %f2971;
	setp.lt.s32 	%p443, %r1026, 2139095040;
	@%p443 bra 	$L__BB0_286;

	setp.gtu.f32 	%p444, %f385, 0f7F800000;
	@%p444 bra 	$L__BB0_285;
	bra.uni 	$L__BB0_283;

$L__BB0_285:
	add.f32 	%f5738, %f383, 0f3F000000;
	bra.uni 	$L__BB0_286;

$L__BB0_166:
	mov.b32 	%r67, %f230;
	bfe.u32 	%r709, %r67, 23, 8;
	add.s32 	%r68, %r709, -128;
	shl.b32 	%r710, %r67, 8;
	or.b32  	%r69, %r710, -2147483648;
	shr.u32 	%r70, %r68, 5;
	mov.u32 	%r1831, 0;
	mov.u64 	%rd1335, __cudart_i2opi_f;
	mov.u64 	%rd1336, %rd1;
	mov.u32 	%r1832, %r1831;

$L__BB0_167:
	.pragma "nounroll";
	mov.u32 	%r72, %r1832;
	ld.global.nc.u32 	%r713, [%rd1335];
	// begin inline asm
	{
	mad.lo.cc.u32   %r711, %r713, %r69, %r72;
	madc.hi.u32     %r1832, %r713, %r69,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1336], %r711;
	add.s64 	%rd1336, %rd1336, 4;
	add.s64 	%rd1335, %rd1335, 4;
	add.s32 	%r1831, %r1831, 1;
	setp.ne.s32 	%p287, %r1831, 6;
	@%p287 bra 	$L__BB0_167;

	mov.u32 	%r718, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r716, %r718, %r69, %r72;
	madc.hi.u32     %r717, %r718, %r69,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r717;
	mov.u32 	%r721, 4;
	sub.s32 	%r75, %r721, %r70;
	mov.u32 	%r722, 6;
	sub.s32 	%r723, %r722, %r70;
	mul.wide.s32 	%rd682, %r723, 4;
	add.s64 	%rd683, %rd1, %rd682;
	ld.local.u32 	%r1833, [%rd683];
	ld.local.u32 	%r1834, [%rd683+-4];
	and.b32  	%r78, %r68, 31;
	setp.eq.s32 	%p288, %r78, 0;
	@%p288 bra 	$L__BB0_170;

	mov.u32 	%r724, 32;
	sub.s32 	%r725, %r724, %r78;
	shr.u32 	%r726, %r1834, %r725;
	shl.b32 	%r727, %r1833, %r78;
	add.s32 	%r1833, %r726, %r727;
	mul.wide.s32 	%rd684, %r75, 4;
	add.s64 	%rd685, %rd1, %rd684;
	ld.local.u32 	%r728, [%rd685];
	shr.u32 	%r729, %r728, %r725;
	shl.b32 	%r730, %r1834, %r78;
	add.s32 	%r1834, %r729, %r730;

$L__BB0_170:
	and.b32  	%r731, %r67, -2147483648;
	shr.u32 	%r732, %r1834, 30;
	shl.b32 	%r733, %r1833, 2;
	or.b32  	%r734, %r732, %r733;
	shr.u32 	%r735, %r734, 31;
	shr.u32 	%r736, %r1833, 30;
	add.s32 	%r737, %r735, %r736;
	neg.s32 	%r738, %r737;
	setp.eq.s32 	%p289, %r731, 0;
	selp.b32 	%r1835, %r737, %r738, %p289;
	setp.ne.s32 	%p290, %r735, 0;
	xor.b32  	%r739, %r731, -2147483648;
	selp.b32 	%r740, %r739, %r731, %p290;
	selp.b32 	%r741, -1, 0, %p290;
	xor.b32  	%r742, %r734, %r741;
	shl.b32 	%r743, %r1834, 2;
	xor.b32  	%r744, %r743, %r741;
	cvt.u64.u32 	%rd686, %r742;
	cvt.u64.u32 	%rd687, %r744;
	bfi.b64 	%rd688, %rd686, %rd687, 32, 32;
	cvt.rn.f64.s64 	%fd5, %rd688;
	mul.f64 	%fd6, %fd5, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2159, %fd6;
	setp.eq.s32 	%p291, %r740, 0;
	neg.f32 	%f2160, %f2159;
	selp.f32 	%f5712, %f2159, %f2160, %p291;

$L__BB0_172:
	mul.f32 	%f2162, %f231, 0f3F22F983;
	cvt.rni.s32.f32 	%r1840, %f2162;
	cvt.rn.f32.s32 	%f2163, %r1840;
	fma.rn.f32 	%f2165, %f2163, %f2154, %f231;
	fma.rn.f32 	%f2167, %f2163, %f2156, %f2165;
	fma.rn.f32 	%f5713, %f2163, %f2158, %f2167;
	abs.f32 	%f238, %f231;
	setp.leu.f32 	%p292, %f238, 0f47CE4780;
	@%p292 bra 	$L__BB0_180;

	setp.eq.f32 	%p293, %f238, 0f7F800000;
	@%p293 bra 	$L__BB0_179;
	bra.uni 	$L__BB0_174;

$L__BB0_179:
	mov.f32 	%f2171, 0f00000000;
	mul.rn.f32 	%f5713, %f231, %f2171;
	bra.uni 	$L__BB0_180;

$L__BB0_139:
	mov.b32 	%r25, %f197;
	bfe.u32 	%r592, %r25, 23, 8;
	add.s32 	%r26, %r592, -128;
	shl.b32 	%r593, %r25, 8;
	or.b32  	%r27, %r593, -2147483648;
	shr.u32 	%r28, %r26, 5;
	mov.u32 	%r1821, 0;
	mov.u64 	%rd1331, __cudart_i2opi_f;
	mov.u64 	%rd1332, %rd1;
	mov.u32 	%r1822, %r1821;

$L__BB0_140:
	.pragma "nounroll";
	mov.u32 	%r30, %r1822;
	ld.global.nc.u32 	%r596, [%rd1331];
	// begin inline asm
	{
	mad.lo.cc.u32   %r594, %r596, %r27, %r30;
	madc.hi.u32     %r1822, %r596, %r27,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1332], %r594;
	add.s64 	%rd1332, %rd1332, 4;
	add.s64 	%rd1331, %rd1331, 4;
	add.s32 	%r1821, %r1821, 1;
	setp.ne.s32 	%p246, %r1821, 6;
	@%p246 bra 	$L__BB0_140;

	mov.u32 	%r601, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r599, %r601, %r27, %r30;
	madc.hi.u32     %r600, %r601, %r27,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r600;
	mov.u32 	%r604, 4;
	sub.s32 	%r33, %r604, %r28;
	mov.u32 	%r605, 6;
	sub.s32 	%r606, %r605, %r28;
	mul.wide.s32 	%rd648, %r606, 4;
	add.s64 	%rd649, %rd1, %rd648;
	ld.local.u32 	%r1823, [%rd649];
	ld.local.u32 	%r1824, [%rd649+-4];
	and.b32  	%r36, %r26, 31;
	setp.eq.s32 	%p247, %r36, 0;
	@%p247 bra 	$L__BB0_143;

	mov.u32 	%r607, 32;
	sub.s32 	%r608, %r607, %r36;
	shr.u32 	%r609, %r1824, %r608;
	shl.b32 	%r610, %r1823, %r36;
	add.s32 	%r1823, %r609, %r610;
	mul.wide.s32 	%rd650, %r33, 4;
	add.s64 	%rd651, %rd1, %rd650;
	ld.local.u32 	%r611, [%rd651];
	shr.u32 	%r612, %r611, %r608;
	shl.b32 	%r613, %r1824, %r36;
	add.s32 	%r1824, %r612, %r613;

$L__BB0_143:
	and.b32  	%r614, %r25, -2147483648;
	shr.u32 	%r615, %r1824, 30;
	shl.b32 	%r616, %r1823, 2;
	or.b32  	%r617, %r615, %r616;
	shr.u32 	%r618, %r617, 31;
	shr.u32 	%r619, %r1823, 30;
	add.s32 	%r620, %r618, %r619;
	neg.s32 	%r621, %r620;
	setp.eq.s32 	%p248, %r614, 0;
	selp.b32 	%r1825, %r620, %r621, %p248;
	setp.ne.s32 	%p249, %r618, 0;
	xor.b32  	%r622, %r614, -2147483648;
	selp.b32 	%r623, %r622, %r614, %p249;
	selp.b32 	%r624, -1, 0, %p249;
	xor.b32  	%r625, %r617, %r624;
	shl.b32 	%r626, %r1824, 2;
	xor.b32  	%r627, %r626, %r624;
	cvt.u64.u32 	%rd652, %r625;
	cvt.u64.u32 	%rd653, %r627;
	bfi.b64 	%rd654, %rd652, %rd653, 32, 32;
	cvt.rn.f64.s64 	%fd1, %rd654;
	mul.f64 	%fd2, %fd1, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1972, %fd2;
	setp.eq.s32 	%p250, %r623, 0;
	neg.f32 	%f1973, %f1972;
	selp.f32 	%f5708, %f1972, %f1973, %p250;

$L__BB0_145:
	mul.f32 	%f1975, %f198, 0f3F22F983;
	cvt.rni.s32.f32 	%r1830, %f1975;
	cvt.rn.f32.s32 	%f1976, %r1830;
	fma.rn.f32 	%f1978, %f1976, %f1967, %f198;
	fma.rn.f32 	%f1980, %f1976, %f1969, %f1978;
	fma.rn.f32 	%f5709, %f1976, %f1971, %f1980;
	abs.f32 	%f205, %f198;
	setp.leu.f32 	%p251, %f205, 0f47CE4780;
	@%p251 bra 	$L__BB0_153;

	setp.eq.f32 	%p252, %f205, 0f7F800000;
	@%p252 bra 	$L__BB0_152;
	bra.uni 	$L__BB0_147;

$L__BB0_152:
	mov.f32 	%f1984, 0f00000000;
	mul.rn.f32 	%f5709, %f198, %f1984;
	bra.uni 	$L__BB0_153;

$L__BB0_174:
	mov.b32 	%r86, %f231;
	bfe.u32 	%r747, %r86, 23, 8;
	add.s32 	%r87, %r747, -128;
	shl.b32 	%r748, %r86, 8;
	or.b32  	%r88, %r748, -2147483648;
	shr.u32 	%r89, %r87, 5;
	mov.u32 	%r1836, 0;
	mov.u64 	%rd1337, __cudart_i2opi_f;
	mov.u64 	%rd1338, %rd1;
	mov.u32 	%r1837, %r1836;

$L__BB0_175:
	.pragma "nounroll";
	mov.u32 	%r91, %r1837;
	ld.global.nc.u32 	%r751, [%rd1337];
	// begin inline asm
	{
	mad.lo.cc.u32   %r749, %r751, %r88, %r91;
	madc.hi.u32     %r1837, %r751, %r88,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1338], %r749;
	add.s64 	%rd1338, %rd1338, 4;
	add.s64 	%rd1337, %rd1337, 4;
	add.s32 	%r1836, %r1836, 1;
	setp.ne.s32 	%p294, %r1836, 6;
	@%p294 bra 	$L__BB0_175;

	mov.u32 	%r756, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r754, %r756, %r88, %r91;
	madc.hi.u32     %r755, %r756, %r88,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r755;
	mov.u32 	%r759, 4;
	sub.s32 	%r94, %r759, %r89;
	mov.u32 	%r760, 6;
	sub.s32 	%r761, %r760, %r89;
	mul.wide.s32 	%rd690, %r761, 4;
	add.s64 	%rd691, %rd1, %rd690;
	ld.local.u32 	%r1838, [%rd691];
	ld.local.u32 	%r1839, [%rd691+-4];
	and.b32  	%r97, %r87, 31;
	setp.eq.s32 	%p295, %r97, 0;
	@%p295 bra 	$L__BB0_178;

	mov.u32 	%r762, 32;
	sub.s32 	%r763, %r762, %r97;
	shr.u32 	%r764, %r1839, %r763;
	shl.b32 	%r765, %r1838, %r97;
	add.s32 	%r1838, %r764, %r765;
	mul.wide.s32 	%rd692, %r94, 4;
	add.s64 	%rd693, %rd1, %rd692;
	ld.local.u32 	%r766, [%rd693];
	shr.u32 	%r767, %r766, %r763;
	shl.b32 	%r768, %r1839, %r97;
	add.s32 	%r1839, %r767, %r768;

$L__BB0_178:
	and.b32  	%r769, %r86, -2147483648;
	shr.u32 	%r770, %r1839, 30;
	shl.b32 	%r771, %r1838, 2;
	or.b32  	%r772, %r770, %r771;
	shr.u32 	%r773, %r772, 31;
	shr.u32 	%r774, %r1838, 30;
	add.s32 	%r775, %r773, %r774;
	neg.s32 	%r776, %r775;
	setp.eq.s32 	%p296, %r769, 0;
	selp.b32 	%r1840, %r775, %r776, %p296;
	setp.ne.s32 	%p297, %r773, 0;
	xor.b32  	%r777, %r769, -2147483648;
	selp.b32 	%r778, %r777, %r769, %p297;
	selp.b32 	%r779, -1, 0, %p297;
	xor.b32  	%r780, %r772, %r779;
	shl.b32 	%r781, %r1839, 2;
	xor.b32  	%r782, %r781, %r779;
	cvt.u64.u32 	%rd694, %r780;
	cvt.u64.u32 	%rd695, %r782;
	bfi.b64 	%rd696, %rd694, %rd695, 32, 32;
	cvt.rn.f64.s64 	%fd7, %rd696;
	mul.f64 	%fd8, %fd7, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f2169, %fd8;
	setp.eq.s32 	%p298, %r778, 0;
	neg.f32 	%f2170, %f2169;
	selp.f32 	%f5713, %f2169, %f2170, %p298;

$L__BB0_180:
	mov.f32 	%f5421, 0f3F800000;
	setp.lt.f32 	%p299, %f217, 0f00000000;
	mov.f32 	%f2172, 0f00000000;
	selp.f32 	%f2173, 0fBF800000, 0f3F800000, %p299;
	mul.f32 	%f242, %f217, %f2173;
	mul.f32 	%f2175, %f5712, %f5712;
	mov.f32 	%f2176, 0fBAB607ED;
	mov.f32 	%f2177, 0f37CBAC00;
	fma.rn.f32 	%f2178, %f2177, %f2175, %f2176;
	mov.f32 	%f2179, 0f3D2AAABB;
	fma.rn.f32 	%f2180, %f2178, %f2175, %f2179;
	mov.f32 	%f2181, 0fBEFFFFFF;
	fma.rn.f32 	%f2182, %f2180, %f2175, %f2181;
	fma.rn.f32 	%f2183, %f2182, %f2175, %f5421;
	mov.f32 	%f2184, 0f3C0885E4;
	mov.f32 	%f2185, 0fB94D4153;
	fma.rn.f32 	%f2186, %f2185, %f2175, %f2184;
	mov.f32 	%f2187, 0fBE2AAAA8;
	fma.rn.f32 	%f2188, %f2186, %f2175, %f2187;
	fma.rn.f32 	%f2189, %f2175, %f5712, %f2172;
	fma.rn.f32 	%f2190, %f2188, %f2189, %f5712;
	and.b32  	%r783, %r1835, 1;
	setp.eq.b32 	%p300, %r783, 1;
	selp.f32 	%f2191, %f2183, %f2190, %p300;
	selp.f32 	%f2192, %f2190, %f2183, %p300;
	neg.f32 	%f2193, %f2191;
	and.b32  	%r784, %r1835, 2;
	setp.eq.s32 	%p301, %r784, 0;
	selp.f32 	%f2194, %f2191, %f2193, %p301;
	neg.f32 	%f2195, %f2192;
	add.s32 	%r785, %r1835, 1;
	and.b32  	%r786, %r785, 2;
	setp.eq.s32 	%p302, %r786, 0;
	selp.f32 	%f2196, %f2192, %f2195, %p302;
	mul.f32 	%f2197, %f5713, %f5713;
	fma.rn.f32 	%f2198, %f2177, %f2197, %f2176;
	fma.rn.f32 	%f2199, %f2198, %f2197, %f2179;
	fma.rn.f32 	%f2200, %f2199, %f2197, %f2181;
	fma.rn.f32 	%f2201, %f2200, %f2197, %f5421;
	fma.rn.f32 	%f2202, %f2197, %f5713, %f2172;
	fma.rn.f32 	%f2203, %f2185, %f2197, %f2184;
	fma.rn.f32 	%f2204, %f2203, %f2197, %f2187;
	fma.rn.f32 	%f2205, %f2204, %f2202, %f5713;
	and.b32  	%r787, %r1840, 1;
	setp.eq.b32 	%p303, %r787, 1;
	selp.f32 	%f2206, %f2201, %f2205, %p303;
	selp.f32 	%f2207, %f2205, %f2201, %p303;
	and.b32  	%r788, %r1840, 2;
	setp.eq.s32 	%p304, %r788, 0;
	neg.f32 	%f2208, %f2206;
	selp.f32 	%f2209, %f2206, %f2208, %p304;
	add.s32 	%r789, %r1840, 1;
	and.b32  	%r790, %r789, 2;
	setp.eq.s32 	%p305, %r790, 0;
	neg.f32 	%f2210, %f2207;
	selp.f32 	%f2211, %f2207, %f2210, %p305;
	mov.b32 	%r791, %f2211;
	neg.f32 	%f2212, %f2209;
	mov.b32 	%r792, %f2209;
	cvt.u64.u32 	%rd697, %r792;
	cvt.u64.u32 	%rd698, %r791;
	bfi.b64 	%rd133, %rd697, %rd698, 32, 32;
	mov.b32 	%r793, %f2212;
	cvt.u64.u32 	%rd699, %r793;
	bfi.b64 	%rd134, %rd698, %rd699, 32, 32;
	mul.f32 	%f2213, %f2173, %f2194;
	mov.b32 	%r794, %f2213;
	cvt.u64.u32 	%rd700, %r794;
	mov.b32 	%r795, %f2196;
	cvt.u64.u32 	%rd701, %r795;
	bfi.b64 	%rd135, %rd700, %rd701, 32, 32;
	neg.f32 	%f2214, %f2194;
	mov.b32 	%r796, %f2214;
	mul.f32 	%f2215, %f2173, %f2196;
	mov.b32 	%r797, %f2215;
	cvt.u64.u32 	%rd702, %r797;
	cvt.u64.u32 	%rd703, %r796;
	bfi.b64 	%rd136, %rd702, %rd703, 32, 32;
	mul.f32 	%f2216, %f216, 0f4B000000;
	setp.lt.f32 	%p306, %f216, 0f00800000;
	selp.f32 	%f243, %f2216, %f216, %p306;
	selp.f32 	%f2217, 0fC1B80000, 0f00000000, %p306;
	mov.b32 	%r798, %f243;
	add.s32 	%r799, %r798, -1059760811;
	and.b32  	%r800, %r799, -8388608;
	sub.s32 	%r801, %r798, %r800;
	mov.b32 	%f2218, %r801;
	cvt.rn.f32.s32 	%f2219, %r800;
	mov.f32 	%f2220, 0f34000000;
	fma.rn.f32 	%f2221, %f2219, %f2220, %f2217;
	add.f32 	%f2222, %f2218, 0fBF800000;
	mov.f32 	%f2223, 0f3E1039F6;
	mov.f32 	%f2224, 0fBE055027;
	fma.rn.f32 	%f2225, %f2224, %f2222, %f2223;
	mov.f32 	%f2226, 0fBDF8CDCC;
	fma.rn.f32 	%f2227, %f2225, %f2222, %f2226;
	mov.f32 	%f2228, 0f3E0F2955;
	fma.rn.f32 	%f2229, %f2227, %f2222, %f2228;
	mov.f32 	%f2230, 0fBE2AD8B9;
	fma.rn.f32 	%f2231, %f2229, %f2222, %f2230;
	mov.f32 	%f2232, 0f3E4CED0B;
	fma.rn.f32 	%f2233, %f2231, %f2222, %f2232;
	mov.f32 	%f2234, 0fBE7FFF22;
	fma.rn.f32 	%f2235, %f2233, %f2222, %f2234;
	mov.f32 	%f2236, 0f3EAAAA78;
	fma.rn.f32 	%f2237, %f2235, %f2222, %f2236;
	mov.f32 	%f2238, 0fBF000000;
	fma.rn.f32 	%f2239, %f2237, %f2222, %f2238;
	mul.f32 	%f2240, %f2222, %f2239;
	fma.rn.f32 	%f2241, %f2240, %f2222, %f2222;
	mov.f32 	%f2242, 0f3F317218;
	fma.rn.f32 	%f5714, %f2221, %f2242, %f2241;
	setp.lt.u32 	%p307, %r798, 2139095040;
	@%p307 bra 	$L__BB0_182;

	mov.f32 	%f2243, 0f7F800000;
	fma.rn.f32 	%f5714, %f243, %f2243, %f2243;

$L__BB0_182:
	setp.eq.f32 	%p308, %f243, 0f00000000;
	selp.f32 	%f247, 0fFF800000, %f5714, %p308;
	mul.f32 	%f2244, %f242, 0f4B000000;
	setp.lt.f32 	%p309, %f242, 0f00800000;
	selp.f32 	%f248, %f2244, %f242, %p309;
	selp.f32 	%f2245, 0fC1B80000, 0f00000000, %p309;
	mov.b32 	%r802, %f248;
	add.s32 	%r803, %r802, -1059760811;
	and.b32  	%r804, %r803, -8388608;
	sub.s32 	%r805, %r802, %r804;
	mov.b32 	%f2246, %r805;
	cvt.rn.f32.s32 	%f2247, %r804;
	fma.rn.f32 	%f2249, %f2247, %f2220, %f2245;
	add.f32 	%f2250, %f2246, 0fBF800000;
	fma.rn.f32 	%f2253, %f2224, %f2250, %f2223;
	fma.rn.f32 	%f2255, %f2253, %f2250, %f2226;
	fma.rn.f32 	%f2257, %f2255, %f2250, %f2228;
	fma.rn.f32 	%f2259, %f2257, %f2250, %f2230;
	fma.rn.f32 	%f2261, %f2259, %f2250, %f2232;
	fma.rn.f32 	%f2263, %f2261, %f2250, %f2234;
	fma.rn.f32 	%f2265, %f2263, %f2250, %f2236;
	fma.rn.f32 	%f2267, %f2265, %f2250, %f2238;
	mul.f32 	%f2268, %f2250, %f2267;
	fma.rn.f32 	%f2269, %f2268, %f2250, %f2250;
	fma.rn.f32 	%f5715, %f2249, %f2242, %f2269;
	setp.lt.u32 	%p310, %r802, 2139095040;
	@%p310 bra 	$L__BB0_184;

	mov.f32 	%f2271, 0f7F800000;
	fma.rn.f32 	%f5715, %f248, %f2271, %f2271;

$L__BB0_184:
	setp.eq.f32 	%p311, %f248, 0f00000000;
	selp.f32 	%f252, 0fFF800000, %f5715, %p311;
	mov.b32 	%r806, %f252;
	cvt.u64.u32 	%rd706, %r806;
	mov.b32 	%r807, %f247;
	cvt.u64.u32 	%rd707, %r807;
	bfi.b64 	%rd708, %rd706, %rd707, 32, 32;
	add.u64 	%rd710, %SPL, 16;
	mov.u64 	%rd1339, 0;
	st.local.u64 	[%rd710], %rd708;
	add.u64 	%rd711, %SP, 96;
	add.u64 	%rd712, %SPL, 96;
	st.local.u64 	[%rd712], %rd1339;
	add.u64 	%rd1341, %SP, 0;
	cvta.to.local.u64 	%rd714, %rd1341;
	mov.u64 	%rd1343, 1;
	st.local.u64 	[%rd714], %rd1343;
	setp.le.f32 	%p312, %f252, %f247;
	setp.ge.f32 	%p313, %f252, %f247;
	selp.b16 	%rs13, 1, 2, %p313;
	setp.ltu.f32 	%p314, %f252, %f247;
	selp.b16 	%rs14, -1, 0, %p314;
	selp.b16 	%rs15, %rs14, %rs13, %p312;
	setp.ne.s16 	%p315, %rs15, -1;
	mov.f32 	%f5716, %f252;
	mov.u64 	%rd1340, %rd1343;
	@%p315 bra 	$L__BB0_186;

	add.u64 	%rd718, %SPL, 0;
	mov.u64 	%rd1340, 0;
	st.local.u64 	[%rd718], %rd1340;
	add.u64 	%rd720, %SPL, 96;
	mov.u64 	%rd1339, 1;
	st.local.u64 	[%rd720], %rd1339;
	mov.f32 	%f5716, %f247;

$L__BB0_186:
	setp.ge.f32 	%p316, %f252, %f5716;
	selp.b16 	%rs16, 1, 2, %p316;
	setp.ltu.f32 	%p317, %f252, %f5716;
	selp.b16 	%rs17, -1, 0, %p317;
	setp.le.f32 	%p318, %f252, %f5716;
	selp.b16 	%rs18, %rs17, %rs16, %p318;
	setp.ne.s16 	%p319, %rs18, -1;
	mov.u64 	%rd1342, %rd1340;
	@%p319 bra 	$L__BB0_190;

	shl.b64 	%rd725, %rd1339, 2;
	add.s64 	%rd726, %rd710, %rd725;
	ld.local.f32 	%f2272, [%rd726];
	setp.le.f32 	%p320, %f252, %f2272;
	setp.ge.f32 	%p321, %f252, %f2272;
	selp.b16 	%rs19, 1, 2, %p321;
	setp.ltu.f32 	%p322, %f252, %f2272;
	selp.b16 	%rs20, -1, 0, %p322;
	selp.b16 	%rs21, %rs20, %rs19, %p320;
	setp.ne.s16 	%p323, %rs21, -1;
	@%p323 bra 	$L__BB0_189;

	add.u64 	%rd729, %SPL, 0;
	st.local.u64 	[%rd729], %rd1339;
	mov.u64 	%rd1341, %rd711;

$L__BB0_189:
	cvta.to.local.u64 	%rd730, %rd1341;
	mov.u64 	%rd731, 1;
	st.local.u64 	[%rd730], %rd731;
	ld.local.u64 	%rd1342, [%rd714];
	mov.u64 	%rd1343, %rd1340;

$L__BB0_190:
	ld.f32 	%f254, [%rd124];
	add.f32 	%f2273, %f254, 0fBF800000;
	ld.global.f32 	%f255, [%rd87+48];
	sub.f32 	%f256, %f255, %f2273;
	add.f32 	%f2274, %f247, 0f00000000;
	add.f32 	%f257, %f2274, %f252;
	shl.b64 	%rd736, %rd1343, 2;
	add.s64 	%rd143, %rd710, %rd736;
	ld.local.f32 	%f258, [%rd143];
	add.f32 	%f259, %f213, %f213;
	mul.f32 	%f2275, %f259, %f258;
	fma.rn.f32 	%f2276, %f212, %f257, %f2275;
	setp.gtu.f32 	%p324, %f2276, %f256;
	@%p324 bra 	$L__BB0_192;
	bra.uni 	$L__BB0_349;

$L__BB0_192:
	add.f32 	%f260, %f212, %f259;
	setp.gt.u64 	%p325, %rd1342, 1;
	@%p325 bra 	$L__BB0_197;

	shl.b64 	%rd739, %rd1342, 2;
	add.s64 	%rd740, %rd710, %rd739;
	ld.local.f32 	%f2277, [%rd740];
	sub.f32 	%f2278, %f257, %f258;
	mul.f32 	%f261, %f212, %f2278;
	fma.rn.f32 	%f2279, %f260, %f2277, %f261;
	setp.gtu.f32 	%p326, %f2279, %f256;
	@%p326 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_194;

$L__BB0_195:
	fma.rn.f32 	%f2282, %f212, 0f40400000, %f259;
	div.rn.f32 	%f5717, %f256, %f2282;
	mov.b32 	%r808, %f5717;
	st.local.v2.f32 	[%rd710], {%f5717, %f5717};
	mov.b64 	%rd1344, {%r808, %r808};
	bra.uni 	$L__BB0_196;

$L__BB0_194:
	sub.f32 	%f2280, %f256, %f261;
	div.rn.f32 	%f2281, %f2280, %f260;
	st.local.f32 	[%rd143], %f2281;
	ld.local.f32 	%f5717, [%rd710+4];
	ld.local.u64 	%rd1344, [%rd710];

$L__BB0_196:
	mov.f32 	%f5629, 0f3FB8AA3B;
	cvt.u32.u64 	%r809, %rd1344;
	mov.b32 	%f2283, %r809;
	shr.u64 	%rd745, %rd1344, 32;
	cvt.u32.u64 	%r810, %rd745;
	mov.b32 	%f2284, %r810;
	sub.f32 	%f2285, %f247, %f2283;
	sub.f32 	%f2286, %f252, %f2284;
	mul.f32 	%f2287, %f2286, %f2286;
	fma.rn.f32 	%f2288, %f2285, %f2285, %f2287;
	add.f32 	%f2289, %f2288, 0f00000000;
	sqrt.rn.f32 	%f2290, %f2289;
	ld.global.f32 	%f2291, [%rd87+52];
	fma.rn.f32 	%f2292, %f2291, %f2290, %f254;
	min.f32 	%f2293, %f2292, %f255;
	st.f32 	[%rd124], %f2293;
	mov.f32 	%f2294, 0f3F000000;
	mov.f32 	%f2295, 0f3BBB989D;
	fma.rn.f32 	%f2296, %f2283, %f2295, %f2294;
	mov.f32 	%f2298, 0f437C0000;
	cvt.sat.f32.f32 	%f2299, %f2296;
	mov.f32 	%f2300, 0f4B400001;
	fma.rm.f32 	%f2301, %f2299, %f2298, %f2300;
	add.f32 	%f2302, %f2301, 0fCB40007F;
	neg.f32 	%f2303, %f2302;
	fma.rn.f32 	%f2304, %f2283, %f5629, %f2303;
	mov.f32 	%f2305, 0f32A57060;
	fma.rn.f32 	%f2306, %f2283, %f2305, %f2304;
	mov.b32 	%r811, %f2301;
	shl.b32 	%r812, %r811, 23;
	mov.b32 	%f2307, %r812;
	ex2.approx.ftz.f32 	%f2308, %f2306;
	mul.f32 	%f2309, %f2308, %f2307;
	fma.rn.f32 	%f2310, %f5717, %f2295, %f2294;
	cvt.sat.f32.f32 	%f2311, %f2310;
	fma.rm.f32 	%f2312, %f2311, %f2298, %f2300;
	add.f32 	%f2313, %f2312, 0fCB40007F;
	neg.f32 	%f2314, %f2313;
	fma.rn.f32 	%f2315, %f5717, %f5629, %f2314;
	fma.rn.f32 	%f2316, %f5717, %f2305, %f2315;
	mov.b32 	%r813, %f2312;
	shl.b32 	%r814, %r813, 23;
	mov.b32 	%f2317, %r814;
	ex2.approx.ftz.f32 	%f2318, %f2316;
	mul.f32 	%f2319, %f2318, %f2317;
	mov.b64 	{%r815, %r816}, %rd134;
	mov.b64 	{%r817, %r818}, %rd133;
	mov.b32 	%f2320, %r817;
	mul.f32 	%f2321, %f2320, %f2309;
	mov.b32 	%f2322, %r818;
	mul.f32 	%f2323, %f2322, %f2309;
	mov.b32 	%f2324, %r815;
	mul.f32 	%f2325, %f2324, %f2319;
	mov.b32 	%f2326, %r816;
	mul.f32 	%f2327, %f2326, %f2319;
	mov.b64 	{%r819, %r820}, %rd136;
	mov.b64 	{%r821, %r822}, %rd135;
	mov.b32 	%f2328, %r821;
	mov.b32 	%f2329, %r822;
	mul.f32 	%f2330, %f2329, %f2325;
	mul.f32 	%f2331, %f2329, %f2327;
	fma.rn.f32 	%f5755, %f2328, %f2323, %f2331;
	mov.b32 	%f2332, %r819;
	mov.b32 	%f2333, %r820;
	mul.f32 	%f2334, %f2333, %f2325;
	fma.rn.f32 	%f5754, %f2332, %f2321, %f2334;
	mul.f32 	%f2335, %f2333, %f2327;
	fma.rn.f32 	%f2336, %f2332, %f2323, %f2335;
	fma.rn.f32 	%f2337, %f2328, %f2321, %f2330;
	st.local.v4.f32 	[%rd534], {%f2337, %f5755, %f5754, %f2336};
	bra.uni 	$L__BB0_349;

$L__BB0_147:
	mov.b32 	%r44, %f198;
	bfe.u32 	%r630, %r44, 23, 8;
	add.s32 	%r45, %r630, -128;
	shl.b32 	%r631, %r44, 8;
	or.b32  	%r46, %r631, -2147483648;
	shr.u32 	%r47, %r45, 5;
	mov.u32 	%r1826, 0;
	mov.u64 	%rd1333, __cudart_i2opi_f;
	mov.u64 	%rd1334, %rd1;
	mov.u32 	%r1827, %r1826;

$L__BB0_148:
	.pragma "nounroll";
	mov.u32 	%r49, %r1827;
	ld.global.nc.u32 	%r634, [%rd1333];
	// begin inline asm
	{
	mad.lo.cc.u32   %r632, %r634, %r46, %r49;
	madc.hi.u32     %r1827, %r634, %r46,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1334], %r632;
	add.s64 	%rd1334, %rd1334, 4;
	add.s64 	%rd1333, %rd1333, 4;
	add.s32 	%r1826, %r1826, 1;
	setp.ne.s32 	%p253, %r1826, 6;
	@%p253 bra 	$L__BB0_148;

	mov.u32 	%r639, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r637, %r639, %r46, %r49;
	madc.hi.u32     %r638, %r639, %r46,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r638;
	mov.u32 	%r642, 4;
	sub.s32 	%r52, %r642, %r47;
	mov.u32 	%r643, 6;
	sub.s32 	%r644, %r643, %r47;
	mul.wide.s32 	%rd656, %r644, 4;
	add.s64 	%rd657, %rd1, %rd656;
	ld.local.u32 	%r1828, [%rd657];
	ld.local.u32 	%r1829, [%rd657+-4];
	and.b32  	%r55, %r45, 31;
	setp.eq.s32 	%p254, %r55, 0;
	@%p254 bra 	$L__BB0_151;

	mov.u32 	%r645, 32;
	sub.s32 	%r646, %r645, %r55;
	shr.u32 	%r647, %r1829, %r646;
	shl.b32 	%r648, %r1828, %r55;
	add.s32 	%r1828, %r647, %r648;
	mul.wide.s32 	%rd658, %r52, 4;
	add.s64 	%rd659, %rd1, %rd658;
	ld.local.u32 	%r649, [%rd659];
	shr.u32 	%r650, %r649, %r646;
	shl.b32 	%r651, %r1829, %r55;
	add.s32 	%r1829, %r650, %r651;

$L__BB0_151:
	and.b32  	%r652, %r44, -2147483648;
	shr.u32 	%r653, %r1829, 30;
	shl.b32 	%r654, %r1828, 2;
	or.b32  	%r655, %r653, %r654;
	shr.u32 	%r656, %r655, 31;
	shr.u32 	%r657, %r1828, 30;
	add.s32 	%r658, %r656, %r657;
	neg.s32 	%r659, %r658;
	setp.eq.s32 	%p255, %r652, 0;
	selp.b32 	%r1830, %r658, %r659, %p255;
	setp.ne.s32 	%p256, %r656, 0;
	xor.b32  	%r660, %r652, -2147483648;
	selp.b32 	%r661, %r660, %r652, %p256;
	selp.b32 	%r662, -1, 0, %p256;
	xor.b32  	%r663, %r655, %r662;
	shl.b32 	%r664, %r1829, 2;
	xor.b32  	%r665, %r664, %r662;
	cvt.u64.u32 	%rd660, %r663;
	cvt.u64.u32 	%rd661, %r665;
	bfi.b64 	%rd662, %rd660, %rd661, 32, 32;
	cvt.rn.f64.s64 	%fd3, %rd662;
	mul.f64 	%fd4, %fd3, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f1982, %fd4;
	setp.eq.s32 	%p257, %r661, 0;
	neg.f32 	%f1983, %f1982;
	selp.f32 	%f5709, %f1982, %f1983, %p257;

$L__BB0_153:
	mov.f32 	%f5628, 0f3FB8AA3B;
	mov.f32 	%f5420, 0f3F800000;
	setp.lt.f32 	%p258, %f184, 0f00000000;
	mov.f32 	%f1985, 0f00000000;
	selp.f32 	%f1986, 0fBF800000, 0f3F800000, %p258;
	mul.f32 	%f1988, %f184, %f1986;
	mul.f32 	%f1989, %f5708, %f5708;
	mov.f32 	%f1990, 0fBAB607ED;
	mov.f32 	%f1991, 0f37CBAC00;
	fma.rn.f32 	%f1992, %f1991, %f1989, %f1990;
	mov.f32 	%f1993, 0f3D2AAABB;
	fma.rn.f32 	%f1994, %f1992, %f1989, %f1993;
	mov.f32 	%f1995, 0fBEFFFFFF;
	fma.rn.f32 	%f1996, %f1994, %f1989, %f1995;
	fma.rn.f32 	%f1997, %f1996, %f1989, %f5420;
	mov.f32 	%f1998, 0f3C0885E4;
	mov.f32 	%f1999, 0fB94D4153;
	fma.rn.f32 	%f2000, %f1999, %f1989, %f1998;
	mov.f32 	%f2001, 0fBE2AAAA8;
	fma.rn.f32 	%f2002, %f2000, %f1989, %f2001;
	fma.rn.f32 	%f2003, %f1989, %f5708, %f1985;
	fma.rn.f32 	%f2004, %f2002, %f2003, %f5708;
	and.b32  	%r666, %r1825, 1;
	setp.eq.b32 	%p259, %r666, 1;
	selp.f32 	%f2005, %f1997, %f2004, %p259;
	selp.f32 	%f2006, %f2004, %f1997, %p259;
	neg.f32 	%f2007, %f2005;
	and.b32  	%r667, %r1825, 2;
	setp.eq.s32 	%p260, %r667, 0;
	selp.f32 	%f2008, %f2005, %f2007, %p260;
	neg.f32 	%f2009, %f2006;
	add.s32 	%r668, %r1825, 1;
	and.b32  	%r669, %r668, 2;
	setp.eq.s32 	%p261, %r669, 0;
	selp.f32 	%f2010, %f2006, %f2009, %p261;
	mul.f32 	%f2011, %f5709, %f5709;
	fma.rn.f32 	%f2012, %f1991, %f2011, %f1990;
	fma.rn.f32 	%f2013, %f2012, %f2011, %f1993;
	fma.rn.f32 	%f2014, %f2013, %f2011, %f1995;
	fma.rn.f32 	%f2015, %f2014, %f2011, %f5420;
	fma.rn.f32 	%f2016, %f2011, %f5709, %f1985;
	fma.rn.f32 	%f2017, %f1999, %f2011, %f1998;
	fma.rn.f32 	%f2018, %f2017, %f2011, %f2001;
	fma.rn.f32 	%f2019, %f2018, %f2016, %f5709;
	and.b32  	%r670, %r1830, 1;
	setp.eq.b32 	%p262, %r670, 1;
	selp.f32 	%f2020, %f2015, %f2019, %p262;
	selp.f32 	%f2021, %f2019, %f2015, %p262;
	and.b32  	%r671, %r1830, 2;
	setp.eq.s32 	%p263, %r671, 0;
	neg.f32 	%f2022, %f2020;
	selp.f32 	%f2023, %f2020, %f2022, %p263;
	add.s32 	%r672, %r1830, 1;
	and.b32  	%r673, %r672, 2;
	setp.eq.s32 	%p264, %r673, 0;
	neg.f32 	%f2024, %f2021;
	selp.f32 	%f2025, %f2021, %f2024, %p264;
	mov.b32 	%r674, %f2025;
	neg.f32 	%f2026, %f2023;
	mov.b32 	%r675, %f2023;
	cvt.u64.u32 	%rd663, %r675;
	mov.b32 	%r676, %f2026;
	cvt.u64.u32 	%rd664, %r676;
	cvt.u64.u32 	%rd665, %r674;
	bfi.b64 	%rd666, %rd665, %rd664, 32, 32;
	mov.b64 	{%r677, %r678}, %rd666;
	bfi.b64 	%rd667, %rd663, %rd665, 32, 32;
	mov.b64 	{%r679, %r680}, %rd667;
	mul.f32 	%f2027, %f1986, %f2008;
	mov.b32 	%r681, %f2027;
	cvt.u64.u32 	%rd668, %r681;
	mov.b32 	%r682, %f2010;
	cvt.u64.u32 	%rd669, %r682;
	neg.f32 	%f2028, %f2008;
	mov.b32 	%r683, %f2028;
	mul.f32 	%f2029, %f1986, %f2010;
	mov.b32 	%r684, %f2029;
	cvt.u64.u32 	%rd670, %r684;
	cvt.u64.u32 	%rd671, %r683;
	bfi.b64 	%rd672, %rd670, %rd671, 32, 32;
	mov.b64 	{%r685, %r686}, %rd672;
	bfi.b64 	%rd673, %rd668, %rd669, 32, 32;
	mov.b64 	{%r687, %r688}, %rd673;
	ld.global.f32 	%f2030, [%rd87+40];
	sub.f32 	%f2031, %f5420, %f2030;
	max.f32 	%f2032, %f183, %f2031;
	ld.global.f32 	%f2033, [%rd87+44];
	add.f32 	%f2034, %f2033, 0f3F800000;
	min.f32 	%f2035, %f2032, %f2034;
	max.f32 	%f2036, %f1988, %f2031;
	min.f32 	%f2037, %f2036, %f2034;
	mul.f32 	%f2038, %f2035, %f2037;
	mul.f32 	%f2039, %f183, %f1988;
	div.rn.f32 	%f2040, %f2039, %f2038;
	mul.f32 	%f5756, %f5756, %f2040;
	sub.f32 	%f2041, %f5420, %f5756;
	ld.global.f32 	%f2042, [%rd87+48];
	mul.f32 	%f2043, %f2042, %f2041;
	mov.f32 	%f2044, 0f3F000000;
	mov.f32 	%f2045, 0f3BBB989D;
	fma.rn.f32 	%f2046, %f2043, %f2045, %f2044;
	mov.f32 	%f2048, 0f437C0000;
	cvt.sat.f32.f32 	%f2049, %f2046;
	mov.f32 	%f2050, 0f4B400001;
	fma.rm.f32 	%f2051, %f2049, %f2048, %f2050;
	add.f32 	%f2052, %f2051, 0fCB40007F;
	neg.f32 	%f2053, %f2052;
	fma.rn.f32 	%f2054, %f2043, %f5628, %f2053;
	mov.f32 	%f2055, 0f32A57060;
	fma.rn.f32 	%f2056, %f2043, %f2055, %f2054;
	mov.b32 	%r689, %f2051;
	shl.b32 	%r690, %r689, 23;
	mov.b32 	%f2057, %r690;
	ex2.approx.ftz.f32 	%f2058, %f2056;
	mul.f32 	%f2059, %f2058, %f2057;
	st.f32 	[%rd115], %f2059;
	mov.b32 	%f2060, %r679;
	mul.f32 	%f2061, %f2035, %f2060;
	mov.b32 	%f2062, %r680;
	mul.f32 	%f2063, %f2035, %f2062;
	mov.b32 	%f2064, %r677;
	mul.f32 	%f2065, %f2037, %f2064;
	mov.b32 	%f2066, %r678;
	mul.f32 	%f2067, %f2037, %f2066;
	mov.b32 	%f2068, %r687;
	mov.b32 	%f2069, %r688;
	mul.f32 	%f2070, %f2069, %f2065;
	mul.f32 	%f2071, %f2069, %f2067;
	fma.rn.f32 	%f5755, %f2068, %f2063, %f2071;
	mov.b32 	%f2072, %r685;
	mov.b32 	%f2073, %r686;
	mul.f32 	%f2074, %f2073, %f2065;
	fma.rn.f32 	%f5754, %f2072, %f2061, %f2074;
	mul.f32 	%f2075, %f2073, %f2067;
	fma.rn.f32 	%f2076, %f2072, %f2063, %f2075;
	fma.rn.f32 	%f2077, %f2068, %f2061, %f2070;
	st.local.v4.f32 	[%rd534], {%f2077, %f5755, %f5754, %f2076};
	bra.uni 	$L__BB0_349;

$L__BB0_402:
	mov.b32 	%r1307, %f5772;
	xor.b32  	%r1308, %r1307, -2147483648;
	mov.b32 	%f3722, %r1308;
	selp.f32 	%f5774, %f3722, %f5772, %p12;
	setp.geu.f32 	%p594, %f555, 0f00000000;
	@%p594 bra 	$L__BB0_406;

	cvt.rn.f32.s32 	%f5518, %r224;
	cvt.rzi.f32.f32 	%f3723, %f5518;
	setp.eq.f32 	%p595, %f3723, %f5518;
	@%p595 bra 	$L__BB0_406;

	mov.f32 	%f5774, 0f7FFFFFFF;

$L__BB0_406:
	cvt.rn.f32.s32 	%f5442, %r224;
	abs.f32 	%f5441, %f5442;
	abs.f32 	%f5440, %f555;
	add.f32 	%f3726, %f5440, %f5441;
	mov.b32 	%r1313, %f3726;
	setp.lt.s32 	%p598, %r1313, 2139095040;
	@%p598 bra 	$L__BB0_413;

	cvt.rn.f32.s32 	%f5512, %r224;
	abs.f32 	%f5511, %f5512;
	abs.f32 	%f5510, %f555;
	setp.gtu.f32 	%p599, %f5510, 0f7F800000;
	setp.gtu.f32 	%p600, %f5511, 0f7F800000;
	or.pred  	%p601, %p599, %p600;
	@%p601 bra 	$L__BB0_412;
	bra.uni 	$L__BB0_408;

$L__BB0_412:
	cvt.rn.f32.s32 	%f5517, %r224;
	add.f32 	%f5774, %f555, %f5517;
	bra.uni 	$L__BB0_413;

$L__BB0_419:
	mov.b32 	%r1336, %f5779;
	xor.b32  	%r1337, %r1336, -2147483648;
	mov.b32 	%f3856, %r1337;
	selp.f32 	%f5781, %f3856, %f5779, %p13;
	setp.geu.f32 	%p620, %f589, 0f00000000;
	@%p620 bra 	$L__BB0_423;

	mov.f32 	%f5536, 0fBF800000;
	cvt.rzi.f32.f32 	%f3858, %f5536;
	setp.eq.f32 	%p621, %f3858, 0fBF800000;
	@%p621 bra 	$L__BB0_423;

	mov.f32 	%f5781, 0f7FFFFFFF;

$L__BB0_423:
	add.f32 	%f3862, %f596, 0f3F800000;
	mov.b32 	%r1340, %f3862;
	setp.lt.s32 	%p623, %r1340, 2139095040;
	@%p623 bra 	$L__BB0_428;

	setp.gtu.f32 	%p624, %f596, 0f7F800000;
	@%p624 bra 	$L__BB0_427;
	bra.uni 	$L__BB0_425;

$L__BB0_427:
	add.f32 	%f5781, %f589, 0fBF800000;
	bra.uni 	$L__BB0_428;

$L__BB0_283:
	setp.neu.f32 	%p445, %f385, 0f7F800000;
	@%p445 bra 	$L__BB0_286;

	selp.f32 	%f5738, 0fFF800000, 0f7F800000, %p10;

$L__BB0_286:
	ld.global.u8 	%rs24, [%rd87+48];
	setp.eq.s16 	%p446, %rs24, 0;
	@%p446 bra 	$L__BB0_290;

	mov.f32 	%f5410, 0fBF000000;
	div.rn.f32 	%f2972, %f312, %f383;
	setp.lt.f32 	%p447, %f2972, 0f00800000;
	mul.f32 	%f2973, %f2972, 0f4B000000;
	selp.f32 	%f396, %f2973, %f2972, %p447;
	selp.f32 	%f2974, 0fC1B80000, 0f00000000, %p447;
	mov.b32 	%r1027, %f396;
	add.s32 	%r1028, %r1027, -1059760811;
	and.b32  	%r1029, %r1028, -8388608;
	sub.s32 	%r1030, %r1027, %r1029;
	mov.b32 	%f2975, %r1030;
	cvt.rn.f32.s32 	%f2976, %r1029;
	mov.f32 	%f2977, 0f34000000;
	fma.rn.f32 	%f2978, %f2976, %f2977, %f2974;
	add.f32 	%f2979, %f2975, 0fBF800000;
	mov.f32 	%f2980, 0f3E1039F6;
	mov.f32 	%f2981, 0fBE055027;
	fma.rn.f32 	%f2982, %f2981, %f2979, %f2980;
	mov.f32 	%f2983, 0fBDF8CDCC;
	fma.rn.f32 	%f2984, %f2982, %f2979, %f2983;
	mov.f32 	%f2985, 0f3E0F2955;
	fma.rn.f32 	%f2986, %f2984, %f2979, %f2985;
	mov.f32 	%f2987, 0fBE2AD8B9;
	fma.rn.f32 	%f2988, %f2986, %f2979, %f2987;
	mov.f32 	%f2989, 0f3E4CED0B;
	fma.rn.f32 	%f2990, %f2988, %f2979, %f2989;
	mov.f32 	%f2991, 0fBE7FFF22;
	fma.rn.f32 	%f2992, %f2990, %f2979, %f2991;
	mov.f32 	%f2993, 0f3EAAAA78;
	fma.rn.f32 	%f2994, %f2992, %f2979, %f2993;
	fma.rn.f32 	%f2996, %f2994, %f2979, %f5410;
	mul.f32 	%f2997, %f2979, %f2996;
	fma.rn.f32 	%f2998, %f2997, %f2979, %f2979;
	mov.f32 	%f2999, 0f3F317218;
	fma.rn.f32 	%f5739, %f2978, %f2999, %f2998;
	setp.lt.u32 	%p448, %r1027, 2139095040;
	@%p448 bra 	$L__BB0_289;

	mov.f32 	%f3000, 0f7F800000;
	fma.rn.f32 	%f5739, %f396, %f3000, %f3000;

$L__BB0_289:
	setp.eq.f32 	%p449, %f396, 0f00000000;
	selp.f32 	%f3001, 0fFF800000, %f5739, %p449;
	add.f32 	%f5741, %f5741, %f3001;

$L__BB0_290:
	setp.eq.f32 	%p450, %f383, 0f3F800000;
	selp.f32 	%f3002, 0f3F800000, %f5738, %p450;
	mov.b64 	{%r1031, %r1032}, %rd159;
	mov.b64 	{%r1033, %r1034}, %rd158;
	mov.b32 	%f3003, %r1033;
	mul.f32 	%f3004, %f3003, %f3002;
	mov.b32 	%f3005, %r1034;
	mul.f32 	%f3006, %f3005, %f3002;
	mov.b32 	%f3007, %r1031;
	mul.f32 	%f3008, %f3007, %f3002;
	mov.b32 	%f3009, %r1032;
	mul.f32 	%f3010, %f3009, %f3002;
	mov.b64 	{%r1035, %r1036}, %rd161;
	mov.b64 	{%r1037, %r1038}, %rd160;
	mov.b32 	%f3011, %r1037;
	mov.b32 	%f3012, %r1038;
	mul.f32 	%f3013, %f3012, %f3008;
	mul.f32 	%f3014, %f3012, %f3010;
	mov.b32 	%f3015, %r1035;
	mov.b32 	%f3016, %r1036;
	mul.f32 	%f3017, %f3016, %f3008;
	mul.f32 	%f3018, %f3016, %f3010;
	fma.rn.f32 	%f3019, %f3011, %f3006, %f3014;
	mov.b32 	%r1039, %f3019;
	fma.rn.f32 	%f3020, %f3011, %f3004, %f3013;
	mov.b32 	%r1040, %f3020;
	fma.rn.f32 	%f3021, %f3015, %f3006, %f3018;
	mov.b32 	%r1041, %f3021;
	fma.rn.f32 	%f3022, %f3015, %f3004, %f3017;
	mov.b32 	%r1042, %f3022;
	mov.b64 	%rd1350, {%r1042, %r1041};
	mov.b64 	%rd1349, {%r1040, %r1039};
	bra.uni 	$L__BB0_291;

$L__BB0_295:
	setp.lt.s32 	%p461, %r147, 0;
	min.f32 	%f3045, %f411, %f410;
	max.f32 	%f3046, %f411, %f410;
	div.rn.f32 	%f3047, %f3045, %f3046;
	mul.rn.f32 	%f3048, %f3047, %f3047;
	mov.f32 	%f3049, 0fC0B59883;
	mov.f32 	%f3050, 0fBF52C7EA;
	fma.rn.f32 	%f3051, %f3048, %f3050, %f3049;
	mov.f32 	%f3052, 0fC0D21907;
	fma.rn.f32 	%f3053, %f3051, %f3048, %f3052;
	mul.f32 	%f3054, %f3048, %f3053;
	mul.f32 	%f3055, %f3047, %f3054;
	add.f32 	%f3056, %f3048, 0f41355DC0;
	mov.f32 	%f3057, 0f41E6BD60;
	fma.rn.f32 	%f3058, %f3056, %f3048, %f3057;
	mov.f32 	%f3059, 0f419D92C8;
	fma.rn.f32 	%f3060, %f3058, %f3048, %f3059;
	rcp.rn.f32 	%f3061, %f3060;
	fma.rn.f32 	%f3062, %f3055, %f3061, %f3047;
	mov.f32 	%f3063, 0f3FC90FDB;
	sub.f32 	%f3064, %f3063, %f3062;
	setp.gt.f32 	%p462, %f411, %f410;
	selp.f32 	%f3065, %f3064, %f3062, %p462;
	mov.f32 	%f3066, 0f40490FDB;
	sub.f32 	%f3067, %f3066, %f3065;
	selp.f32 	%f3068, %f3067, %f3065, %p461;
	mov.b32 	%r1048, %f3068;
	or.b32  	%r1049, %r148, %r1048;
	mov.b32 	%f3069, %r1049;
	add.f32 	%f3070, %f410, %f411;
	setp.le.f32 	%p463, %f3070, 0f7F800000;
	selp.f32 	%f5742, %f3069, %f3070, %p463;

$L__BB0_298:
	abs.f32 	%f416, %f405;
	setp.eq.f32 	%p465, %f416, 0f00000000;
	abs.f32 	%f417, %f406;
	setp.eq.f32 	%p466, %f417, 0f00000000;
	and.pred  	%p467, %p465, %p466;
	mov.b32 	%r149, %f405;
	mov.b32 	%r1055, %f406;
	and.b32  	%r150, %r1055, -2147483648;
	@%p467 bra 	$L__BB0_302;
	bra.uni 	$L__BB0_299;

$L__BB0_302:
	shr.s32 	%r1060, %r149, 31;
	and.b32  	%r1061, %r1060, 1078530011;
	or.b32  	%r1062, %r1061, %r150;
	mov.b32 	%f5743, %r1062;
	bra.uni 	$L__BB0_303;

$L__BB0_299:
	setp.eq.f32 	%p468, %f416, 0f7F800000;
	setp.eq.f32 	%p469, %f417, 0f7F800000;
	and.pred  	%p470, %p468, %p469;
	@%p470 bra 	$L__BB0_301;
	bra.uni 	$L__BB0_300;

$L__BB0_301:
	setp.lt.s32 	%p474, %r149, 0;
	selp.b32 	%r1058, 1075235812, 1061752795, %p474;
	or.b32  	%r1059, %r1058, %r150;
	mov.b32 	%f5743, %r1059;
	bra.uni 	$L__BB0_303;

$L__BB0_300:
	setp.lt.s32 	%p471, %r149, 0;
	min.f32 	%f3071, %f417, %f416;
	max.f32 	%f3072, %f417, %f416;
	div.rn.f32 	%f3073, %f3071, %f3072;
	mul.rn.f32 	%f3074, %f3073, %f3073;
	mov.f32 	%f3075, 0fC0B59883;
	mov.f32 	%f3076, 0fBF52C7EA;
	fma.rn.f32 	%f3077, %f3074, %f3076, %f3075;
	mov.f32 	%f3078, 0fC0D21907;
	fma.rn.f32 	%f3079, %f3077, %f3074, %f3078;
	mul.f32 	%f3080, %f3074, %f3079;
	mul.f32 	%f3081, %f3073, %f3080;
	add.f32 	%f3082, %f3074, 0f41355DC0;
	mov.f32 	%f3083, 0f41E6BD60;
	fma.rn.f32 	%f3084, %f3082, %f3074, %f3083;
	mov.f32 	%f3085, 0f419D92C8;
	fma.rn.f32 	%f3086, %f3084, %f3074, %f3085;
	rcp.rn.f32 	%f3087, %f3086;
	fma.rn.f32 	%f3088, %f3081, %f3087, %f3073;
	mov.f32 	%f3089, 0f3FC90FDB;
	sub.f32 	%f3090, %f3089, %f3088;
	setp.gt.f32 	%p472, %f417, %f416;
	selp.f32 	%f3091, %f3090, %f3088, %p472;
	mov.f32 	%f3092, 0f40490FDB;
	sub.f32 	%f3093, %f3092, %f3091;
	selp.f32 	%f3094, %f3093, %f3091, %p471;
	mov.b32 	%r1056, %f3094;
	or.b32  	%r1057, %r150, %r1056;
	mov.b32 	%f3095, %r1057;
	add.f32 	%f3096, %f416, %f417;
	setp.le.f32 	%p473, %f3096, 0f7F800000;
	selp.f32 	%f5743, %f3095, %f3096, %p473;

$L__BB0_303:
	sub.f32 	%f3097, %f5743, %f5742;
	mul.f32 	%f422, %f3097, 0f3F000000;
	add.f32 	%f3098, %f5742, %f5743;
	mul.f32 	%f423, %f3098, 0f3F000000;
	mul.f32 	%f3099, %f422, 0f3F22F983;
	cvt.rni.s32.f32 	%r1855, %f3099;
	cvt.rn.f32.s32 	%f3100, %r1855;
	mov.f32 	%f3101, 0fBFC90FDA;
	fma.rn.f32 	%f3102, %f3100, %f3101, %f422;
	mov.f32 	%f3103, 0fB3A22168;
	fma.rn.f32 	%f3104, %f3100, %f3103, %f3102;
	mov.f32 	%f3105, 0fA7C234C5;
	fma.rn.f32 	%f5744, %f3100, %f3105, %f3104;
	abs.f32 	%f425, %f422;
	setp.leu.f32 	%p475, %f425, 0f47CE4780;
	@%p475 bra 	$L__BB0_311;

	setp.eq.f32 	%p476, %f425, 0f7F800000;
	@%p476 bra 	$L__BB0_310;
	bra.uni 	$L__BB0_305;

$L__BB0_310:
	mov.f32 	%f3108, 0f00000000;
	mul.rn.f32 	%f5744, %f422, %f3108;
	bra.uni 	$L__BB0_311;

$L__BB0_408:
	cvt.rn.f32.s32 	%f5514, %r224;
	abs.f32 	%f5513, %f5514;
	setp.eq.f32 	%p602, %f5513, 0f7F800000;
	@%p602 bra 	$L__BB0_411;
	bra.uni 	$L__BB0_409;

$L__BB0_411:
	abs.f32 	%f5516, %f555;
	setp.gt.f32 	%p605, %f5516, 0f3F800000;
	selp.b32 	%r1317, 2139095040, 0, %p605;
	xor.b32  	%r1318, %r1317, 2139095040;
	setp.lt.s32 	%p606, %r224, 0;
	selp.b32 	%r1319, %r1318, %r1317, %p606;
	mov.b32 	%f3727, %r1319;
	setp.eq.f32 	%p607, %f555, 0fBF800000;
	selp.f32 	%f5774, 0f3F800000, %f3727, %p607;
	bra.uni 	$L__BB0_413;

$L__BB0_425:
	setp.neu.f32 	%p625, %f596, 0f7F800000;
	@%p625 bra 	$L__BB0_428;

	selp.f32 	%f5781, 0f80000000, 0f00000000, %p13;

$L__BB0_428:
	mov.f32 	%f5531, 0f00000000;
	mul.f32 	%f5530, %f5754, %f5859;
	fma.rn.f32 	%f5529, %f5770, %f5755, %f5530;
	mul.f32 	%f5528, %f5859, %f5859;
	fma.rn.f32 	%f5527, %f5755, %f5755, %f5528;
	mul.f32 	%f5526, %f5754, %f5754;
	fma.rn.f32 	%f5525, %f5770, %f5770, %f5526;
	add.u64 	%rd1288, %SPL, 0;
	setp.eq.f32 	%p626, %f589, 0f3F800000;
	mov.u32 	%r1341, 1065353216;
	selp.f32 	%f3863, 0f3F800000, %f5781, %p626;
	mul.f32 	%f3864, %f594, %f3863;
	add.f32 	%f3865, %f5525, 0f00000000;
	add.f32 	%f3866, %f3865, %f5527;
	mul.f32 	%f3867, %f3866, 0f3F000000;
	sub.f32 	%f3868, %f5525, %f3867;
	sub.f32 	%f3869, %f5527, %f3867;
	mul.f32 	%f5782, %f3868, %f3864;
	mul.f32 	%f5783, %f5529, %f3864;
	mul.f32 	%f5785, %f3869, %f3864;
	fma.rn.f32 	%f3870, %f589, %f589, 0fBF800000;
	mul.f32 	%f3871, %f590, 0f3F000000;
	mul.f32 	%f3872, %f3870, %f3871;
	add.u64 	%rd879, %SPL, 96;
	st.local.v4.f32 	[%rd879], {%f5531, %f5531, %f5531, %f5531};
	mov.u64 	%rd880, 0;
	st.local.v2.u64 	[%rd1288], {%rd880, %rd880};
	st.local.u32 	[%rd1288], %r1341;
	st.local.u32 	[%rd1288+12], %r1341;
	ld.local.v4.f32 	{%f3874, %f3875, %f3876, %f3877}, [%rd1288];
	mul.f32 	%f5786, %f3872, %f3874;
	mul.f32 	%f5787, %f3872, %f3875;
	mul.f32 	%f5788, %f3872, %f3876;
	mul.f32 	%f5789, %f3872, %f3877;
	setp.ltu.f32 	%p627, %f589, 0f3F800000;
	mov.f32 	%f5784, %f5783;
	@%p627 bra 	$L__BB0_430;

	mov.f32 	%f5532, 0f00000000;
	add.f32 	%f5782, %f5782, %f5786;
	add.f32 	%f623, %f5783, %f5787;
	add.f32 	%f5784, %f5783, %f5788;
	add.f32 	%f5785, %f5785, %f5789;
	st.local.v4.f32 	[%rd879], {%f5532, %f5532, %f5532, %f5532};
	mov.f32 	%f5783, %f623;
	mov.f32 	%f5786, %f5532;
	mov.f32 	%f5787, %f5532;
	mov.f32 	%f5788, %f5532;
	mov.f32 	%f5789, %f5532;

$L__BB0_430:
	mov.b32 	%f5535, %r10;
	mul.f32 	%f5534, %f5535, 0f3F7FBE77;
	fma.rn.f32 	%f5533, %f5534, %f5535, 0f3A83126F;
	fma.rn.f32 	%f3886, %f5533, %f5784, %f5788;
	mov.b32 	%r1342, %f3886;
	fma.rn.f32 	%f3887, %f5533, %f5785, %f5789;
	mov.b32 	%r1343, %f3887;
	fma.rn.f32 	%f3888, %f5533, %f5782, %f5786;
	mov.b32 	%r1344, %f3888;
	fma.rn.f32 	%f3889, %f5533, %f5783, %f5787;
	mov.b32 	%r1345, %f3889;
	mov.b64 	%rd1381, {%r1344, %r1345};
	mov.b64 	%rd1382, {%r1342, %r1343};
	bra.uni 	$L__BB0_463;

$L__BB0_433:
	setp.lt.s32 	%p634, %r225, 0;
	min.f32 	%f3910, %f642, %f641;
	max.f32 	%f3911, %f642, %f641;
	div.rn.f32 	%f3912, %f3910, %f3911;
	mul.rn.f32 	%f3913, %f3912, %f3912;
	mov.f32 	%f3914, 0fC0B59883;
	mov.f32 	%f3915, 0fBF52C7EA;
	fma.rn.f32 	%f3916, %f3913, %f3915, %f3914;
	mov.f32 	%f3917, 0fC0D21907;
	fma.rn.f32 	%f3918, %f3916, %f3913, %f3917;
	mul.f32 	%f3919, %f3913, %f3918;
	mul.f32 	%f3920, %f3912, %f3919;
	add.f32 	%f3921, %f3913, 0f41355DC0;
	mov.f32 	%f3922, 0f41E6BD60;
	fma.rn.f32 	%f3923, %f3921, %f3913, %f3922;
	mov.f32 	%f3924, 0f419D92C8;
	fma.rn.f32 	%f3925, %f3923, %f3913, %f3924;
	rcp.rn.f32 	%f3926, %f3925;
	fma.rn.f32 	%f3927, %f3920, %f3926, %f3912;
	mov.f32 	%f3928, 0f3FC90FDB;
	sub.f32 	%f3929, %f3928, %f3927;
	setp.gt.f32 	%p635, %f642, %f641;
	selp.f32 	%f3930, %f3929, %f3927, %p635;
	mov.f32 	%f3931, 0f40490FDB;
	sub.f32 	%f3932, %f3931, %f3930;
	selp.f32 	%f3933, %f3932, %f3930, %p634;
	mov.b32 	%r1347, %f3933;
	or.b32  	%r1348, %r226, %r1347;
	mov.b32 	%f3934, %r1348;
	add.f32 	%f3935, %f641, %f642;
	setp.le.f32 	%p636, %f3935, 0f7F800000;
	selp.f32 	%f5790, %f3934, %f3935, %p636;

$L__BB0_436:
	abs.f32 	%f647, %f637;
	setp.eq.f32 	%p638, %f647, 0f00000000;
	abs.f32 	%f648, %f638;
	setp.eq.f32 	%p639, %f648, 0f00000000;
	and.pred  	%p640, %p638, %p639;
	mov.b32 	%r227, %f637;
	mov.b32 	%r1354, %f638;
	and.b32  	%r228, %r1354, -2147483648;
	@%p640 bra 	$L__BB0_440;
	bra.uni 	$L__BB0_437;

$L__BB0_440:
	shr.s32 	%r1359, %r227, 31;
	and.b32  	%r1360, %r1359, 1078530011;
	or.b32  	%r1361, %r1360, %r228;
	mov.b32 	%f5791, %r1361;
	bra.uni 	$L__BB0_441;

$L__BB0_437:
	setp.eq.f32 	%p641, %f647, 0f7F800000;
	setp.eq.f32 	%p642, %f648, 0f7F800000;
	and.pred  	%p643, %p641, %p642;
	@%p643 bra 	$L__BB0_439;
	bra.uni 	$L__BB0_438;

$L__BB0_439:
	setp.lt.s32 	%p647, %r227, 0;
	selp.b32 	%r1357, 1075235812, 1061752795, %p647;
	or.b32  	%r1358, %r1357, %r228;
	mov.b32 	%f5791, %r1358;
	bra.uni 	$L__BB0_441;

$L__BB0_438:
	setp.lt.s32 	%p644, %r227, 0;
	min.f32 	%f3936, %f648, %f647;
	max.f32 	%f3937, %f648, %f647;
	div.rn.f32 	%f3938, %f3936, %f3937;
	mul.rn.f32 	%f3939, %f3938, %f3938;
	mov.f32 	%f3940, 0fC0B59883;
	mov.f32 	%f3941, 0fBF52C7EA;
	fma.rn.f32 	%f3942, %f3939, %f3941, %f3940;
	mov.f32 	%f3943, 0fC0D21907;
	fma.rn.f32 	%f3944, %f3942, %f3939, %f3943;
	mul.f32 	%f3945, %f3939, %f3944;
	mul.f32 	%f3946, %f3938, %f3945;
	add.f32 	%f3947, %f3939, 0f41355DC0;
	mov.f32 	%f3948, 0f41E6BD60;
	fma.rn.f32 	%f3949, %f3947, %f3939, %f3948;
	mov.f32 	%f3950, 0f419D92C8;
	fma.rn.f32 	%f3951, %f3949, %f3939, %f3950;
	rcp.rn.f32 	%f3952, %f3951;
	fma.rn.f32 	%f3953, %f3946, %f3952, %f3938;
	mov.f32 	%f3954, 0f3FC90FDB;
	sub.f32 	%f3955, %f3954, %f3953;
	setp.gt.f32 	%p645, %f648, %f647;
	selp.f32 	%f3956, %f3955, %f3953, %p645;
	mov.f32 	%f3957, 0f40490FDB;
	sub.f32 	%f3958, %f3957, %f3956;
	selp.f32 	%f3959, %f3958, %f3956, %p644;
	mov.b32 	%r1355, %f3959;
	or.b32  	%r1356, %r228, %r1355;
	mov.b32 	%f3960, %r1356;
	add.f32 	%f3961, %f647, %f648;
	setp.le.f32 	%p646, %f3961, 0f7F800000;
	selp.f32 	%f5791, %f3960, %f3961, %p646;

$L__BB0_441:
	sub.f32 	%f3962, %f5791, %f5790;
	mul.f32 	%f653, %f3962, 0f3F000000;
	add.f32 	%f3963, %f5790, %f5791;
	mul.f32 	%f654, %f3963, 0f3F000000;
	mul.f32 	%f3964, %f653, 0f3F22F983;
	cvt.rni.s32.f32 	%r1874, %f3964;
	cvt.rn.f32.s32 	%f3965, %r1874;
	mov.f32 	%f3966, 0fBFC90FDA;
	fma.rn.f32 	%f3967, %f3965, %f3966, %f653;
	mov.f32 	%f3968, 0fB3A22168;
	fma.rn.f32 	%f3969, %f3965, %f3968, %f3967;
	mov.f32 	%f3970, 0fA7C234C5;
	fma.rn.f32 	%f5792, %f3965, %f3970, %f3969;
	abs.f32 	%f656, %f653;
	setp.leu.f32 	%p648, %f656, 0f47CE4780;
	@%p648 bra 	$L__BB0_449;

	setp.eq.f32 	%p649, %f656, 0f7F800000;
	@%p649 bra 	$L__BB0_448;
	bra.uni 	$L__BB0_443;

$L__BB0_448:
	mov.f32 	%f3973, 0f00000000;
	mul.rn.f32 	%f5792, %f653, %f3973;
	bra.uni 	$L__BB0_449;

$L__BB0_260:
	mov.b32 	%r994, %f5731;
	xor.b32  	%r995, %r994, -2147483648;
	mov.b32 	%f2826, %r995;
	selp.f32 	%f5733, %f2826, %f5731, %p9;
	setp.geu.f32 	%p421, %f364, 0f00000000;
	@%p421 bra 	$L__BB0_264;

	mov.f32 	%f5433, 0f3F000000;
	cvt.rzi.f32.f32 	%f2828, %f5433;
	setp.eq.f32 	%p422, %f2828, 0f3F000000;
	@%p422 bra 	$L__BB0_264;

	mov.f32 	%f5733, 0f7FFFFFFF;

$L__BB0_264:
	abs.f32 	%f5430, %f364;
	add.f32 	%f2831, %f5430, 0f3F000000;
	mov.b32 	%r996, %f2831;
	setp.lt.s32 	%p424, %r996, 2139095040;
	@%p424 bra 	$L__BB0_269;

	abs.f32 	%f5431, %f364;
	setp.gtu.f32 	%p425, %f5431, 0f7F800000;
	@%p425 bra 	$L__BB0_268;
	bra.uni 	$L__BB0_266;

$L__BB0_268:
	add.f32 	%f5733, %f364, 0f3F000000;
	bra.uni 	$L__BB0_269;

$L__BB0_305:
	mov.b32 	%r152, %f422;
	bfe.u32 	%r1065, %r152, 23, 8;
	add.s32 	%r153, %r1065, -128;
	shl.b32 	%r1066, %r152, 8;
	or.b32  	%r154, %r1066, -2147483648;
	shr.u32 	%r155, %r153, 5;
	mov.u32 	%r1851, 0;
	mov.u64 	%rd1351, __cudart_i2opi_f;
	mov.u64 	%rd1352, %rd1;
	mov.u32 	%r1852, %r1851;

$L__BB0_306:
	.pragma "nounroll";
	mov.u32 	%r157, %r1852;
	ld.global.nc.u32 	%r1069, [%rd1351];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1067, %r1069, %r154, %r157;
	madc.hi.u32     %r1852, %r1069, %r154,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1352], %r1067;
	add.s64 	%rd1352, %rd1352, 4;
	add.s64 	%rd1351, %rd1351, 4;
	add.s32 	%r1851, %r1851, 1;
	setp.ne.s32 	%p477, %r1851, 6;
	@%p477 bra 	$L__BB0_306;

	mov.u32 	%r1074, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1072, %r1074, %r154, %r157;
	madc.hi.u32     %r1073, %r1074, %r154,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r1073;
	mov.u32 	%r1077, 4;
	sub.s32 	%r160, %r1077, %r155;
	mov.u32 	%r1078, 6;
	sub.s32 	%r1079, %r1078, %r155;
	mul.wide.s32 	%rd785, %r1079, 4;
	add.s64 	%rd786, %rd1, %rd785;
	ld.local.u32 	%r1853, [%rd786];
	ld.local.u32 	%r1854, [%rd786+-4];
	and.b32  	%r163, %r153, 31;
	setp.eq.s32 	%p478, %r163, 0;
	@%p478 bra 	$L__BB0_309;

	mov.u32 	%r1080, 32;
	sub.s32 	%r1081, %r1080, %r163;
	shr.u32 	%r1082, %r1854, %r1081;
	shl.b32 	%r1083, %r1853, %r163;
	add.s32 	%r1853, %r1082, %r1083;
	mul.wide.s32 	%rd787, %r160, 4;
	add.s64 	%rd788, %rd1, %rd787;
	ld.local.u32 	%r1084, [%rd788];
	shr.u32 	%r1085, %r1084, %r1081;
	shl.b32 	%r1086, %r1854, %r163;
	add.s32 	%r1854, %r1085, %r1086;

$L__BB0_309:
	and.b32  	%r1087, %r152, -2147483648;
	shr.u32 	%r1088, %r1854, 30;
	shl.b32 	%r1089, %r1853, 2;
	or.b32  	%r1090, %r1088, %r1089;
	shr.u32 	%r1091, %r1090, 31;
	shr.u32 	%r1092, %r1853, 30;
	add.s32 	%r1093, %r1091, %r1092;
	neg.s32 	%r1094, %r1093;
	setp.eq.s32 	%p479, %r1087, 0;
	selp.b32 	%r1855, %r1093, %r1094, %p479;
	setp.ne.s32 	%p480, %r1091, 0;
	xor.b32  	%r1095, %r1087, -2147483648;
	selp.b32 	%r1096, %r1095, %r1087, %p480;
	selp.b32 	%r1097, -1, 0, %p480;
	xor.b32  	%r1098, %r1090, %r1097;
	shl.b32 	%r1099, %r1854, 2;
	xor.b32  	%r1100, %r1099, %r1097;
	cvt.u64.u32 	%rd789, %r1098;
	cvt.u64.u32 	%rd790, %r1100;
	bfi.b64 	%rd791, %rd789, %rd790, 32, 32;
	cvt.rn.f64.s64 	%fd13, %rd791;
	mul.f64 	%fd14, %fd13, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3106, %fd14;
	setp.eq.s32 	%p481, %r1096, 0;
	neg.f32 	%f3107, %f3106;
	selp.f32 	%f5744, %f3106, %f3107, %p481;

$L__BB0_311:
	mul.f32 	%f3109, %f423, 0f3F22F983;
	cvt.rni.s32.f32 	%r1860, %f3109;
	cvt.rn.f32.s32 	%f3110, %r1860;
	fma.rn.f32 	%f3112, %f3110, %f3101, %f423;
	fma.rn.f32 	%f3114, %f3110, %f3103, %f3112;
	fma.rn.f32 	%f5745, %f3110, %f3105, %f3114;
	abs.f32 	%f430, %f423;
	setp.leu.f32 	%p482, %f430, 0f47CE4780;
	@%p482 bra 	$L__BB0_319;

	setp.eq.f32 	%p483, %f430, 0f7F800000;
	@%p483 bra 	$L__BB0_318;
	bra.uni 	$L__BB0_313;

$L__BB0_318:
	mov.f32 	%f3118, 0f00000000;
	mul.rn.f32 	%f5745, %f423, %f3118;
	bra.uni 	$L__BB0_319;

$L__BB0_313:
	mov.b32 	%r171, %f423;
	bfe.u32 	%r1103, %r171, 23, 8;
	add.s32 	%r172, %r1103, -128;
	shl.b32 	%r1104, %r171, 8;
	or.b32  	%r173, %r1104, -2147483648;
	shr.u32 	%r174, %r172, 5;
	mov.u32 	%r1856, 0;
	mov.u64 	%rd1353, __cudart_i2opi_f;
	mov.u64 	%rd1354, %rd1;
	mov.u32 	%r1857, %r1856;

$L__BB0_314:
	.pragma "nounroll";
	mov.u32 	%r176, %r1857;
	ld.global.nc.u32 	%r1107, [%rd1353];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1105, %r1107, %r173, %r176;
	madc.hi.u32     %r1857, %r1107, %r173,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1354], %r1105;
	add.s64 	%rd1354, %rd1354, 4;
	add.s64 	%rd1353, %rd1353, 4;
	add.s32 	%r1856, %r1856, 1;
	setp.ne.s32 	%p484, %r1856, 6;
	@%p484 bra 	$L__BB0_314;

	mov.u32 	%r1112, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1110, %r1112, %r173, %r176;
	madc.hi.u32     %r1111, %r1112, %r173,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r1111;
	mov.u32 	%r1115, 4;
	sub.s32 	%r179, %r1115, %r174;
	mov.u32 	%r1116, 6;
	sub.s32 	%r1117, %r1116, %r174;
	mul.wide.s32 	%rd793, %r1117, 4;
	add.s64 	%rd794, %rd1, %rd793;
	ld.local.u32 	%r1858, [%rd794];
	ld.local.u32 	%r1859, [%rd794+-4];
	and.b32  	%r182, %r172, 31;
	setp.eq.s32 	%p485, %r182, 0;
	@%p485 bra 	$L__BB0_317;

	mov.u32 	%r1118, 32;
	sub.s32 	%r1119, %r1118, %r182;
	shr.u32 	%r1120, %r1859, %r1119;
	shl.b32 	%r1121, %r1858, %r182;
	add.s32 	%r1858, %r1120, %r1121;
	mul.wide.s32 	%rd795, %r179, 4;
	add.s64 	%rd796, %rd1, %rd795;
	ld.local.u32 	%r1122, [%rd796];
	shr.u32 	%r1123, %r1122, %r1119;
	shl.b32 	%r1124, %r1859, %r182;
	add.s32 	%r1859, %r1123, %r1124;

$L__BB0_317:
	and.b32  	%r1125, %r171, -2147483648;
	shr.u32 	%r1126, %r1859, 30;
	shl.b32 	%r1127, %r1858, 2;
	or.b32  	%r1128, %r1126, %r1127;
	shr.u32 	%r1129, %r1128, 31;
	shr.u32 	%r1130, %r1858, 30;
	add.s32 	%r1131, %r1129, %r1130;
	neg.s32 	%r1132, %r1131;
	setp.eq.s32 	%p486, %r1125, 0;
	selp.b32 	%r1860, %r1131, %r1132, %p486;
	setp.ne.s32 	%p487, %r1129, 0;
	xor.b32  	%r1133, %r1125, -2147483648;
	selp.b32 	%r1134, %r1133, %r1125, %p487;
	selp.b32 	%r1135, -1, 0, %p487;
	xor.b32  	%r1136, %r1128, %r1135;
	shl.b32 	%r1137, %r1859, 2;
	xor.b32  	%r1138, %r1137, %r1135;
	cvt.u64.u32 	%rd797, %r1136;
	cvt.u64.u32 	%rd798, %r1138;
	bfi.b64 	%rd799, %rd797, %rd798, 32, 32;
	cvt.rn.f64.s64 	%fd15, %rd799;
	mul.f64 	%fd16, %fd15, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3116, %fd16;
	setp.eq.s32 	%p488, %r1134, 0;
	neg.f32 	%f3117, %f3116;
	selp.f32 	%f5745, %f3116, %f3117, %p488;

$L__BB0_319:
	mov.f32 	%f5626, 0f3FB8AA3B;
	mov.f32 	%f5419, 0f3F800000;
	mul.f32 	%f3119, %f5744, %f5744;
	mov.f32 	%f3120, 0fBAB607ED;
	mov.f32 	%f3121, 0f37CBAC00;
	fma.rn.f32 	%f3122, %f3121, %f3119, %f3120;
	mov.f32 	%f3123, 0f3D2AAABB;
	fma.rn.f32 	%f3124, %f3122, %f3119, %f3123;
	mov.f32 	%f3125, 0fBEFFFFFF;
	fma.rn.f32 	%f3126, %f3124, %f3119, %f3125;
	fma.rn.f32 	%f3128, %f3126, %f3119, %f5419;
	mov.f32 	%f3129, 0f3C0885E4;
	mov.f32 	%f5747, 0fB94D4153;
	fma.rn.f32 	%f3131, %f5747, %f3119, %f3129;
	mov.f32 	%f3132, 0fBE2AAAA8;
	fma.rn.f32 	%f3133, %f3131, %f3119, %f3132;
	mov.f32 	%f3134, 0f00000000;
	fma.rn.f32 	%f3135, %f3119, %f5744, %f3134;
	fma.rn.f32 	%f3136, %f3133, %f3135, %f5744;
	and.b32  	%r1139, %r1855, 1;
	setp.eq.b32 	%p489, %r1139, 1;
	selp.f32 	%f3137, %f3128, %f3136, %p489;
	selp.f32 	%f3138, %f3136, %f3128, %p489;
	neg.f32 	%f3139, %f3137;
	and.b32  	%r1140, %r1855, 2;
	setp.eq.s32 	%p490, %r1140, 0;
	selp.f32 	%f3140, %f3137, %f3139, %p490;
	neg.f32 	%f3141, %f3138;
	add.s32 	%r1141, %r1855, 1;
	and.b32  	%r1142, %r1141, 2;
	setp.eq.s32 	%p491, %r1142, 0;
	selp.f32 	%f3142, %f3138, %f3141, %p491;
	mul.f32 	%f3143, %f5745, %f5745;
	fma.rn.f32 	%f3144, %f3121, %f3143, %f3120;
	fma.rn.f32 	%f3145, %f3144, %f3143, %f3123;
	fma.rn.f32 	%f3146, %f3145, %f3143, %f3125;
	fma.rn.f32 	%f3147, %f3146, %f3143, %f5419;
	fma.rn.f32 	%f3148, %f3143, %f5745, %f3134;
	fma.rn.f32 	%f3149, %f5747, %f3143, %f3129;
	fma.rn.f32 	%f3150, %f3149, %f3143, %f3132;
	fma.rn.f32 	%f3151, %f3150, %f3148, %f5745;
	and.b32  	%r1143, %r1860, 1;
	setp.eq.b32 	%p492, %r1143, 1;
	selp.f32 	%f3152, %f3147, %f3151, %p492;
	selp.f32 	%f3153, %f3151, %f3147, %p492;
	and.b32  	%r1144, %r1860, 2;
	setp.eq.s32 	%p493, %r1144, 0;
	neg.f32 	%f3154, %f3152;
	selp.f32 	%f3155, %f3152, %f3154, %p493;
	add.s32 	%r1145, %r1860, 1;
	and.b32  	%r1146, %r1145, 2;
	setp.eq.s32 	%p494, %r1146, 0;
	neg.f32 	%f3156, %f3153;
	selp.f32 	%f3157, %f3153, %f3156, %p494;
	mov.b32 	%r1147, %f3157;
	neg.f32 	%f3158, %f3155;
	mov.b32 	%r1148, %f3155;
	cvt.u64.u32 	%rd800, %r1148;
	cvt.u64.u32 	%rd801, %r1147;
	bfi.b64 	%rd179, %rd800, %rd801, 32, 32;
	mov.b32 	%r1149, %f3158;
	cvt.u64.u32 	%rd802, %r1149;
	bfi.b64 	%rd180, %rd801, %rd802, 32, 32;
	mul.f32 	%f3159, %f408, %f3140;
	mov.b32 	%r1150, %f3159;
	cvt.u64.u32 	%rd803, %r1150;
	mov.b32 	%r1151, %f3142;
	cvt.u64.u32 	%rd804, %r1151;
	bfi.b64 	%rd181, %rd803, %rd804, 32, 32;
	neg.f32 	%f3160, %f3140;
	mov.b32 	%r1152, %f3160;
	mul.f32 	%f3161, %f408, %f3142;
	mov.b32 	%r1153, %f3161;
	cvt.u64.u32 	%rd805, %r1153;
	cvt.u64.u32 	%rd806, %r1152;
	bfi.b64 	%rd182, %rd805, %rd806, 32, 32;
	ld.global.f32 	%f3162, [%rd87+44];
	ld.f32 	%f3163, [%rd170];
	mul.f32 	%f3164, %f3163, %f3162;
	ld.global.f32 	%f3165, [%rd87+52];
	sub.f32 	%f3166, %f3164, %f3165;
	ld.global.f32 	%f3167, [%rd87+48];
	mul.f32 	%f3168, %f3163, %f3167;
	neg.f32 	%f3169, %f3168;
	mov.f32 	%f3170, 0f3F000000;
	mov.f32 	%f3171, 0f3BBB989D;
	fma.rn.f32 	%f3172, %f3169, %f3171, %f3170;
	mov.f32 	%f3174, 0f437C0000;
	cvt.sat.f32.f32 	%f3175, %f3172;
	mov.f32 	%f3176, 0f4B400001;
	fma.rm.f32 	%f3177, %f3175, %f3174, %f3176;
	add.f32 	%f3178, %f3177, 0fCB40007F;
	neg.f32 	%f3179, %f3178;
	fma.rn.f32 	%f3180, %f3169, %f5626, %f3179;
	mov.f32 	%f3181, 0f32A57060;
	fma.rn.f32 	%f3182, %f3169, %f3181, %f3180;
	mov.b32 	%r1154, %f3177;
	shl.b32 	%r1155, %r1154, 23;
	mov.b32 	%f3183, %r1155;
	ex2.approx.ftz.f32 	%f3184, %f3182;
	mul.f32 	%f3185, %f3184, %f3183;
	ld.global.f32 	%f3186, [%rd87+40];
	fma.rn.f32 	%f434, %f3166, %f3185, %f3186;
	mul.f32 	%f3187, %f434, 0f3F22F983;
	cvt.rni.s32.f32 	%r1865, %f3187;
	cvt.rn.f32.s32 	%f3188, %r1865;
	fma.rn.f32 	%f3190, %f3188, %f3101, %f434;
	fma.rn.f32 	%f3192, %f3188, %f3103, %f3190;
	fma.rn.f32 	%f5746, %f3188, %f3105, %f3192;
	abs.f32 	%f436, %f434;
	setp.leu.f32 	%p495, %f436, 0f47CE4780;
	@%p495 bra 	$L__BB0_327;

	setp.eq.f32 	%p496, %f436, 0f7F800000;
	@%p496 bra 	$L__BB0_326;
	bra.uni 	$L__BB0_321;

$L__BB0_326:
	mul.rn.f32 	%f5746, %f434, %f3134;
	bra.uni 	$L__BB0_327;

$L__BB0_321:
	mov.b32 	%r190, %f434;
	bfe.u32 	%r1158, %r190, 23, 8;
	add.s32 	%r191, %r1158, -128;
	shl.b32 	%r1159, %r190, 8;
	or.b32  	%r192, %r1159, -2147483648;
	shr.u32 	%r193, %r191, 5;
	mov.u32 	%r1861, 0;
	mov.u64 	%rd1355, __cudart_i2opi_f;
	mov.u64 	%rd1356, %rd1;
	mov.u32 	%r1862, %r1861;

$L__BB0_322:
	.pragma "nounroll";
	mov.u32 	%r195, %r1862;
	ld.global.nc.u32 	%r1162, [%rd1355];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1160, %r1162, %r192, %r195;
	madc.hi.u32     %r1862, %r1162, %r192,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1356], %r1160;
	add.s64 	%rd1356, %rd1356, 4;
	add.s64 	%rd1355, %rd1355, 4;
	add.s32 	%r1861, %r1861, 1;
	setp.ne.s32 	%p497, %r1861, 6;
	@%p497 bra 	$L__BB0_322;

	mov.u32 	%r1167, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1165, %r1167, %r192, %r195;
	madc.hi.u32     %r1166, %r1167, %r192,  0;
	}
	// end inline asm
	st.local.u32 	[%rd114], %r1166;
	mov.u32 	%r1170, 4;
	sub.s32 	%r198, %r1170, %r193;
	mov.u32 	%r1171, 6;
	sub.s32 	%r1172, %r1171, %r193;
	mul.wide.s32 	%rd808, %r1172, 4;
	add.s64 	%rd809, %rd1, %rd808;
	ld.local.u32 	%r1863, [%rd809];
	ld.local.u32 	%r1864, [%rd809+-4];
	and.b32  	%r201, %r191, 31;
	setp.eq.s32 	%p498, %r201, 0;
	@%p498 bra 	$L__BB0_325;

	mov.u32 	%r1173, 32;
	sub.s32 	%r1174, %r1173, %r201;
	shr.u32 	%r1175, %r1864, %r1174;
	shl.b32 	%r1176, %r1863, %r201;
	add.s32 	%r1863, %r1175, %r1176;
	mul.wide.s32 	%rd810, %r198, 4;
	add.s64 	%rd811, %rd1, %rd810;
	ld.local.u32 	%r1177, [%rd811];
	shr.u32 	%r1178, %r1177, %r1174;
	shl.b32 	%r1179, %r1864, %r201;
	add.s32 	%r1864, %r1178, %r1179;

$L__BB0_325:
	and.b32  	%r1180, %r190, -2147483648;
	shr.u32 	%r1181, %r1864, 30;
	shl.b32 	%r1182, %r1863, 2;
	or.b32  	%r1183, %r1181, %r1182;
	shr.u32 	%r1184, %r1183, 31;
	shr.u32 	%r1185, %r1863, 30;
	add.s32 	%r1186, %r1184, %r1185;
	neg.s32 	%r1187, %r1186;
	setp.eq.s32 	%p499, %r1180, 0;
	selp.b32 	%r1865, %r1186, %r1187, %p499;
	setp.ne.s32 	%p500, %r1184, 0;
	xor.b32  	%r1188, %r1180, -2147483648;
	selp.b32 	%r1189, %r1188, %r1180, %p500;
	selp.b32 	%r1190, -1, 0, %p500;
	xor.b32  	%r1191, %r1183, %r1190;
	shl.b32 	%r1192, %r1864, 2;
	xor.b32  	%r1193, %r1192, %r1190;
	cvt.u64.u32 	%rd812, %r1191;
	cvt.u64.u32 	%rd813, %r1193;
	bfi.b64 	%rd814, %rd812, %rd813, 32, 32;
	cvt.rn.f64.s64 	%fd17, %rd814;
	mul.f64 	%fd18, %fd17, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3194, %fd18;
	setp.eq.s32 	%p501, %r1189, 0;
	neg.f32 	%f3195, %f3194;
	selp.f32 	%f5746, %f3194, %f3195, %p501;

$L__BB0_327:
	and.b32  	%r208, %r1865, 1;
	setp.eq.s32 	%p502, %r208, 0;
	selp.f32 	%f440, %f5746, 0f3F800000, %p502;
	mul.rn.f32 	%f441, %f5746, %f5746;
	@%p502 bra 	$L__BB0_329;

	fma.rn.f32 	%f5747, %f3121, %f441, %f3120;

$L__BB0_329:
	selp.f32 	%f3200, 0f3C0885E4, 0f3D2AAABB, %p502;
	fma.rn.f32 	%f3201, %f5747, %f441, %f3200;
	selp.f32 	%f3202, 0fBE2AAAA8, 0fBEFFFFFF, %p502;
	fma.rn.f32 	%f3203, %f3201, %f441, %f3202;
	fma.rn.f32 	%f3205, %f441, %f440, %f3134;
	fma.rn.f32 	%f5748, %f3203, %f3205, %f440;
	and.b32  	%r1194, %r1865, 2;
	setp.eq.s32 	%p504, %r1194, 0;
	@%p504 bra 	$L__BB0_331;

	mov.f32 	%f3207, 0fBF800000;
	fma.rn.f32 	%f5748, %f5748, %f3207, %f3134;

$L__BB0_331:
	ld.f32 	%f447, [%rd170+8];
	mul.f32 	%f3208, %f407, 0f4B000000;
	setp.lt.f32 	%p505, %f407, 0f00800000;
	selp.f32 	%f448, %f3208, %f407, %p505;
	selp.f32 	%f3209, 0fC1B80000, 0f00000000, %p505;
	mov.b32 	%r1195, %f448;
	add.s32 	%r1196, %r1195, -1059760811;
	and.b32  	%r1197, %r1196, -8388608;
	sub.s32 	%r1198, %r1195, %r1197;
	mov.b32 	%f3210, %r1198;
	cvt.rn.f32.s32 	%f3211, %r1197;
	mov.f32 	%f3212, 0f34000000;
	fma.rn.f32 	%f3213, %f3211, %f3212, %f3209;
	add.f32 	%f3214, %f3210, 0fBF800000;
	mov.f32 	%f3215, 0f3E1039F6;
	mov.f32 	%f3216, 0fBE055027;
	fma.rn.f32 	%f3217, %f3216, %f3214, %f3215;
	mov.f32 	%f3218, 0fBDF8CDCC;
	fma.rn.f32 	%f3219, %f3217, %f3214, %f3218;
	mov.f32 	%f3220, 0f3E0F2955;
	fma.rn.f32 	%f3221, %f3219, %f3214, %f3220;
	mov.f32 	%f3222, 0fBE2AD8B9;
	fma.rn.f32 	%f3223, %f3221, %f3214, %f3222;
	mov.f32 	%f3224, 0f3E4CED0B;
	fma.rn.f32 	%f3225, %f3223, %f3214, %f3224;
	mov.f32 	%f3226, 0fBE7FFF22;
	fma.rn.f32 	%f3227, %f3225, %f3214, %f3226;
	mov.f32 	%f3228, 0f3EAAAA78;
	fma.rn.f32 	%f3229, %f3227, %f3214, %f3228;
	mov.f32 	%f3230, 0fBF000000;
	fma.rn.f32 	%f3231, %f3229, %f3214, %f3230;
	mul.f32 	%f3232, %f3214, %f3231;
	fma.rn.f32 	%f3233, %f3232, %f3214, %f3214;
	mov.f32 	%f3234, 0f3F317218;
	fma.rn.f32 	%f5749, %f3213, %f3234, %f3233;
	setp.lt.u32 	%p506, %r1195, 2139095040;
	@%p506 bra 	$L__BB0_333;

	mov.f32 	%f3235, 0f7F800000;
	fma.rn.f32 	%f5749, %f448, %f3235, %f3235;

$L__BB0_333:
	setp.eq.f32 	%p507, %f448, 0f00000000;
	selp.f32 	%f452, 0fFF800000, %f5749, %p507;
	mul.f32 	%f3236, %f409, 0f4B000000;
	setp.lt.f32 	%p508, %f409, 0f00800000;
	selp.f32 	%f453, %f3236, %f409, %p508;
	selp.f32 	%f3237, 0fC1B80000, 0f00000000, %p508;
	mov.b32 	%r1199, %f453;
	add.s32 	%r1200, %r1199, -1059760811;
	and.b32  	%r1201, %r1200, -8388608;
	sub.s32 	%r1202, %r1199, %r1201;
	mov.b32 	%f3238, %r1202;
	cvt.rn.f32.s32 	%f3239, %r1201;
	fma.rn.f32 	%f3241, %f3239, %f3212, %f3237;
	add.f32 	%f3242, %f3238, 0fBF800000;
	fma.rn.f32 	%f3245, %f3216, %f3242, %f3215;
	fma.rn.f32 	%f3247, %f3245, %f3242, %f3218;
	fma.rn.f32 	%f3249, %f3247, %f3242, %f3220;
	fma.rn.f32 	%f3251, %f3249, %f3242, %f3222;
	fma.rn.f32 	%f3253, %f3251, %f3242, %f3224;
	fma.rn.f32 	%f3255, %f3253, %f3242, %f3226;
	fma.rn.f32 	%f3257, %f3255, %f3242, %f3228;
	fma.rn.f32 	%f3259, %f3257, %f3242, %f3230;
	mul.f32 	%f3260, %f3242, %f3259;
	fma.rn.f32 	%f3261, %f3260, %f3242, %f3242;
	fma.rn.f32 	%f5750, %f3241, %f3234, %f3261;
	setp.lt.u32 	%p509, %r1199, 2139095040;
	@%p509 bra 	$L__BB0_335;

	mov.f32 	%f3263, 0f7F800000;
	fma.rn.f32 	%f5750, %f453, %f3263, %f3263;

$L__BB0_335:
	add.u64 	%rd1366, %SP, 96;
	setp.eq.f32 	%p510, %f453, 0f00000000;
	selp.f32 	%f3264, 0fFF800000, %f5750, %p510;
	fma.rn.f32 	%f457, %f447, 0f3F000000, %f452;
	fma.rn.f32 	%f458, %f447, 0f3F000000, %f3264;
	add.f32 	%f3265, %f457, 0f00000000;
	add.f32 	%f459, %f3265, %f458;
	mul.f32 	%f3266, %f459, 0f3F000000;
	sub.f32 	%f460, %f457, %f3266;
	mov.b32 	%r1203, %f460;
	sub.f32 	%f461, %f458, %f3266;
	mov.b32 	%r1204, %f461;
	cvt.u64.u32 	%rd816, %r1204;
	cvt.u64.u32 	%rd817, %r1203;
	bfi.b64 	%rd818, %rd816, %rd817, 32, 32;
	add.u64 	%rd1360, %SP, 0;
	cvta.to.local.u64 	%rd1358, %rd1360;
	mov.u64 	%rd819, 0;
	st.local.u64 	[%rd1358], %rd818;
	cvta.to.local.u64 	%rd1364, %rd1366;
	st.local.u64 	[%rd1364], %rd819;
	add.s64 	%rd1357, %rd1358, 8;
	add.s64 	%rd1370, %rd1364, 8;
	add.f32 	%f3267, %f5748, %f5748;
	mul.f32 	%f3268, %f3267, 0f3F5105EC;
	mov.f32 	%f3269, 0f40400000;
	sub.f32 	%f3270, %f3269, %f5748;
	div.rn.f32 	%f462, %f3268, %f3270;
	mov.u64 	%rd1371, 2;
	mov.u64 	%rd1359, %rd1358;
	mov.u64 	%rd1361, %rd1358;
	mov.u64 	%rd1362, %rd1358;
	mov.u64 	%rd1363, %rd1360;
	mov.u64 	%rd1365, %rd1364;
	mov.u64 	%rd1367, %rd1364;
	mov.u64 	%rd1368, %rd1364;
	mov.u64 	%rd1369, %rd1366;

$L__BB0_336:
	setp.eq.s64 	%p511, %rd1371, 0;
	@%p511 bra 	$L__BB0_343;

	add.s64 	%rd1371, %rd1371, -1;
	add.s64 	%rd820, %rd1358, 8;
	setp.eq.s64 	%p512, %rd1361, %rd1357;
	selp.b64 	%rd821, %rd820, %rd1361, %p512;
	add.s64 	%rd822, %rd1359, 8;
	selp.b64 	%rd823, %rd822, %rd1362, %p512;
	add.s64 	%rd824, %rd1360, 8;
	selp.b64 	%rd825, %rd824, %rd1363, %p512;
	setp.eq.s64 	%p513, %rd1371, 0;
	add.s64 	%rd826, %rd821, 4;
	add.s64 	%rd827, %rd823, 4;
	add.s64 	%rd828, %rd825, 4;
	selp.b64 	%rd209, %rd821, %rd826, %p513;
	selp.b64 	%rd1362, %rd823, %rd827, %p513;
	selp.b64 	%rd1363, %rd825, %rd828, %p513;
	selp.b64 	%rd1358, %rd820, %rd1358, %p512;
	selp.b64 	%rd1359, %rd822, %rd1359, %p512;
	selp.b64 	%rd1360, %rd824, %rd1360, %p512;
	add.s64 	%rd829, %rd1361, 8;
	selp.b64 	%rd1357, %rd829, %rd1357, %p512;
	add.s64 	%rd830, %rd1367, 8;
	setp.eq.s64 	%p514, %rd1364, %rd1370;
	selp.b64 	%rd831, %rd830, %rd1364, %p514;
	add.s64 	%rd832, %rd1368, 8;
	selp.b64 	%rd833, %rd832, %rd1365, %p514;
	add.s64 	%rd834, %rd1369, 8;
	selp.b64 	%rd835, %rd834, %rd1366, %p514;
	selp.b64 	%rd1367, %rd830, %rd1367, %p514;
	selp.b64 	%rd1368, %rd832, %rd1368, %p514;
	selp.b64 	%rd1369, %rd834, %rd1369, %p514;
	add.s64 	%rd836, %rd1364, 8;
	selp.b64 	%rd1370, %rd836, %rd1370, %p514;
	add.s64 	%rd837, %rd831, 4;
	add.s64 	%rd838, %rd833, 4;
	add.s64 	%rd839, %rd835, 4;
	selp.b64 	%rd1364, %rd831, %rd837, %p513;
	selp.b64 	%rd1365, %rd833, %rd838, %p513;
	selp.b64 	%rd1366, %rd835, %rd839, %p513;
	ld.local.f32 	%f3271, [%rd833];
	ld.local.f32 	%f3272, [%rd823];
	setp.eq.f32 	%p515, %f3272, %f3271;
	mov.u64 	%rd1361, %rd209;
	@%p515 bra 	$L__BB0_336;

	setp.gt.f32 	%p516, %f459, 0f00000000;
	@%p516 bra 	$L__BB0_343;
	bra.uni 	$L__BB0_339;

$L__BB0_343:
	mul.f32 	%f3314, %f458, %f458;
	fma.rn.f32 	%f3315, %f457, %f457, %f3314;
	add.f32 	%f3316, %f3315, 0f00000000;
	sqrt.rn.f32 	%f5751, %f3316;
	mov.u64 	%rd1372, 4575657222473777152;

$L__BB0_344:
	mov.u64 	%rd1300, 0;
	mov.f32 	%f5646, 0f3F317218;
	mov.f32 	%f5645, 0fBF000000;
	mov.f32 	%f5644, 0f3EAAAA78;
	mov.f32 	%f5643, 0fBE7FFF22;
	mov.f32 	%f5642, 0f3E4CED0B;
	mov.f32 	%f5641, 0fBE2AD8B9;
	mov.f32 	%f5640, 0fBDF8CDCC;
	mov.f32 	%f5639, 0f3E1039F6;
	mov.f32 	%f5638, 0fBE055027;
	mov.f32 	%f5637, 0f34000000;
	mov.b32 	%r1211, %f5751;
	cvt.u64.u32 	%rd844, %r1211;
	or.b64  	%rd228, %rd844, %rd1300;
	shr.u64 	%rd845, %rd1372, 32;
	cvt.u32.u64 	%r1212, %rd845;
	cvt.u32.u64 	%r1213, %rd1372;
	mov.b32 	%f467, %r1213;
	mov.b32 	%f468, %r1212;
	mul.f32 	%f469, %f407, %f409;
	setp.lt.f32 	%p518, %f469, 0f00800000;
	mul.f32 	%f3317, %f469, 0f4B000000;
	selp.f32 	%f470, %f3317, %f469, %p518;
	selp.f32 	%f3318, 0fC1B80000, 0f00000000, %p518;
	mov.b32 	%r1214, %f470;
	add.s32 	%r1215, %r1214, -1059760811;
	and.b32  	%r1216, %r1215, -8388608;
	sub.s32 	%r1217, %r1214, %r1216;
	mov.b32 	%f3319, %r1217;
	cvt.rn.f32.s32 	%f3320, %r1216;
	fma.rn.f32 	%f3322, %f3320, %f5637, %f3318;
	add.f32 	%f3323, %f3319, 0fBF800000;
	fma.rn.f32 	%f3326, %f5638, %f3323, %f5639;
	fma.rn.f32 	%f3328, %f3326, %f3323, %f5640;
	fma.rn.f32 	%f3330, %f3328, %f3323, %f3220;
	fma.rn.f32 	%f3332, %f3330, %f3323, %f5641;
	fma.rn.f32 	%f3334, %f3332, %f3323, %f5642;
	fma.rn.f32 	%f3336, %f3334, %f3323, %f5643;
	fma.rn.f32 	%f3338, %f3336, %f3323, %f5644;
	fma.rn.f32 	%f3340, %f3338, %f3323, %f5645;
	mul.f32 	%f3341, %f3323, %f3340;
	fma.rn.f32 	%f3342, %f3341, %f3323, %f3323;
	fma.rn.f32 	%f5752, %f3322, %f5646, %f3342;
	setp.lt.u32 	%p519, %r1214, 2139095040;
	@%p519 bra 	$L__BB0_346;

	mov.f32 	%f3344, 0f7F800000;
	fma.rn.f32 	%f5752, %f470, %f3344, %f3344;

$L__BB0_346:
	mov.f32 	%f5656, 0f3F317218;
	mov.f32 	%f5655, 0fBF000000;
	mov.f32 	%f5654, 0f3EAAAA78;
	mov.f32 	%f5653, 0fBE7FFF22;
	mov.f32 	%f5652, 0f3E4CED0B;
	mov.f32 	%f5651, 0fBE2AD8B9;
	mov.f32 	%f5650, 0fBDF8CDCC;
	mov.f32 	%f5649, 0f3E1039F6;
	mov.f32 	%f5648, 0fBE055027;
	mov.f32 	%f5647, 0f34000000;
	mul.f32 	%f3345, %f467, %f468;
	setp.eq.f32 	%p520, %f470, 0f00000000;
	selp.f32 	%f474, 0fFF800000, %f5752, %p520;
	mul.f32 	%f3346, %f3345, 0f4B000000;
	setp.lt.f32 	%p521, %f3345, 0f00800000;
	selp.f32 	%f475, %f3346, %f3345, %p521;
	selp.f32 	%f3347, 0fC1B80000, 0f00000000, %p521;
	mov.b32 	%r1218, %f475;
	add.s32 	%r1219, %r1218, -1059760811;
	and.b32  	%r1220, %r1219, -8388608;
	sub.s32 	%r1221, %r1218, %r1220;
	mov.b32 	%f3348, %r1221;
	cvt.rn.f32.s32 	%f3349, %r1220;
	fma.rn.f32 	%f3351, %f3349, %f5647, %f3347;
	add.f32 	%f3352, %f3348, 0fBF800000;
	fma.rn.f32 	%f3355, %f5648, %f3352, %f5649;
	fma.rn.f32 	%f3357, %f3355, %f3352, %f5650;
	fma.rn.f32 	%f3359, %f3357, %f3352, %f3220;
	fma.rn.f32 	%f3361, %f3359, %f3352, %f5651;
	fma.rn.f32 	%f3363, %f3361, %f3352, %f5652;
	fma.rn.f32 	%f3365, %f3363, %f3352, %f5653;
	fma.rn.f32 	%f3367, %f3365, %f3352, %f5654;
	fma.rn.f32 	%f3369, %f3367, %f3352, %f5655;
	mul.f32 	%f3370, %f3352, %f3369;
	fma.rn.f32 	%f3371, %f3370, %f3352, %f3352;
	fma.rn.f32 	%f5753, %f3351, %f5656, %f3371;
	setp.lt.u32 	%p522, %r1218, 2139095040;
	div.rn.f32 	%f3373, %f469, %f3345;
	mul.f32 	%f5756, %f5756, %f3373;
	@%p522 bra 	$L__BB0_348;

	mov.f32 	%f3374, 0f7F800000;
	fma.rn.f32 	%f5753, %f475, %f3374, %f3374;

$L__BB0_348:
	add.u64 	%rd1301, %SPL, 80;
	setp.eq.f32 	%p523, %f475, 0f00000000;
	selp.f32 	%f3375, 0fFF800000, %f5753, %p523;
	sub.f32 	%f3376, %f474, %f3375;
	ld.f32 	%f3377, [%rd170+8];
	add.f32 	%f3378, %f3377, %f3376;
	st.f32 	[%rd170+8], %f3378;
	ld.f32 	%f3379, [%rd170];
	shl.b64 	%rd847, %rd228, 32;
	or.b64  	%rd848, %rd847, %rd845;
	mov.b64 	{%r1222, %r1223}, %rd848;
	mov.b32 	%f3380, %r1223;
	add.f32 	%f3381, %f3380, %f3379;
	st.f32 	[%rd170], %f3381;
	mov.b64 	{%r1224, %r1225}, %rd180;
	mov.b64 	{%r1226, %r1227}, %rd179;
	mov.b32 	%f3382, %r1226;
	mul.f32 	%f3383, %f3382, %f467;
	mov.b32 	%f3384, %r1227;
	mul.f32 	%f3385, %f3384, %f467;
	mov.b32 	%f3386, %r1224;
	mul.f32 	%f3387, %f3386, %f468;
	mov.b32 	%f3388, %r1225;
	mul.f32 	%f3389, %f3388, %f468;
	mov.b64 	{%r1228, %r1229}, %rd182;
	mov.b64 	{%r1230, %r1231}, %rd181;
	mov.b32 	%f3390, %r1230;
	mov.b32 	%f3391, %r1231;
	mul.f32 	%f3392, %f3391, %f3387;
	mul.f32 	%f3393, %f3391, %f3389;
	fma.rn.f32 	%f5755, %f3390, %f3385, %f3393;
	mov.b32 	%f3394, %r1228;
	mov.b32 	%f3395, %r1229;
	mul.f32 	%f3396, %f3395, %f3387;
	fma.rn.f32 	%f5754, %f3394, %f3383, %f3396;
	mul.f32 	%f3397, %f3395, %f3389;
	fma.rn.f32 	%f3398, %f3394, %f3385, %f3397;
	fma.rn.f32 	%f3399, %f3390, %f3383, %f3392;
	st.local.v4.f32 	[%rd1301], {%f3399, %f5755, %f5754, %f3398};
	bra.uni 	$L__BB0_349;

$L__BB0_339:
	mul.f32 	%f3273, %f461, %f461;
	fma.rn.f32 	%f3274, %f460, %f460, %f3273;
	add.f32 	%f3275, %f3274, 0f00000000;
	sqrt.rn.f32 	%f463, %f3275;
	ld.global.f32 	%f3276, [%rd87+56];
	ld.global.f32 	%f3277, [%rd87+60];
	add.f32 	%f3278, %f3277, %f3277;
	fma.rn.f32 	%f3279, %f3276, 0f40000000, %f3278;
	div.rn.f32 	%f3280, %f3279, %f3278;
	mul.f32 	%f3281, %f459, %f3280;
	fma.rn.f32 	%f5751, %f462, %f3281, %f463;
	setp.gtu.f32 	%p517, %f5751, 0f00000000;
	@%p517 bra 	$L__BB0_341;
	bra.uni 	$L__BB0_349;

$L__BB0_341:
	mov.f32 	%f5636, 0f32A57060;
	mov.f32 	%f5635, 0f4B400001;
	mov.f32 	%f5634, 0f437C0000;
	mov.f32 	%f5633, 0f3F000000;
	mov.f32 	%f5632, 0f3BBB989D;
	mov.f32 	%f5627, 0f3FB8AA3B;
	div.rn.f32 	%f3282, %f460, %f463;
	mul.f32 	%f3283, %f5751, %f3282;
	div.rn.f32 	%f3284, %f461, %f463;
	mul.f32 	%f3285, %f5751, %f3284;
	sub.f32 	%f3286, %f457, %f3283;
	sub.f32 	%f3287, %f458, %f3285;
	fma.rn.f32 	%f3290, %f3286, %f5632, %f5633;
	cvt.sat.f32.f32 	%f3293, %f3290;
	fma.rm.f32 	%f3295, %f3293, %f5634, %f5635;
	add.f32 	%f3296, %f3295, 0fCB40007F;
	neg.f32 	%f3297, %f3296;
	fma.rn.f32 	%f3298, %f3286, %f5627, %f3297;
	fma.rn.f32 	%f3300, %f3286, %f5636, %f3298;
	mov.b32 	%r1205, %f3295;
	shl.b32 	%r1206, %r1205, 23;
	mov.b32 	%f3301, %r1206;
	ex2.approx.ftz.f32 	%f3302, %f3300;
	mul.f32 	%f3303, %f3302, %f3301;
	fma.rn.f32 	%f3304, %f3287, %f5632, %f5633;
	cvt.sat.f32.f32 	%f3305, %f3304;
	fma.rm.f32 	%f3306, %f3305, %f5634, %f5635;
	add.f32 	%f3307, %f3306, 0fCB40007F;
	neg.f32 	%f3308, %f3307;
	fma.rn.f32 	%f3309, %f3287, %f5627, %f3308;
	fma.rn.f32 	%f3310, %f3287, %f5636, %f3309;
	mov.b32 	%r1207, %f3306;
	shl.b32 	%r1208, %r1207, 23;
	mov.b32 	%f3311, %r1208;
	ex2.approx.ftz.f32 	%f3312, %f3310;
	mul.f32 	%f3313, %f3312, %f3311;
	mov.b32 	%r1209, %f3303;
	mov.b32 	%r1210, %f3313;
	cvt.u64.u32 	%rd840, %r1210;
	cvt.u64.u32 	%rd841, %r1209;
	bfi.b64 	%rd1372, %rd840, %rd841, 32, 32;
	bra.uni 	$L__BB0_344;

$L__BB0_443:
	mov.b32 	%r230, %f653;
	bfe.u32 	%r1364, %r230, 23, 8;
	add.s32 	%r231, %r1364, -128;
	shl.b32 	%r1365, %r230, 8;
	or.b32  	%r232, %r1365, -2147483648;
	shr.u32 	%r233, %r231, 5;
	mov.u32 	%r1870, 0;
	mov.u64 	%rd1377, __cudart_i2opi_f;
	mov.u64 	%rd1378, %rd1;
	mov.u32 	%r1871, %r1870;

$L__BB0_444:
	.pragma "nounroll";
	mov.u32 	%r235, %r1871;
	ld.global.nc.u32 	%r1368, [%rd1377];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1366, %r1368, %r232, %r235;
	madc.hi.u32     %r1871, %r1368, %r232,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1378], %r1366;
	add.s64 	%rd1378, %rd1378, 4;
	add.s64 	%rd1377, %rd1377, 4;
	add.s32 	%r1870, %r1870, 1;
	setp.ne.s32 	%p650, %r1870, 6;
	@%p650 bra 	$L__BB0_444;

	add.s64 	%rd1271, %rd1, 24;
	mov.u32 	%r1373, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1371, %r1373, %r232, %r235;
	madc.hi.u32     %r1372, %r1373, %r232,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1271], %r1372;
	mov.u32 	%r1376, 4;
	sub.s32 	%r238, %r1376, %r233;
	mov.u32 	%r1377, 6;
	sub.s32 	%r1378, %r1377, %r233;
	mul.wide.s32 	%rd889, %r1378, 4;
	add.s64 	%rd890, %rd1, %rd889;
	ld.local.u32 	%r1872, [%rd890];
	ld.local.u32 	%r1873, [%rd890+-4];
	and.b32  	%r241, %r231, 31;
	setp.eq.s32 	%p651, %r241, 0;
	@%p651 bra 	$L__BB0_447;

	mov.u32 	%r1379, 32;
	sub.s32 	%r1380, %r1379, %r241;
	shr.u32 	%r1381, %r1873, %r1380;
	shl.b32 	%r1382, %r1872, %r241;
	add.s32 	%r1872, %r1381, %r1382;
	mul.wide.s32 	%rd891, %r238, 4;
	add.s64 	%rd892, %rd1, %rd891;
	ld.local.u32 	%r1383, [%rd892];
	shr.u32 	%r1384, %r1383, %r1380;
	shl.b32 	%r1385, %r1873, %r241;
	add.s32 	%r1873, %r1384, %r1385;

$L__BB0_447:
	and.b32  	%r1386, %r230, -2147483648;
	shr.u32 	%r1387, %r1873, 30;
	shl.b32 	%r1388, %r1872, 2;
	or.b32  	%r1389, %r1387, %r1388;
	shr.u32 	%r1390, %r1389, 31;
	shr.u32 	%r1391, %r1872, 30;
	add.s32 	%r1392, %r1390, %r1391;
	neg.s32 	%r1393, %r1392;
	setp.eq.s32 	%p652, %r1386, 0;
	selp.b32 	%r1874, %r1392, %r1393, %p652;
	setp.ne.s32 	%p653, %r1390, 0;
	xor.b32  	%r1394, %r1386, -2147483648;
	selp.b32 	%r1395, %r1394, %r1386, %p653;
	selp.b32 	%r1396, -1, 0, %p653;
	xor.b32  	%r1397, %r1389, %r1396;
	shl.b32 	%r1398, %r1873, 2;
	xor.b32  	%r1399, %r1398, %r1396;
	cvt.u64.u32 	%rd893, %r1397;
	cvt.u64.u32 	%rd894, %r1399;
	bfi.b64 	%rd895, %rd893, %rd894, 32, 32;
	cvt.rn.f64.s64 	%fd19, %rd895;
	mul.f64 	%fd20, %fd19, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3971, %fd20;
	setp.eq.s32 	%p654, %r1395, 0;
	neg.f32 	%f3972, %f3971;
	selp.f32 	%f5792, %f3971, %f3972, %p654;

$L__BB0_449:
	mul.f32 	%f3974, %f654, 0f3F22F983;
	cvt.rni.s32.f32 	%r1879, %f3974;
	cvt.rn.f32.s32 	%f3975, %r1879;
	fma.rn.f32 	%f3977, %f3975, %f3966, %f654;
	fma.rn.f32 	%f3979, %f3975, %f3968, %f3977;
	fma.rn.f32 	%f5793, %f3975, %f3970, %f3979;
	abs.f32 	%f661, %f654;
	setp.leu.f32 	%p655, %f661, 0f47CE4780;
	@%p655 bra 	$L__BB0_457;

	setp.eq.f32 	%p656, %f661, 0f7F800000;
	@%p656 bra 	$L__BB0_456;
	bra.uni 	$L__BB0_451;

$L__BB0_456:
	mov.f32 	%f3983, 0f00000000;
	mul.rn.f32 	%f5793, %f654, %f3983;
	bra.uni 	$L__BB0_457;

$L__BB0_451:
	mov.b32 	%r249, %f654;
	bfe.u32 	%r1402, %r249, 23, 8;
	add.s32 	%r250, %r1402, -128;
	shl.b32 	%r1403, %r249, 8;
	or.b32  	%r251, %r1403, -2147483648;
	shr.u32 	%r252, %r250, 5;
	mov.u32 	%r1875, 0;
	mov.u64 	%rd1379, __cudart_i2opi_f;
	mov.u64 	%rd1380, %rd1;
	mov.u32 	%r1876, %r1875;

$L__BB0_452:
	.pragma "nounroll";
	mov.u32 	%r254, %r1876;
	ld.global.nc.u32 	%r1406, [%rd1379];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1404, %r1406, %r251, %r254;
	madc.hi.u32     %r1876, %r1406, %r251,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1380], %r1404;
	add.s64 	%rd1380, %rd1380, 4;
	add.s64 	%rd1379, %rd1379, 4;
	add.s32 	%r1875, %r1875, 1;
	setp.ne.s32 	%p657, %r1875, 6;
	@%p657 bra 	$L__BB0_452;

	add.s64 	%rd1270, %rd1, 24;
	mov.u32 	%r1411, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1409, %r1411, %r251, %r254;
	madc.hi.u32     %r1410, %r1411, %r251,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1270], %r1410;
	mov.u32 	%r1414, 4;
	sub.s32 	%r257, %r1414, %r252;
	mov.u32 	%r1415, 6;
	sub.s32 	%r1416, %r1415, %r252;
	mul.wide.s32 	%rd897, %r1416, 4;
	add.s64 	%rd898, %rd1, %rd897;
	ld.local.u32 	%r1877, [%rd898];
	ld.local.u32 	%r1878, [%rd898+-4];
	and.b32  	%r260, %r250, 31;
	setp.eq.s32 	%p658, %r260, 0;
	@%p658 bra 	$L__BB0_455;

	mov.u32 	%r1417, 32;
	sub.s32 	%r1418, %r1417, %r260;
	shr.u32 	%r1419, %r1878, %r1418;
	shl.b32 	%r1420, %r1877, %r260;
	add.s32 	%r1877, %r1419, %r1420;
	mul.wide.s32 	%rd899, %r257, 4;
	add.s64 	%rd900, %rd1, %rd899;
	ld.local.u32 	%r1421, [%rd900];
	shr.u32 	%r1422, %r1421, %r1418;
	shl.b32 	%r1423, %r1878, %r260;
	add.s32 	%r1878, %r1422, %r1423;

$L__BB0_455:
	and.b32  	%r1424, %r249, -2147483648;
	shr.u32 	%r1425, %r1878, 30;
	shl.b32 	%r1426, %r1877, 2;
	or.b32  	%r1427, %r1425, %r1426;
	shr.u32 	%r1428, %r1427, 31;
	shr.u32 	%r1429, %r1877, 30;
	add.s32 	%r1430, %r1428, %r1429;
	neg.s32 	%r1431, %r1430;
	setp.eq.s32 	%p659, %r1424, 0;
	selp.b32 	%r1879, %r1430, %r1431, %p659;
	setp.ne.s32 	%p660, %r1428, 0;
	xor.b32  	%r1432, %r1424, -2147483648;
	selp.b32 	%r1433, %r1432, %r1424, %p660;
	selp.b32 	%r1434, -1, 0, %p660;
	xor.b32  	%r1435, %r1427, %r1434;
	shl.b32 	%r1436, %r1878, 2;
	xor.b32  	%r1437, %r1436, %r1434;
	cvt.u64.u32 	%rd901, %r1435;
	cvt.u64.u32 	%rd902, %r1437;
	bfi.b64 	%rd903, %rd901, %rd902, 32, 32;
	cvt.rn.f64.s64 	%fd21, %rd903;
	mul.f64 	%fd22, %fd21, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f3981, %fd22;
	setp.eq.s32 	%p661, %r1433, 0;
	neg.f32 	%f3982, %f3981;
	selp.f32 	%f5793, %f3981, %f3982, %p661;

$L__BB0_457:
	mov.f32 	%f5397, 0f3F800000;
	setp.lt.f32 	%p662, %f640, 0f00000000;
	mov.f32 	%f3984, 0f00000000;
	selp.f32 	%f3985, 0fBF800000, 0f3F800000, %p662;
	mul.f32 	%f3987, %f5792, %f5792;
	mov.f32 	%f3988, 0fBAB607ED;
	mov.f32 	%f3989, 0f37CBAC00;
	fma.rn.f32 	%f3990, %f3989, %f3987, %f3988;
	mov.f32 	%f3991, 0f3D2AAABB;
	fma.rn.f32 	%f3992, %f3990, %f3987, %f3991;
	mov.f32 	%f3993, 0fBEFFFFFF;
	fma.rn.f32 	%f3994, %f3992, %f3987, %f3993;
	fma.rn.f32 	%f3995, %f3994, %f3987, %f5397;
	mov.f32 	%f3996, 0f3C0885E4;
	mov.f32 	%f3997, 0fB94D4153;
	fma.rn.f32 	%f3998, %f3997, %f3987, %f3996;
	mov.f32 	%f3999, 0fBE2AAAA8;
	fma.rn.f32 	%f4000, %f3998, %f3987, %f3999;
	fma.rn.f32 	%f4001, %f3987, %f5792, %f3984;
	fma.rn.f32 	%f4002, %f4000, %f4001, %f5792;
	and.b32  	%r1438, %r1874, 1;
	setp.eq.b32 	%p663, %r1438, 1;
	selp.f32 	%f4003, %f3995, %f4002, %p663;
	selp.f32 	%f4004, %f4002, %f3995, %p663;
	neg.f32 	%f4005, %f4003;
	and.b32  	%r1439, %r1874, 2;
	setp.eq.s32 	%p664, %r1439, 0;
	selp.f32 	%f4006, %f4003, %f4005, %p664;
	neg.f32 	%f4007, %f4004;
	add.s32 	%r1440, %r1874, 1;
	and.b32  	%r1441, %r1440, 2;
	setp.eq.s32 	%p665, %r1441, 0;
	selp.f32 	%f4008, %f4004, %f4007, %p665;
	mul.f32 	%f4009, %f5793, %f5793;
	fma.rn.f32 	%f4010, %f3989, %f4009, %f3988;
	fma.rn.f32 	%f4011, %f4010, %f4009, %f3991;
	fma.rn.f32 	%f4012, %f4011, %f4009, %f3993;
	fma.rn.f32 	%f4013, %f4012, %f4009, %f5397;
	fma.rn.f32 	%f4014, %f4009, %f5793, %f3984;
	fma.rn.f32 	%f4015, %f3997, %f4009, %f3996;
	fma.rn.f32 	%f4016, %f4015, %f4009, %f3999;
	fma.rn.f32 	%f4017, %f4016, %f4014, %f5793;
	and.b32  	%r1442, %r1879, 1;
	setp.eq.b32 	%p666, %r1442, 1;
	selp.f32 	%f4018, %f4013, %f4017, %p666;
	selp.f32 	%f4019, %f4017, %f4013, %p666;
	and.b32  	%r1443, %r1879, 2;
	setp.eq.s32 	%p667, %r1443, 0;
	neg.f32 	%f4020, %f4018;
	selp.f32 	%f4021, %f4018, %f4020, %p667;
	add.s32 	%r1444, %r1879, 1;
	and.b32  	%r1445, %r1444, 2;
	setp.eq.s32 	%p668, %r1445, 0;
	neg.f32 	%f4022, %f4019;
	selp.f32 	%f4023, %f4019, %f4022, %p668;
	mov.b32 	%r1446, %f4023;
	neg.f32 	%f4024, %f4021;
	mov.b32 	%r1447, %f4021;
	cvt.u64.u32 	%rd904, %r1447;
	mov.b32 	%r1448, %f4024;
	cvt.u64.u32 	%rd905, %r1448;
	cvt.u64.u32 	%rd906, %r1446;
	bfi.b64 	%rd907, %rd906, %rd905, 32, 32;
	mov.b64 	{%r1449, %r1450}, %rd907;
	bfi.b64 	%rd908, %rd904, %rd906, 32, 32;
	mov.b64 	{%r1451, %r1452}, %rd908;
	mul.f32 	%f4025, %f3985, %f4006;
	mov.b32 	%r1453, %f4025;
	cvt.u64.u32 	%rd909, %r1453;
	mov.b32 	%r1454, %f4008;
	cvt.u64.u32 	%rd910, %r1454;
	neg.f32 	%f4026, %f4006;
	mov.b32 	%r1455, %f4026;
	mul.f32 	%f4027, %f3985, %f4008;
	mov.b32 	%r1456, %f4027;
	cvt.u64.u32 	%rd911, %r1456;
	cvt.u64.u32 	%rd912, %r1455;
	bfi.b64 	%rd913, %rd911, %rd912, 32, 32;
	mov.b64 	{%r1457, %r1458}, %rd913;
	bfi.b64 	%rd914, %rd909, %rd910, 32, 32;
	mov.b64 	{%r1459, %r1460}, %rd914;
	add.f32 	%f665, %f639, 0fBF800000;
	fma.rn.f32 	%f666, %f640, %f3985, 0fBF800000;
	mov.b32 	%f667, %r1451;
	mov.b32 	%f668, %r1452;
	mov.b32 	%f669, %r1449;
	mov.b32 	%f670, %r1450;
	mov.b32 	%f671, %r1459;
	mov.b32 	%f672, %r1460;
	mov.b32 	%f673, %r1457;
	mov.b32 	%f674, %r1458;
	add.f32 	%f675, %f635, 0fBF800000;
	setp.eq.f32 	%p669, %f553, 0f3F800000;
	@%p669 bra 	$L__BB0_462;
	bra.uni 	$L__BB0_458;

$L__BB0_462:
	ld.global.f32 	%f4093, [%rd87+20];
	add.f32 	%f4094, %f4093, %f4093;
	mul.f32 	%f4095, %f634, %f4094;
	mul.f32 	%f4096, %f665, %f667;
	mul.f32 	%f4097, %f665, %f668;
	mul.f32 	%f4098, %f666, %f669;
	mul.f32 	%f4099, %f672, %f4098;
	fma.rn.f32 	%f4100, %f671, %f4096, %f4099;
	mul.f32 	%f4101, %f666, %f670;
	mul.f32 	%f4102, %f672, %f4101;
	fma.rn.f32 	%f4103, %f671, %f4097, %f4102;
	mul.f32 	%f4104, %f674, %f4098;
	fma.rn.f32 	%f4105, %f673, %f4096, %f4104;
	mul.f32 	%f4106, %f674, %f4101;
	fma.rn.f32 	%f4107, %f673, %f4097, %f4106;
	mul.f32 	%f4108, %f4100, %f4095;
	mul.f32 	%f4109, %f4103, %f4095;
	mul.f32 	%f4110, %f4105, %f4095;
	mul.f32 	%f4111, %f4107, %f4095;
	mul.f32 	%f4112, %f5754, %f4110;
	fma.rn.f32 	%f4113, %f5770, %f4108, %f4112;
	mul.f32 	%f4114, %f5754, %f4111;
	fma.rn.f32 	%f4115, %f5770, %f4109, %f4114;
	mul.f32 	%f4116, %f4110, %f5859;
	fma.rn.f32 	%f4117, %f4108, %f5755, %f4116;
	mul.f32 	%f4118, %f4111, %f5859;
	fma.rn.f32 	%f4119, %f4109, %f5755, %f4118;
	ld.global.f32 	%f4120, [%rd87+16];
	mul.f32 	%f4121, %f634, %f4120;
	mul.f32 	%f4122, %f675, %f4121;
	mul.f32 	%f4123, %f635, %f4122;
	add.u64 	%rd919, %SPL, 96;
	mov.u64 	%rd920, 0;
	st.local.v2.u64 	[%rd919], {%rd920, %rd920};
	mov.u32 	%r1466, 1065353216;
	st.local.u32 	[%rd919], %r1466;
	st.local.u32 	[%rd919+12], %r1466;
	ld.local.v4.f32 	{%f4124, %f4125, %f4126, %f4127}, [%rd919];
	fma.rn.f32 	%f4132, %f4123, %f4125, %f4115;
	mov.b32 	%r1467, %f4132;
	fma.rn.f32 	%f4133, %f4123, %f4124, %f4113;
	mov.b32 	%r1468, %f4133;
	fma.rn.f32 	%f4134, %f4123, %f4127, %f4119;
	mov.b32 	%r1469, %f4134;
	fma.rn.f32 	%f4135, %f4123, %f4126, %f4117;
	mov.b32 	%r1470, %f4135;
	st.local.v4.f32 	[%rd237], {%f4133, %f4132, %f4135, %f4134};
	mov.b64 	%rd1382, {%r1470, %r1469};
	mov.b64 	%rd1381, {%r1468, %r1467};
	bra.uni 	$L__BB0_463;

$L__BB0_458:
	ld.global.f32 	%f4028, [%rd87+20];
	add.f32 	%f4029, %f4028, %f4028;
	mul.f32 	%f4030, %f634, %f4029;
	max.f32 	%f4032, %f665, %f3984;
	mul.f32 	%f4033, %f667, %f4032;
	mul.f32 	%f4034, %f668, %f4032;
	max.f32 	%f4035, %f666, %f3984;
	mul.f32 	%f4036, %f669, %f4035;
	mul.f32 	%f4037, %f670, %f4035;
	mul.f32 	%f4038, %f672, %f4036;
	fma.rn.f32 	%f4039, %f671, %f4033, %f4038;
	mul.f32 	%f4040, %f672, %f4037;
	fma.rn.f32 	%f4041, %f671, %f4034, %f4040;
	mul.f32 	%f4042, %f674, %f4036;
	fma.rn.f32 	%f4043, %f673, %f4033, %f4042;
	mul.f32 	%f4044, %f674, %f4037;
	fma.rn.f32 	%f4045, %f673, %f4034, %f4044;
	mul.f32 	%f4046, %f4039, %f4030;
	mul.f32 	%f4047, %f4041, %f4030;
	mul.f32 	%f4048, %f4043, %f4030;
	mul.f32 	%f4049, %f4045, %f4030;
	mul.f32 	%f4050, %f5754, %f4048;
	fma.rn.f32 	%f5794, %f5770, %f4046, %f4050;
	mul.f32 	%f4051, %f5754, %f4049;
	fma.rn.f32 	%f5795, %f5770, %f4047, %f4051;
	mul.f32 	%f4052, %f4048, %f5859;
	fma.rn.f32 	%f5796, %f4046, %f5755, %f4052;
	mul.f32 	%f4053, %f4049, %f5859;
	fma.rn.f32 	%f5797, %f4047, %f5755, %f4053;
	min.f32 	%f4054, %f665, %f3984;
	mul.f32 	%f4055, %f667, %f4054;
	mul.f32 	%f4056, %f668, %f4054;
	min.f32 	%f4057, %f666, %f3984;
	mul.f32 	%f4058, %f669, %f4057;
	mul.f32 	%f4059, %f670, %f4057;
	mul.f32 	%f4060, %f672, %f4058;
	fma.rn.f32 	%f4061, %f671, %f4055, %f4060;
	mul.f32 	%f4062, %f672, %f4059;
	fma.rn.f32 	%f4063, %f671, %f4056, %f4062;
	mul.f32 	%f4064, %f674, %f4058;
	fma.rn.f32 	%f4065, %f673, %f4055, %f4064;
	mul.f32 	%f4066, %f674, %f4059;
	fma.rn.f32 	%f4067, %f673, %f4056, %f4066;
	mul.f32 	%f4068, %f4030, %f4061;
	mul.f32 	%f4069, %f4030, %f4063;
	mul.f32 	%f4070, %f4030, %f4065;
	mul.f32 	%f4071, %f4030, %f4067;
	mul.f32 	%f4072, %f5754, %f4070;
	fma.rn.f32 	%f5798, %f5770, %f4068, %f4072;
	mul.f32 	%f4073, %f5754, %f4071;
	fma.rn.f32 	%f5799, %f5770, %f4069, %f4073;
	mul.f32 	%f4074, %f4070, %f5859;
	fma.rn.f32 	%f5800, %f4068, %f5755, %f4074;
	mul.f32 	%f4075, %f4071, %f5859;
	fma.rn.f32 	%f5801, %f4069, %f5755, %f4075;
	ld.global.f32 	%f4076, [%rd87+16];
	mul.f32 	%f4077, %f634, %f4076;
	mul.f32 	%f4078, %f675, %f4077;
	mul.f32 	%f4079, %f635, %f4078;
	add.u64 	%rd916, %SPL, 96;
	st.local.v4.f32 	[%rd916], {%f3984, %f3984, %f3984, %f3984};
	mov.u64 	%rd917, 0;
	st.local.v2.u64 	[%rd237], {%rd917, %rd917};
	mov.u32 	%r1461, 1065353216;
	st.local.u32 	[%rd237], %r1461;
	st.local.u32 	[%rd237+12], %r1461;
	ld.local.v4.f32 	{%f4080, %f4081, %f4082, %f4083}, [%rd237];
	mul.f32 	%f684, %f4079, %f4080;
	mul.f32 	%f685, %f4079, %f4081;
	mul.f32 	%f686, %f4079, %f4082;
	mul.f32 	%f687, %f4079, %f4083;
	setp.lt.f32 	%p670, %f635, 0f3F800000;
	@%p670 bra 	$L__BB0_460;
	bra.uni 	$L__BB0_459;

$L__BB0_460:
	add.f32 	%f5798, %f5798, %f684;
	add.f32 	%f5799, %f5799, %f685;
	add.f32 	%f5800, %f5800, %f686;
	add.f32 	%f5801, %f5801, %f687;
	bra.uni 	$L__BB0_461;

$L__BB0_459:
	add.f32 	%f5794, %f5794, %f684;
	add.f32 	%f5795, %f5795, %f685;
	add.f32 	%f5796, %f5796, %f686;
	add.f32 	%f5797, %f5797, %f687;

$L__BB0_461:
	ld.global.u8 	%rs30, [%rd87+8];
	setp.ne.s16 	%p671, %rs30, 0;
	setp.eq.f32 	%p672, %f553, 0f00000000;
	and.pred  	%p673, %p672, %p671;
	selp.f32 	%f4088, 0f00000000, 0f3F800000, %p673;
	fma.rn.f32 	%f4089, %f5795, %f4088, %f5799;
	mov.b32 	%r1462, %f4089;
	fma.rn.f32 	%f4090, %f5794, %f4088, %f5798;
	mov.b32 	%r1463, %f4090;
	fma.rn.f32 	%f4091, %f5797, %f4088, %f5801;
	mov.b32 	%r1464, %f4091;
	fma.rn.f32 	%f4092, %f5796, %f4088, %f5800;
	mov.b32 	%r1465, %f4092;
	mov.b64 	%rd1382, {%r1465, %r1464};
	mov.b64 	%rd1381, {%r1463, %r1462};
	bra.uni 	$L__BB0_463;

$L__BB0_266:
	abs.f32 	%f5432, %f364;
	setp.neu.f32 	%p426, %f5432, 0f7F800000;
	@%p426 bra 	$L__BB0_269;

	selp.f32 	%f5733, 0fFF800000, 0f7F800000, %p9;

$L__BB0_269:
	ld.global.u8 	%rs23, [%rd87+48];
	setp.eq.s16 	%p427, %rs23, 0;
	@%p427 bra 	$L__BB0_273;

	mov.f32 	%f5408, 0fBF000000;
	div.rn.f32 	%f2832, %f312, %f364;
	setp.lt.f32 	%p428, %f2832, 0f00800000;
	mul.f32 	%f2833, %f2832, 0f4B000000;
	selp.f32 	%f377, %f2833, %f2832, %p428;
	selp.f32 	%f2834, 0fC1B80000, 0f00000000, %p428;
	mov.b32 	%r997, %f377;
	add.s32 	%r998, %r997, -1059760811;
	and.b32  	%r999, %r998, -8388608;
	sub.s32 	%r1000, %r997, %r999;
	mov.b32 	%f2835, %r1000;
	cvt.rn.f32.s32 	%f2836, %r999;
	mov.f32 	%f2837, 0f34000000;
	fma.rn.f32 	%f2838, %f2836, %f2837, %f2834;
	add.f32 	%f2839, %f2835, 0fBF800000;
	mov.f32 	%f2840, 0f3E1039F6;
	mov.f32 	%f2841, 0fBE055027;
	fma.rn.f32 	%f2842, %f2841, %f2839, %f2840;
	mov.f32 	%f2843, 0fBDF8CDCC;
	fma.rn.f32 	%f2844, %f2842, %f2839, %f2843;
	mov.f32 	%f2845, 0f3E0F2955;
	fma.rn.f32 	%f2846, %f2844, %f2839, %f2845;
	mov.f32 	%f2847, 0fBE2AD8B9;
	fma.rn.f32 	%f2848, %f2846, %f2839, %f2847;
	mov.f32 	%f2849, 0f3E4CED0B;
	fma.rn.f32 	%f2850, %f2848, %f2839, %f2849;
	mov.f32 	%f2851, 0fBE7FFF22;
	fma.rn.f32 	%f2852, %f2850, %f2839, %f2851;
	mov.f32 	%f2853, 0f3EAAAA78;
	fma.rn.f32 	%f2854, %f2852, %f2839, %f2853;
	fma.rn.f32 	%f2856, %f2854, %f2839, %f5408;
	mul.f32 	%f2857, %f2839, %f2856;
	fma.rn.f32 	%f2858, %f2857, %f2839, %f2839;
	mov.f32 	%f2859, 0f3F317218;
	fma.rn.f32 	%f5734, %f2838, %f2859, %f2858;
	setp.lt.u32 	%p429, %r997, 2139095040;
	@%p429 bra 	$L__BB0_272;

	mov.f32 	%f2860, 0f7F800000;
	fma.rn.f32 	%f5734, %f377, %f2860, %f2860;

$L__BB0_272:
	setp.eq.f32 	%p430, %f377, 0f00000000;
	selp.f32 	%f2861, 0fFF800000, %f5734, %p430;
	add.f32 	%f5741, %f5741, %f2861;

$L__BB0_273:
	setp.eq.f32 	%p431, %f364, 0f3F800000;
	selp.f32 	%f2862, 0f3F800000, %f5733, %p431;
	mov.b64 	{%r1001, %r1002}, %rd159;
	mov.b64 	{%r1003, %r1004}, %rd158;
	mov.b32 	%f2863, %r1003;
	mul.f32 	%f2864, %f2863, %f2862;
	mov.b32 	%f2865, %r1004;
	mul.f32 	%f2866, %f2865, %f2862;
	mov.b32 	%f2867, %r1001;
	mul.f32 	%f2868, %f2867, %f2862;
	mov.b32 	%f2869, %r1002;
	mul.f32 	%f2870, %f2869, %f2862;
	mov.b64 	{%r1005, %r1006}, %rd161;
	mov.b64 	{%r1007, %r1008}, %rd160;
	mov.b32 	%f2871, %r1007;
	mov.b32 	%f2872, %r1008;
	mul.f32 	%f2873, %f2872, %f2868;
	mul.f32 	%f2874, %f2872, %f2870;
	mov.b32 	%f2875, %r1005;
	mov.b32 	%f2876, %r1006;
	mul.f32 	%f2877, %f2876, %f2868;
	mul.f32 	%f2878, %f2876, %f2870;
	fma.rn.f32 	%f2879, %f2871, %f2866, %f2874;
	mov.b32 	%r1009, %f2879;
	fma.rn.f32 	%f2880, %f2871, %f2864, %f2873;
	mov.b32 	%r1010, %f2880;
	fma.rn.f32 	%f2881, %f2875, %f2866, %f2878;
	mov.b32 	%r1011, %f2881;
	fma.rn.f32 	%f2882, %f2875, %f2864, %f2877;
	mov.b32 	%r1012, %f2882;
	mov.b64 	%rd1350, {%r1012, %r1011};
	mov.b64 	%rd1349, {%r1010, %r1009};
	bra.uni 	$L__BB0_291;

$L__BB0_409:
	abs.f32 	%f5515, %f555;
	setp.neu.f32 	%p603, %f5515, 0f7F800000;
	@%p603 bra 	$L__BB0_413;

	setp.gt.s32 	%p604, %r224, -1;
	selp.b32 	%r1314, 2139095040, 0, %p604;
	or.b32  	%r1315, %r1314, -2147483648;
	selp.b32 	%r1316, %r1315, %r1314, %p12;
	mov.b32 	%f5774, %r1316;

$L__BB0_413:
	add.u64 	%rd1276, %SPL, 0;
	mov.f32 	%f5443, 0f00000000;
	setp.eq.s32 	%p608, %r224, 0;
	setp.eq.f32 	%p609, %f555, 0f3F800000;
	mov.u32 	%r1320, 1065353216;
	or.pred  	%p610, %p609, %p608;
	add.f32 	%f3728, %f5774, 0fBF800000;
	selp.f32 	%f3729, 0f00000000, %f3728, %p610;
	mul.f32 	%f3730, %f554, %f3729;
	ld.global.f32 	%f3731, [%rd87+20];
	neg.f32 	%f3732, %f3731;
	max.f32 	%f3733, %f3730, %f3732;
	mul.f32 	%f3734, %f5756, %f3733;
	neg.f32 	%f3735, %f3734;
	add.u64 	%rd871, %SPL, 96;
	st.local.v4.f32 	[%rd871], {%f5443, %f5443, %f5443, %f5443};
	mov.u64 	%rd872, 0;
	st.local.v2.u64 	[%rd1276], {%rd872, %rd872};
	st.local.u32 	[%rd1276], %r1320;
	st.local.u32 	[%rd1276+12], %r1320;
	ld.local.v4.f32 	{%f3737, %f3738, %f3739, %f3740}, [%rd1276];
	mul.f32 	%f5775, %f3737, %f3735;
	mul.f32 	%f5776, %f3738, %f3735;
	mul.f32 	%f5777, %f3739, %f3735;
	mul.f32 	%f5778, %f3740, %f3735;
	ld.global.f32 	%f579, [%rd87+16];
	setp.eq.f32 	%p611, %f579, 0f00000000;
	@%p611 bra 	$L__BB0_415;

	add.f32 	%f3745, %f102, %f102;
	add.f32 	%f3746, %f100, %f101;
	add.f32 	%f3747, %f99, %f99;
	mul.f32 	%f3748, %f3746, 0f3F000000;
	mul.f32 	%f3749, %f3747, 0f3F000000;
	mul.f32 	%f3750, %f3745, 0f3F000000;
	add.f32 	%f3751, %f3750, 0f00000000;
	add.f32 	%f3752, %f3749, %f3751;
	mul.f32 	%f3753, %f3752, 0f3F000000;
	st.local.v4.f32 	[%rd871], {%f3750, %f3748, %f3748, %f3749};
	sub.f32 	%f3754, %f3750, %f3753;
	st.local.f32 	[%rd871], %f3754;
	sub.f32 	%f3755, %f3749, %f3753;
	st.local.f32 	[%rd871+12], %f3755;
	ld.local.v4.f32 	{%f3756, %f3757, %f3758, %f3759}, [%rd871];
	add.f32 	%f3760, %f579, %f579;
	mul.f32 	%f3761, %f5756, %f3760;
	fma.rn.f32 	%f5775, %f3761, %f3756, %f5775;
	fma.rn.f32 	%f5776, %f3761, %f3757, %f5776;
	fma.rn.f32 	%f5777, %f3761, %f3758, %f5777;
	fma.rn.f32 	%f5778, %f3761, %f3759, %f5778;

$L__BB0_415:
	mov.b32 	%r1321, %f5775;
	mov.b32 	%r1322, %f5776;
	mov.b64 	%rd1381, {%r1321, %r1322};
	mov.b32 	%r1323, %f5777;
	mov.b32 	%r1324, %f5778;
	mov.b64 	%rd1382, {%r1323, %r1324};

$L__BB0_463:
	setp.eq.s32 	%p675, %r223, 1;
	mov.pred 	%p899, 0;
	@%p675 bra 	$L__BB0_475;

	mov.b64 	{%r1471, %r1472}, %rd1382;
	mov.b64 	{%r1473, %r1474}, %rd1381;
	mov.b32 	%f713, %r1473;
	abs.f32 	%f4136, %f713;
	mov.b32 	%f5804, %r1474;
	abs.f32 	%f4137, %f5804;
	setp.le.f32 	%p676, %f4137, %f4136;
	selp.f32 	%f4138, %f4136, %f4137, %p676;
	mov.b32 	%f715, %r1471;
	abs.f32 	%f4139, %f715;
	setp.le.f32 	%p677, %f4139, %f4138;
	selp.f32 	%f4140, %f4138, %f4139, %p677;
	mov.b32 	%f5805, %r1472;
	abs.f32 	%f4141, %f5805;
	setp.le.f32 	%p678, %f4141, %f4140;
	selp.f32 	%f717, %f4140, %f4141, %p678;
	setp.eq.f32 	%p679, %f717, 0f00000000;
	@%p679 bra 	$L__BB0_466;

	div.rn.f32 	%f5804, %f5804, %f717;
	div.rn.f32 	%f5805, %f5805, %f717;
	mov.b32 	%r1475, %f5804;
	div.rn.f32 	%f4142, %f713, %f717;
	mov.b32 	%r1476, %f4142;
	mov.b64 	%rd1381, {%r1476, %r1475};

$L__BB0_466:
	fma.rn.f32 	%f4144, %f5804, %f5804, 0f00000000;
	sqrt.rn.f32 	%f4145, %f4144;
	setp.ltu.f32 	%p680, %f5804, 0f00000000;
	selp.f32 	%f4146, 0fBF800000, 0f3F800000, %p680;
	neg.f32 	%f4147, %f5804;
	selp.f32 	%f4148, %f4147, %f5804, %p680;
	mul.f32 	%f5806, %f4146, %f4145;
	fma.rn.f32 	%f4149, %f4148, %f4145, %f4144;
	add.f32 	%f723, %f4149, %f4149;
	setp.eq.f32 	%p681, %f723, 0f00000000;
	@%p681 bra 	$L__BB0_468;

	add.f32 	%f4150, %f5804, %f5806;
	sqrt.rn.f32 	%f4151, %f723;
	div.rn.f32 	%f4152, %f4150, %f4151;
	neg.f32 	%f5806, %f5806;
	add.f32 	%f4153, %f4152, %f4152;
	fma.rn.f32 	%f4154, %f5805, %f4153, 0f00000000;
	mul.f32 	%f4155, %f4152, %f4154;
	add.f32 	%f4156, %f4155, 0f00000000;
	sub.f32 	%f4157, %f5805, %f4155;
	sub.f32 	%f4158, %f4157, %f4155;
	add.f32 	%f4159, %f4156, %f4156;
	mul.f32 	%f4160, %f4152, %f4159;
	fma.rn.f32 	%f5805, %f4152, %f4160, %f4158;

$L__BB0_468:
	abs.f32 	%f728, %f5806;
	mov.b64 	{%r267, %r1479}, %rd1381;
	mov.b32 	%f5808, %r267;
	abs.f32 	%f4161, %f728;
	abs.f32 	%f4162, %f5808;
	abs.f32 	%f4163, %f5805;
	add.f32 	%f4164, %f4163, %f4162;
	mul.f32 	%f4165, %f4164, 0f358637BD;
	setp.leu.f32 	%p682, %f4161, %f4165;
	@%p682 bra 	$L__BB0_474;

	mov.b32 	%r1480, %f728;
	cvt.u64.u32 	%rd925, %r267;
	cvt.u64.u32 	%rd926, %r1480;
	mov.b32 	%r1481, %f5805;
	cvt.u64.u32 	%rd927, %r1481;
	mov.u64 	%rd924, 0;
	bfi.b64 	%rd928, %rd927, %rd926, 32, 32;
	mov.b64 	{%r1482, %r1483}, %rd928;
	bfi.b64 	%rd929, %rd926, %rd925, 32, 32;
	mov.b64 	{%r1484, %r1485}, %rd929;
	mov.b32 	%f730, %r1484;
	mov.b32 	%f4166, %r1485;
	mov.b32 	%f4167, %r1482;
	mov.b32 	%f731, %r1483;
	sub.f32 	%f4168, %f730, %f731;
	mul.f32 	%f4169, %f4168, 0f3F000000;
	mul.f32 	%f4170, %f4169, %f4169;
	fma.rn.f32 	%f732, %f4166, %f4167, %f4170;
	setp.ltu.f32 	%p683, %f732, 0f00000000;
	mov.u64 	%rd1384, %rd924;
	mov.u64 	%rd1385, %rd924;
	mov.u64 	%rd1386, %rd924;
	@%p683 bra 	$L__BB0_471;

	sqrt.rn.f32 	%f4171, %f732;
	add.f32 	%f4172, %f731, %f730;
	mul.f32 	%f4173, %f4172, 0f3F000000;
	add.f32 	%f4174, %f4173, %f4171;
	sub.f32 	%f4175, %f4173, %f4171;
	mov.b32 	%r1486, %f4174;
	mov.b32 	%r1487, %f4175;
	cvt.u64.u32 	%rd932, %r1487;
	cvt.u64.u32 	%rd933, %r1486;
	bfi.b64 	%rd934, %rd932, %rd933, 32, 32;
	shr.u64 	%rd1385, %rd934, 32;
	shl.b64 	%rd1384, %rd934, 32;
	mov.u64 	%rd1386, 1;

$L__BB0_471:
	or.b64  	%rd266, %rd1386, %rd1384;
	or.b64  	%rd267, %rd924, %rd1385;
	cvt.u32.u64 	%r1488, %rd1384;
	cvt.u32.u64 	%r1489, %rd1386;
	or.b32  	%r1490, %r1489, %r1488;
	setp.eq.s32 	%p684, %r1490, 0;
	@%p684 bra 	$L__BB0_473;

	mov.b64 	{%r1491, %r1492}, %rd267;
	mov.b64 	{%r1493, %r1494}, %rd266;
	mov.b32 	%f5808, %r1494;
	mov.b32 	%f5805, %r1491;

$L__BB0_474:
	mul.f32 	%f4176, %f717, %f5805;
	mul.f32 	%f4177, %f717, %f5808;
	setp.le.f32 	%p685, %f4177, %f4176;
	selp.f32 	%f4178, %f4177, %f4176, %p685;
	setp.ge.f32 	%p686, %f4177, %f4176;
	selp.f32 	%f4179, %f4177, %f4176, %p686;
	ld.global.f32 	%f4180, [%rd87+84];
	setp.gt.f32 	%p687, %f4179, %f4180;
	sub.f32 	%f4181, %f4179, %f4178;
	mul.f32 	%f4182, %f4181, 0f3F000000;
	ld.global.f32 	%f4183, [%rd87+88];
	setp.gt.f32 	%p688, %f4182, %f4183;
	or.pred  	%p899, %p687, %p688;

$L__BB0_475:
	selp.b32 	%r10, 0, %r10, %p899;

$L__BB0_476:
	mov.b32 	%f738, %r10;
	and.b16  	%rs31, %rs5, 3;
	setp.eq.s16 	%p689, %rs31, 1;
	@%p689 bra 	$L__BB0_496;

	setp.eq.s16 	%p690, %rs31, 2;
	@%p690 bra 	$L__BB0_480;

	setp.ne.s16 	%p691, %rs31, 3;
	@%p691 bra 	$L__BB0_511;

	mov.f32 	%f5837, 0f00000000;
	mov.f32 	%f5838, %f5837;
	mov.f32 	%f5839, %f5837;
	mov.f32 	%f5840, %f5837;
	bra.uni 	$L__BB0_543;

$L__BB0_480:
	mov.f32 	%f5500, 0f3102E308;
	mov.f32 	%f5499, 0fBF317218;
	mov.f32 	%f5498, 0f3FB8AA3B;
	mov.f32 	%f5497, 0f35BFBE8E;
	mov.f32 	%f5496, 0f3F317200;
	mov.f32 	%f5495, 0f3DAAAABD;
	mov.f32 	%f5494, 0f3C4CAF63;
	mov.f32 	%f5493, 0f3B18F0FE;
	ld.global.f32 	%f739, [%rd87+8];
	div.rn.f32 	%f4191, %f497, %f5770;
	div.rn.f32 	%f740, %f4191, %f497;
	ld.global.u32 	%r270, [%rd87+12];
	cvt.rn.f32.s32 	%f741, %r270;
	mul.f32 	%f4192, %f741, 0f3F000000;
	cvt.rzi.f32.f32 	%f4193, %f4192;
	add.f32 	%f4194, %f4193, %f4193;
	sub.f32 	%f4195, %f741, %f4194;
	abs.f32 	%f742, %f4195;
	abs.f32 	%f743, %f740;
	setp.lt.f32 	%p692, %f743, 0f00800000;
	mul.f32 	%f4196, %f743, 0f4B800000;
	selp.f32 	%f4197, %f4196, %f743, %p692;
	selp.f32 	%f4198, 0fC3170000, 0fC2FE0000, %p692;
	mov.b32 	%r1495, %f4197;
	and.b32  	%r1496, %r1495, 8388607;
	or.b32  	%r1497, %r1496, 1065353216;
	mov.b32 	%f4199, %r1497;
	shr.u32 	%r1498, %r1495, 23;
	cvt.rn.f32.u32 	%f4200, %r1498;
	add.f32 	%f4201, %f4198, %f4200;
	setp.gt.f32 	%p693, %f4199, 0f3FB504F3;
	mul.f32 	%f4202, %f4199, 0f3F000000;
	add.f32 	%f4203, %f4201, 0f3F800000;
	selp.f32 	%f4204, %f4203, %f4201, %p693;
	selp.f32 	%f4205, %f4202, %f4199, %p693;
	add.f32 	%f4206, %f4205, 0fBF800000;
	add.f32 	%f4189, %f4205, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4188,%f4189;
	// end inline asm
	add.f32 	%f4207, %f4206, %f4206;
	mul.f32 	%f4208, %f4188, %f4207;
	mul.f32 	%f4209, %f4208, %f4208;
	fma.rn.f32 	%f4212, %f5493, %f4209, %f5494;
	fma.rn.f32 	%f4214, %f4212, %f4209, %f5495;
	mul.rn.f32 	%f4215, %f4214, %f4209;
	mul.rn.f32 	%f4216, %f4215, %f4208;
	sub.f32 	%f4217, %f4206, %f4208;
	add.f32 	%f4218, %f4217, %f4217;
	neg.f32 	%f4219, %f4208;
	fma.rn.f32 	%f4220, %f4219, %f4206, %f4218;
	mul.rn.f32 	%f4221, %f4188, %f4220;
	add.f32 	%f4222, %f4216, %f4208;
	sub.f32 	%f4223, %f4208, %f4222;
	add.f32 	%f4224, %f4216, %f4223;
	add.f32 	%f4225, %f4221, %f4224;
	add.f32 	%f4226, %f4222, %f4225;
	sub.f32 	%f4227, %f4222, %f4226;
	add.f32 	%f4228, %f4225, %f4227;
	mul.rn.f32 	%f4230, %f4204, %f5496;
	mul.rn.f32 	%f4232, %f4204, %f5497;
	add.f32 	%f4233, %f4230, %f4226;
	sub.f32 	%f4234, %f4230, %f4233;
	add.f32 	%f4235, %f4226, %f4234;
	add.f32 	%f4236, %f4228, %f4235;
	add.f32 	%f4237, %f4232, %f4236;
	add.f32 	%f4238, %f4233, %f4237;
	sub.f32 	%f4239, %f4233, %f4238;
	add.f32 	%f4240, %f4237, %f4239;
	abs.f32 	%f744, %f741;
	setp.gt.f32 	%p694, %f744, 0f77F684DF;
	mul.f32 	%f4241, %f741, 0f39000000;
	selp.f32 	%f4242, %f4241, %f741, %p694;
	mul.rn.f32 	%f4243, %f4242, %f4238;
	neg.f32 	%f4244, %f4243;
	fma.rn.f32 	%f4245, %f4242, %f4238, %f4244;
	fma.rn.f32 	%f4246, %f4242, %f4240, %f4245;
	mov.f32 	%f4247, 0f00000000;
	fma.rn.f32 	%f4248, %f4247, %f4238, %f4246;
	add.rn.f32 	%f4249, %f4243, %f4248;
	neg.f32 	%f4250, %f4249;
	add.rn.f32 	%f4251, %f4243, %f4250;
	add.rn.f32 	%f4252, %f4251, %f4248;
	mov.b32 	%r1499, %f4249;
	setp.eq.s32 	%p695, %r1499, 1118925336;
	add.s32 	%r1500, %r1499, -1;
	mov.b32 	%f4253, %r1500;
	add.f32 	%f4254, %f4252, 0f37000000;
	selp.f32 	%f745, %f4254, %f4252, %p695;
	selp.f32 	%f4255, %f4253, %f4249, %p695;
	mul.rn.f32 	%f4257, %f4255, %f5498;
	cvt.rzi.f32.f32 	%f4258, %f4257;
	abs.f32 	%f4259, %f4258;
	setp.gt.f32 	%p696, %f4259, 0f42FC0000;
	mov.b32 	%r1501, %f4258;
	and.b32  	%r1502, %r1501, -2147483648;
	or.b32  	%r1503, %r1502, 1123811328;
	mov.b32 	%f4260, %r1503;
	selp.f32 	%f4261, %f4260, %f4258, %p696;
	fma.rn.f32 	%f4263, %f4261, %f5499, %f4255;
	fma.rn.f32 	%f4265, %f4261, %f5500, %f4263;
	mul.f32 	%f4266, %f4265, 0f3FB8AA3B;
	add.f32 	%f4267, %f4261, 0f4B40007F;
	mov.b32 	%r1504, %f4267;
	shl.b32 	%r1505, %r1504, 23;
	mov.b32 	%f4268, %r1505;
	ex2.approx.ftz.f32 	%f4269, %f4266;
	mul.f32 	%f746, %f4269, %f4268;
	setp.eq.f32 	%p697, %f746, 0f7F800000;
	mov.f32 	%f5810, 0f7F800000;
	@%p697 bra 	$L__BB0_482;

	fma.rn.f32 	%f5810, %f746, %f745, %f746;

$L__BB0_482:
	setp.lt.f32 	%p698, %f740, 0f00000000;
	setp.eq.f32 	%p699, %f742, 0f3F800000;
	and.pred  	%p16, %p698, %p699;
	setp.eq.f32 	%p700, %f740, 0f00000000;
	@%p700 bra 	$L__BB0_486;
	bra.uni 	$L__BB0_483;

$L__BB0_486:
	add.f32 	%f4273, %f740, %f740;
	mov.b32 	%r1508, %f4273;
	selp.b32 	%r1509, %r1508, 0, %p699;
	or.b32  	%r1510, %r1509, 2139095040;
	setp.lt.s32 	%p704, %r270, 0;
	selp.b32 	%r1511, %r1510, %r1509, %p704;
	mov.b32 	%f5812, %r1511;
	bra.uni 	$L__BB0_487;

$L__BB0_496:
	mul.f32 	%f5509, %f5754, %f5755;
	mov.f32 	%f5508, 0f3102E308;
	mov.f32 	%f5507, 0fBF317218;
	mov.f32 	%f5506, 0f3FB8AA3B;
	mov.f32 	%f5505, 0f35BFBE8E;
	mov.f32 	%f5504, 0f3F317200;
	mov.f32 	%f5503, 0f3DAAAABD;
	mov.f32 	%f5502, 0f3C4CAF63;
	mov.f32 	%f5501, 0f3B18F0FE;
	ld.global.u64 	%rd940, [%rd87+24];
	mul.wide.u32 	%rd941, %r8, 16;
	add.s64 	%rd942, %rd940, %rd941;
	ld.f32 	%f4317, [%rd942+8];
	mul.f32 	%f4318, %f738, 0f3F7FBE77;
	fma.rn.f32 	%f769, %f4318, %f738, 0f3A83126F;
	mul.f32 	%f4319, %f5770, %f5859;
	sub.f32 	%f770, %f4319, %f5509;
	ld.global.f32 	%f4320, [%rd87+16];
	mul.f32 	%f4321, %f4320, 0f3F2AAAAB;
	ld.global.f32 	%f4322, [%rd87+12];
	mul.f32 	%f4323, %f4317, %f4322;
	fma.rn.f32 	%f771, %f4317, %f4321, %f4323;
	mul.f32 	%f4324, %f5754, %f5754;
	fma.rn.f32 	%f772, %f5770, %f5770, %f4324;
	mul.f32 	%f4325, %f5754, %f5859;
	fma.rn.f32 	%f773, %f5770, %f5755, %f4325;
	mul.f32 	%f4326, %f5859, %f5859;
	fma.rn.f32 	%f774, %f5755, %f5755, %f4326;
	mul.f32 	%f775, %f4317, %f4320;
	mov.f32 	%f4327, 0fBF000000;
	cvt.rzi.f32.f32 	%f4328, %f4327;
	add.f32 	%f4329, %f4328, %f4328;
	mov.f32 	%f4330, 0fBF800000;
	sub.f32 	%f4331, %f4330, %f4329;
	abs.f32 	%f776, %f4331;
	abs.f32 	%f777, %f770;
	setp.lt.f32 	%p719, %f777, 0f00800000;
	mul.f32 	%f4332, %f777, 0f4B800000;
	selp.f32 	%f4333, %f4332, %f777, %p719;
	selp.f32 	%f4334, 0fC3170000, 0fC2FE0000, %p719;
	mov.b32 	%r1520, %f4333;
	and.b32  	%r1521, %r1520, 8388607;
	or.b32  	%r1522, %r1521, 1065353216;
	mov.b32 	%f4335, %r1522;
	shr.u32 	%r1523, %r1520, 23;
	cvt.rn.f32.u32 	%f4336, %r1523;
	add.f32 	%f4337, %f4334, %f4336;
	setp.gt.f32 	%p720, %f4335, 0f3FB504F3;
	mul.f32 	%f4338, %f4335, 0f3F000000;
	add.f32 	%f4339, %f4337, 0f3F800000;
	selp.f32 	%f4340, %f4339, %f4337, %p720;
	selp.f32 	%f4341, %f4338, %f4335, %p720;
	add.f32 	%f4342, %f4341, 0fBF800000;
	add.f32 	%f4315, %f4341, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4314,%f4315;
	// end inline asm
	add.f32 	%f4343, %f4342, %f4342;
	mul.f32 	%f4344, %f4314, %f4343;
	mul.f32 	%f4345, %f4344, %f4344;
	fma.rn.f32 	%f4348, %f5501, %f4345, %f5502;
	fma.rn.f32 	%f4350, %f4348, %f4345, %f5503;
	mul.rn.f32 	%f4351, %f4350, %f4345;
	mul.rn.f32 	%f4352, %f4351, %f4344;
	sub.f32 	%f4353, %f4342, %f4344;
	add.f32 	%f4354, %f4353, %f4353;
	neg.f32 	%f4355, %f4344;
	fma.rn.f32 	%f4356, %f4355, %f4342, %f4354;
	mul.rn.f32 	%f4357, %f4314, %f4356;
	add.f32 	%f4358, %f4352, %f4344;
	sub.f32 	%f4359, %f4344, %f4358;
	add.f32 	%f4360, %f4352, %f4359;
	add.f32 	%f4361, %f4357, %f4360;
	add.f32 	%f4362, %f4358, %f4361;
	sub.f32 	%f4363, %f4358, %f4362;
	add.f32 	%f4364, %f4361, %f4363;
	mul.rn.f32 	%f4366, %f4340, %f5504;
	mul.rn.f32 	%f4368, %f4340, %f5505;
	add.f32 	%f4369, %f4366, %f4362;
	sub.f32 	%f4370, %f4366, %f4369;
	add.f32 	%f4371, %f4362, %f4370;
	add.f32 	%f4372, %f4364, %f4371;
	add.f32 	%f4373, %f4368, %f4372;
	add.f32 	%f4374, %f4369, %f4373;
	sub.f32 	%f4375, %f4369, %f4374;
	add.f32 	%f4376, %f4373, %f4375;
	mul.rn.f32 	%f4377, %f4330, %f4374;
	neg.f32 	%f4378, %f4377;
	fma.rn.f32 	%f4379, %f4330, %f4374, %f4378;
	fma.rn.f32 	%f4380, %f4330, %f4376, %f4379;
	mov.f32 	%f4381, 0f00000000;
	fma.rn.f32 	%f4382, %f4381, %f4374, %f4380;
	add.rn.f32 	%f4383, %f4377, %f4382;
	neg.f32 	%f4384, %f4383;
	add.rn.f32 	%f4385, %f4377, %f4384;
	add.rn.f32 	%f4386, %f4385, %f4382;
	mov.b32 	%r1524, %f4383;
	setp.eq.s32 	%p721, %r1524, 1118925336;
	add.s32 	%r1525, %r1524, -1;
	mov.b32 	%f4387, %r1525;
	add.f32 	%f4388, %f4386, 0f37000000;
	selp.f32 	%f778, %f4388, %f4386, %p721;
	selp.f32 	%f4389, %f4387, %f4383, %p721;
	mul.rn.f32 	%f4391, %f4389, %f5506;
	cvt.rzi.f32.f32 	%f4392, %f4391;
	abs.f32 	%f4393, %f4392;
	setp.gt.f32 	%p722, %f4393, 0f42FC0000;
	mov.b32 	%r1526, %f4392;
	and.b32  	%r1527, %r1526, -2147483648;
	or.b32  	%r1528, %r1527, 1123811328;
	mov.b32 	%f4394, %r1528;
	selp.f32 	%f4395, %f4394, %f4392, %p722;
	fma.rn.f32 	%f4397, %f4395, %f5507, %f4389;
	fma.rn.f32 	%f4399, %f4395, %f5508, %f4397;
	mul.f32 	%f4400, %f4399, 0f3FB8AA3B;
	add.f32 	%f4401, %f4395, 0f4B40007F;
	mov.b32 	%r1529, %f4401;
	shl.b32 	%r1530, %r1529, 23;
	mov.b32 	%f4402, %r1530;
	ex2.approx.ftz.f32 	%f4403, %f4400;
	mul.f32 	%f779, %f4403, %f4402;
	setp.eq.f32 	%p723, %f779, 0f7F800000;
	mov.f32 	%f5813, 0f7F800000;
	@%p723 bra 	$L__BB0_498;

	fma.rn.f32 	%f5813, %f779, %f778, %f779;

$L__BB0_498:
	setp.lt.f32 	%p724, %f770, 0f00000000;
	setp.eq.f32 	%p725, %f776, 0f3F800000;
	and.pred  	%p17, %p724, %p725;
	setp.eq.f32 	%p726, %f770, 0f00000000;
	@%p726 bra 	$L__BB0_502;
	bra.uni 	$L__BB0_499;

$L__BB0_502:
	add.f32 	%f4408, %f770, %f770;
	mov.b32 	%r1533, %f4408;
	or.b32  	%r1534, %r1533, 2139095040;
	mov.b32 	%f4409, %r1534;
	selp.f32 	%f5815, %f4409, 0f7F800000, %p725;
	bra.uni 	$L__BB0_503;

$L__BB0_511:
	mul.f32 	%f5444, %f5754, %f5755;
	add.u64 	%rd1278, %SPL, 80;
	ld.global.u64 	%rd948, [%rd87+24];
	mul.wide.u32 	%rd949, %r8, 16;
	add.s64 	%rd950, %rd948, %rd949;
	ld.f32 	%f819, [%rd950+8];
	mul.f32 	%f4434, %f5770, %f5859;
	sub.f32 	%f820, %f4434, %f5444;
	ld.local.v4.f32 	{%f5770, %f4436, %f4437, %f4438}, [%rd1278];
	add.f32 	%f4440, %f4438, %f5770;
	mul.f32 	%f822, %f4440, 0f3F000000;
	sub.f32 	%f4441, %f5770, %f4438;
	mul.f32 	%f4442, %f4441, 0f3F000000;
	add.f32 	%f4445, %f4436, %f4437;
	mul.f32 	%f4446, %f4445, 0f3F000000;
	sub.f32 	%f4447, %f4436, %f4437;
	mul.f32 	%f823, %f4447, 0f3F000000;
	mul.f32 	%f4448, %f823, %f823;
	fma.rn.f32 	%f4449, %f822, %f822, %f4448;
	sqrt.rn.f32 	%f4450, %f4449;
	mul.f32 	%f4451, %f4446, %f4446;
	fma.rn.f32 	%f4452, %f4442, %f4442, %f4451;
	sqrt.rn.f32 	%f4453, %f4452;
	add.f32 	%f824, %f4450, %f4453;
	sub.f32 	%f825, %f4450, %f4453;
	abs.f32 	%f826, %f4442;
	abs.f32 	%f827, %f4446;
	setp.eq.f32 	%p735, %f826, 0f00000000;
	setp.eq.f32 	%p736, %f827, 0f00000000;
	and.pred  	%p737, %p735, %p736;
	mov.b32 	%r271, %f4442;
	mov.b32 	%r1537, %f4446;
	and.b32  	%r272, %r1537, -2147483648;
	@%p737 bra 	$L__BB0_515;
	bra.uni 	$L__BB0_512;

$L__BB0_515:
	shr.s32 	%r1542, %r271, 31;
	and.b32  	%r1543, %r1542, 1078530011;
	or.b32  	%r1544, %r1543, %r272;
	mov.b32 	%f5824, %r1544;
	bra.uni 	$L__BB0_516;

$L__BB0_512:
	setp.eq.f32 	%p738, %f826, 0f7F800000;
	setp.eq.f32 	%p739, %f827, 0f7F800000;
	and.pred  	%p740, %p738, %p739;
	@%p740 bra 	$L__BB0_514;
	bra.uni 	$L__BB0_513;

$L__BB0_514:
	setp.lt.s32 	%p744, %r271, 0;
	selp.b32 	%r1540, 1075235812, 1061752795, %p744;
	or.b32  	%r1541, %r1540, %r272;
	mov.b32 	%f5824, %r1541;
	bra.uni 	$L__BB0_516;

$L__BB0_483:
	mov.b32 	%r1506, %f5810;
	xor.b32  	%r1507, %r1506, -2147483648;
	mov.b32 	%f4270, %r1507;
	selp.f32 	%f5812, %f4270, %f5810, %p16;
	setp.geu.f32 	%p701, %f740, 0f00000000;
	@%p701 bra 	$L__BB0_487;

	cvt.rzi.f32.f32 	%f4271, %f741;
	setp.eq.f32 	%p702, %f4271, %f741;
	@%p702 bra 	$L__BB0_487;

	mov.f32 	%f5812, 0f7FFFFFFF;

$L__BB0_487:
	add.f32 	%f4274, %f743, %f744;
	mov.b32 	%r1512, %f4274;
	setp.lt.s32 	%p705, %r1512, 2139095040;
	@%p705 bra 	$L__BB0_494;

	setp.gtu.f32 	%p706, %f743, 0f7F800000;
	setp.gtu.f32 	%p707, %f744, 0f7F800000;
	or.pred  	%p708, %p706, %p707;
	@%p708 bra 	$L__BB0_493;
	bra.uni 	$L__BB0_489;

$L__BB0_493:
	add.f32 	%f5812, %f740, %f741;
	bra.uni 	$L__BB0_494;

$L__BB0_499:
	mov.b32 	%r1531, %f5813;
	xor.b32  	%r1532, %r1531, -2147483648;
	mov.b32 	%f4404, %r1532;
	selp.f32 	%f5815, %f4404, %f5813, %p17;
	setp.geu.f32 	%p727, %f770, 0f00000000;
	@%p727 bra 	$L__BB0_503;

	cvt.rzi.f32.f32 	%f4406, %f4330;
	setp.eq.f32 	%p728, %f4406, 0fBF800000;
	@%p728 bra 	$L__BB0_503;

	mov.f32 	%f5815, 0f7FFFFFFF;

$L__BB0_503:
	add.f32 	%f4410, %f777, 0f3F800000;
	mov.b32 	%r1535, %f4410;
	setp.lt.s32 	%p730, %r1535, 2139095040;
	@%p730 bra 	$L__BB0_508;

	setp.gtu.f32 	%p731, %f777, 0f7F800000;
	@%p731 bra 	$L__BB0_507;
	bra.uni 	$L__BB0_505;

$L__BB0_507:
	add.f32 	%f5815, %f770, 0fBF800000;
	bra.uni 	$L__BB0_508;

$L__BB0_489:
	setp.eq.f32 	%p709, %f744, 0f7F800000;
	@%p709 bra 	$L__BB0_492;
	bra.uni 	$L__BB0_490;

$L__BB0_492:
	setp.gt.f32 	%p712, %f743, 0f3F800000;
	selp.b32 	%r1516, 2139095040, 0, %p712;
	xor.b32  	%r1517, %r1516, 2139095040;
	setp.lt.s32 	%p713, %r270, 0;
	selp.b32 	%r1518, %r1517, %r1516, %p713;
	mov.b32 	%f4275, %r1518;
	setp.eq.f32 	%p714, %f740, 0fBF800000;
	selp.f32 	%f5812, 0f3F800000, %f4275, %p714;
	bra.uni 	$L__BB0_494;

$L__BB0_505:
	setp.neu.f32 	%p732, %f777, 0f7F800000;
	@%p732 bra 	$L__BB0_508;

	selp.f32 	%f5815, 0f80000000, 0f00000000, %p17;

$L__BB0_508:
	add.u64 	%rd1286, %SPL, 0;
	setp.eq.f32 	%p733, %f770, 0f3F800000;
	mov.u32 	%r1536, 1065353216;
	selp.f32 	%f4411, 0f3F800000, %f5815, %p733;
	mul.f32 	%f4412, %f775, %f4411;
	add.f32 	%f4413, %f772, 0f00000000;
	add.f32 	%f4414, %f4413, %f774;
	mul.f32 	%f4415, %f4414, 0f3F000000;
	sub.f32 	%f4416, %f772, %f4415;
	sub.f32 	%f4417, %f774, %f4415;
	mul.f32 	%f5816, %f4416, %f4412;
	mul.f32 	%f5817, %f773, %f4412;
	mul.f32 	%f5819, %f4417, %f4412;
	fma.rn.f32 	%f4418, %f770, %f770, 0fBF800000;
	mul.f32 	%f4419, %f771, 0f3F000000;
	mul.f32 	%f4420, %f4418, %f4419;
	add.u64 	%rd944, %SPL, 96;
	st.local.v4.f32 	[%rd944], {%f4381, %f4381, %f4381, %f4381};
	mov.u64 	%rd945, 0;
	st.local.v2.u64 	[%rd1286], {%rd945, %rd945};
	st.local.u32 	[%rd1286], %r1536;
	st.local.u32 	[%rd1286+12], %r1536;
	ld.local.v4.f32 	{%f4422, %f4423, %f4424, %f4425}, [%rd1286];
	mul.f32 	%f5820, %f4420, %f4422;
	mul.f32 	%f5821, %f4420, %f4423;
	mul.f32 	%f5822, %f4420, %f4424;
	mul.f32 	%f5823, %f4420, %f4425;
	setp.ltu.f32 	%p734, %f770, 0f3F800000;
	mov.f32 	%f5818, %f5817;
	@%p734 bra 	$L__BB0_510;

	add.f32 	%f5816, %f5816, %f5820;
	add.f32 	%f804, %f5817, %f5821;
	add.f32 	%f5818, %f5817, %f5822;
	add.f32 	%f5819, %f5819, %f5823;
	st.local.v4.f32 	[%rd944], {%f4381, %f4381, %f4381, %f4381};
	mov.f32 	%f5817, %f804;
	mov.f32 	%f5820, %f4381;
	mov.f32 	%f5821, %f4381;
	mov.f32 	%f5822, %f4381;
	mov.f32 	%f5823, %f4381;

$L__BB0_510:
	fma.rn.f32 	%f5837, %f769, %f5816, %f5820;
	fma.rn.f32 	%f5838, %f769, %f5817, %f5821;
	fma.rn.f32 	%f5839, %f769, %f5818, %f5822;
	fma.rn.f32 	%f5840, %f769, %f5819, %f5823;
	bra.uni 	$L__BB0_543;

$L__BB0_513:
	setp.lt.s32 	%p741, %r271, 0;
	min.f32 	%f4454, %f827, %f826;
	max.f32 	%f4455, %f827, %f826;
	div.rn.f32 	%f4456, %f4454, %f4455;
	mul.rn.f32 	%f4457, %f4456, %f4456;
	mov.f32 	%f4458, 0fC0B59883;
	mov.f32 	%f4459, 0fBF52C7EA;
	fma.rn.f32 	%f4460, %f4457, %f4459, %f4458;
	mov.f32 	%f4461, 0fC0D21907;
	fma.rn.f32 	%f4462, %f4460, %f4457, %f4461;
	mul.f32 	%f4463, %f4457, %f4462;
	mul.f32 	%f4464, %f4456, %f4463;
	add.f32 	%f4465, %f4457, 0f41355DC0;
	mov.f32 	%f4466, 0f41E6BD60;
	fma.rn.f32 	%f4467, %f4465, %f4457, %f4466;
	mov.f32 	%f4468, 0f419D92C8;
	fma.rn.f32 	%f4469, %f4467, %f4457, %f4468;
	rcp.rn.f32 	%f4470, %f4469;
	fma.rn.f32 	%f4471, %f4464, %f4470, %f4456;
	mov.f32 	%f4472, 0f3FC90FDB;
	sub.f32 	%f4473, %f4472, %f4471;
	setp.gt.f32 	%p742, %f827, %f826;
	selp.f32 	%f4474, %f4473, %f4471, %p742;
	mov.f32 	%f4475, 0f40490FDB;
	sub.f32 	%f4476, %f4475, %f4474;
	selp.f32 	%f4477, %f4476, %f4474, %p741;
	mov.b32 	%r1538, %f4477;
	or.b32  	%r1539, %r272, %r1538;
	mov.b32 	%f4478, %r1539;
	add.f32 	%f4479, %f826, %f827;
	setp.le.f32 	%p743, %f4479, 0f7F800000;
	selp.f32 	%f5824, %f4478, %f4479, %p743;

$L__BB0_516:
	abs.f32 	%f832, %f822;
	setp.eq.f32 	%p745, %f832, 0f00000000;
	abs.f32 	%f833, %f823;
	setp.eq.f32 	%p746, %f833, 0f00000000;
	and.pred  	%p747, %p745, %p746;
	mov.b32 	%r273, %f822;
	mov.b32 	%r1545, %f823;
	and.b32  	%r274, %r1545, -2147483648;
	@%p747 bra 	$L__BB0_520;
	bra.uni 	$L__BB0_517;

$L__BB0_520:
	shr.s32 	%r1550, %r273, 31;
	and.b32  	%r1551, %r1550, 1078530011;
	or.b32  	%r1552, %r1551, %r274;
	mov.b32 	%f5825, %r1552;
	bra.uni 	$L__BB0_521;

$L__BB0_517:
	setp.eq.f32 	%p748, %f832, 0f7F800000;
	setp.eq.f32 	%p749, %f833, 0f7F800000;
	and.pred  	%p750, %p748, %p749;
	@%p750 bra 	$L__BB0_519;
	bra.uni 	$L__BB0_518;

$L__BB0_519:
	setp.lt.s32 	%p754, %r273, 0;
	selp.b32 	%r1548, 1075235812, 1061752795, %p754;
	or.b32  	%r1549, %r1548, %r274;
	mov.b32 	%f5825, %r1549;
	bra.uni 	$L__BB0_521;

$L__BB0_518:
	setp.lt.s32 	%p751, %r273, 0;
	min.f32 	%f4480, %f833, %f832;
	max.f32 	%f4481, %f833, %f832;
	div.rn.f32 	%f4482, %f4480, %f4481;
	mul.rn.f32 	%f4483, %f4482, %f4482;
	mov.f32 	%f4484, 0fC0B59883;
	mov.f32 	%f4485, 0fBF52C7EA;
	fma.rn.f32 	%f4486, %f4483, %f4485, %f4484;
	mov.f32 	%f4487, 0fC0D21907;
	fma.rn.f32 	%f4488, %f4486, %f4483, %f4487;
	mul.f32 	%f4489, %f4483, %f4488;
	mul.f32 	%f4490, %f4482, %f4489;
	add.f32 	%f4491, %f4483, 0f41355DC0;
	mov.f32 	%f4492, 0f41E6BD60;
	fma.rn.f32 	%f4493, %f4491, %f4483, %f4492;
	mov.f32 	%f4494, 0f419D92C8;
	fma.rn.f32 	%f4495, %f4493, %f4483, %f4494;
	rcp.rn.f32 	%f4496, %f4495;
	fma.rn.f32 	%f4497, %f4490, %f4496, %f4482;
	mov.f32 	%f4498, 0f3FC90FDB;
	sub.f32 	%f4499, %f4498, %f4497;
	setp.gt.f32 	%p752, %f833, %f832;
	selp.f32 	%f4500, %f4499, %f4497, %p752;
	mov.f32 	%f4501, 0f40490FDB;
	sub.f32 	%f4502, %f4501, %f4500;
	selp.f32 	%f4503, %f4502, %f4500, %p751;
	mov.b32 	%r1546, %f4503;
	or.b32  	%r1547, %r274, %r1546;
	mov.b32 	%f4504, %r1547;
	add.f32 	%f4505, %f832, %f833;
	setp.le.f32 	%p753, %f4505, 0f7F800000;
	selp.f32 	%f5825, %f4504, %f4505, %p753;

$L__BB0_521:
	sub.f32 	%f4506, %f5825, %f5824;
	mul.f32 	%f838, %f4506, 0f3F000000;
	add.f32 	%f4507, %f5824, %f5825;
	mul.f32 	%f839, %f4507, 0f3F000000;
	mul.f32 	%f4508, %f838, 0f3F22F983;
	cvt.rni.s32.f32 	%r1885, %f4508;
	cvt.rn.f32.s32 	%f4509, %r1885;
	mov.f32 	%f4510, 0fBFC90FDA;
	fma.rn.f32 	%f4511, %f4509, %f4510, %f838;
	mov.f32 	%f4512, 0fB3A22168;
	fma.rn.f32 	%f4513, %f4509, %f4512, %f4511;
	mov.f32 	%f4514, 0fA7C234C5;
	fma.rn.f32 	%f5826, %f4509, %f4514, %f4513;
	abs.f32 	%f841, %f838;
	setp.leu.f32 	%p755, %f841, 0f47CE4780;
	@%p755 bra 	$L__BB0_529;

	setp.eq.f32 	%p756, %f841, 0f7F800000;
	@%p756 bra 	$L__BB0_528;
	bra.uni 	$L__BB0_523;

$L__BB0_528:
	mov.f32 	%f4517, 0f00000000;
	mul.rn.f32 	%f5826, %f838, %f4517;
	bra.uni 	$L__BB0_529;

$L__BB0_523:
	mov.b32 	%r276, %f838;
	bfe.u32 	%r1555, %r276, 23, 8;
	add.s32 	%r277, %r1555, -128;
	shl.b32 	%r1556, %r276, 8;
	or.b32  	%r278, %r1556, -2147483648;
	shr.u32 	%r279, %r277, 5;
	mov.u32 	%r1881, 0;
	mov.u64 	%rd1387, __cudart_i2opi_f;
	mov.u64 	%rd1388, %rd1;
	mov.u32 	%r1882, %r1881;

$L__BB0_524:
	.pragma "nounroll";
	mov.u32 	%r281, %r1882;
	ld.global.nc.u32 	%r1559, [%rd1387];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1557, %r1559, %r278, %r281;
	madc.hi.u32     %r1882, %r1559, %r278,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1388], %r1557;
	add.s64 	%rd1388, %rd1388, 4;
	add.s64 	%rd1387, %rd1387, 4;
	add.s32 	%r1881, %r1881, 1;
	setp.ne.s32 	%p757, %r1881, 6;
	@%p757 bra 	$L__BB0_524;

	add.s64 	%rd1273, %rd1, 24;
	mov.u32 	%r1564, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1562, %r1564, %r278, %r281;
	madc.hi.u32     %r1563, %r1564, %r278,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1273], %r1563;
	mov.u32 	%r1567, 4;
	sub.s32 	%r284, %r1567, %r279;
	mov.u32 	%r1568, 6;
	sub.s32 	%r1569, %r1568, %r279;
	mul.wide.s32 	%rd954, %r1569, 4;
	add.s64 	%rd955, %rd1, %rd954;
	ld.local.u32 	%r1883, [%rd955];
	ld.local.u32 	%r1884, [%rd955+-4];
	and.b32  	%r287, %r277, 31;
	setp.eq.s32 	%p758, %r287, 0;
	@%p758 bra 	$L__BB0_527;

	mov.u32 	%r1570, 32;
	sub.s32 	%r1571, %r1570, %r287;
	shr.u32 	%r1572, %r1884, %r1571;
	shl.b32 	%r1573, %r1883, %r287;
	add.s32 	%r1883, %r1572, %r1573;
	mul.wide.s32 	%rd956, %r284, 4;
	add.s64 	%rd957, %rd1, %rd956;
	ld.local.u32 	%r1574, [%rd957];
	shr.u32 	%r1575, %r1574, %r1571;
	shl.b32 	%r1576, %r1884, %r287;
	add.s32 	%r1884, %r1575, %r1576;

$L__BB0_527:
	and.b32  	%r1577, %r276, -2147483648;
	shr.u32 	%r1578, %r1884, 30;
	shl.b32 	%r1579, %r1883, 2;
	or.b32  	%r1580, %r1578, %r1579;
	shr.u32 	%r1581, %r1580, 31;
	shr.u32 	%r1582, %r1883, 30;
	add.s32 	%r1583, %r1581, %r1582;
	neg.s32 	%r1584, %r1583;
	setp.eq.s32 	%p759, %r1577, 0;
	selp.b32 	%r1885, %r1583, %r1584, %p759;
	setp.ne.s32 	%p760, %r1581, 0;
	xor.b32  	%r1585, %r1577, -2147483648;
	selp.b32 	%r1586, %r1585, %r1577, %p760;
	selp.b32 	%r1587, -1, 0, %p760;
	xor.b32  	%r1588, %r1580, %r1587;
	shl.b32 	%r1589, %r1884, 2;
	xor.b32  	%r1590, %r1589, %r1587;
	cvt.u64.u32 	%rd958, %r1588;
	cvt.u64.u32 	%rd959, %r1590;
	bfi.b64 	%rd960, %rd958, %rd959, 32, 32;
	cvt.rn.f64.s64 	%fd23, %rd960;
	mul.f64 	%fd24, %fd23, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4515, %fd24;
	setp.eq.s32 	%p761, %r1586, 0;
	neg.f32 	%f4516, %f4515;
	selp.f32 	%f5826, %f4515, %f4516, %p761;

$L__BB0_529:
	mul.f32 	%f4518, %f839, 0f3F22F983;
	cvt.rni.s32.f32 	%r1890, %f4518;
	cvt.rn.f32.s32 	%f4519, %r1890;
	fma.rn.f32 	%f4521, %f4519, %f4510, %f839;
	fma.rn.f32 	%f4523, %f4519, %f4512, %f4521;
	fma.rn.f32 	%f5827, %f4519, %f4514, %f4523;
	abs.f32 	%f846, %f839;
	setp.leu.f32 	%p762, %f846, 0f47CE4780;
	@%p762 bra 	$L__BB0_537;

	setp.eq.f32 	%p763, %f846, 0f7F800000;
	@%p763 bra 	$L__BB0_536;
	bra.uni 	$L__BB0_531;

$L__BB0_536:
	mov.f32 	%f4527, 0f00000000;
	mul.rn.f32 	%f5827, %f839, %f4527;
	bra.uni 	$L__BB0_537;

$L__BB0_531:
	mov.b32 	%r295, %f839;
	bfe.u32 	%r1593, %r295, 23, 8;
	add.s32 	%r296, %r1593, -128;
	shl.b32 	%r1594, %r295, 8;
	or.b32  	%r297, %r1594, -2147483648;
	shr.u32 	%r298, %r296, 5;
	mov.u32 	%r1886, 0;
	mov.u64 	%rd1389, __cudart_i2opi_f;
	mov.u64 	%rd1390, %rd1;
	mov.u32 	%r1887, %r1886;

$L__BB0_532:
	.pragma "nounroll";
	mov.u32 	%r300, %r1887;
	ld.global.nc.u32 	%r1597, [%rd1389];
	// begin inline asm
	{
	mad.lo.cc.u32   %r1595, %r1597, %r297, %r300;
	madc.hi.u32     %r1887, %r1597, %r297,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1390], %r1595;
	add.s64 	%rd1390, %rd1390, 4;
	add.s64 	%rd1389, %rd1389, 4;
	add.s32 	%r1886, %r1886, 1;
	setp.ne.s32 	%p764, %r1886, 6;
	@%p764 bra 	$L__BB0_532;

	add.s64 	%rd1272, %rd1, 24;
	mov.u32 	%r1602, -1560706194;
	// begin inline asm
	{
	mad.lo.cc.u32   %r1600, %r1602, %r297, %r300;
	madc.hi.u32     %r1601, %r1602, %r297,  0;
	}
	// end inline asm
	st.local.u32 	[%rd1272], %r1601;
	mov.u32 	%r1605, 4;
	sub.s32 	%r303, %r1605, %r298;
	mov.u32 	%r1606, 6;
	sub.s32 	%r1607, %r1606, %r298;
	mul.wide.s32 	%rd962, %r1607, 4;
	add.s64 	%rd963, %rd1, %rd962;
	ld.local.u32 	%r1888, [%rd963];
	ld.local.u32 	%r1889, [%rd963+-4];
	and.b32  	%r306, %r296, 31;
	setp.eq.s32 	%p765, %r306, 0;
	@%p765 bra 	$L__BB0_535;

	mov.u32 	%r1608, 32;
	sub.s32 	%r1609, %r1608, %r306;
	shr.u32 	%r1610, %r1889, %r1609;
	shl.b32 	%r1611, %r1888, %r306;
	add.s32 	%r1888, %r1610, %r1611;
	mul.wide.s32 	%rd964, %r303, 4;
	add.s64 	%rd965, %rd1, %rd964;
	ld.local.u32 	%r1612, [%rd965];
	shr.u32 	%r1613, %r1612, %r1609;
	shl.b32 	%r1614, %r1889, %r306;
	add.s32 	%r1889, %r1613, %r1614;

$L__BB0_535:
	and.b32  	%r1615, %r295, -2147483648;
	shr.u32 	%r1616, %r1889, 30;
	shl.b32 	%r1617, %r1888, 2;
	or.b32  	%r1618, %r1616, %r1617;
	shr.u32 	%r1619, %r1618, 31;
	shr.u32 	%r1620, %r1888, 30;
	add.s32 	%r1621, %r1619, %r1620;
	neg.s32 	%r1622, %r1621;
	setp.eq.s32 	%p766, %r1615, 0;
	selp.b32 	%r1890, %r1621, %r1622, %p766;
	setp.ne.s32 	%p767, %r1619, 0;
	xor.b32  	%r1623, %r1615, -2147483648;
	selp.b32 	%r1624, %r1623, %r1615, %p767;
	selp.b32 	%r1625, -1, 0, %p767;
	xor.b32  	%r1626, %r1618, %r1625;
	shl.b32 	%r1627, %r1889, 2;
	xor.b32  	%r1628, %r1627, %r1625;
	cvt.u64.u32 	%rd966, %r1626;
	cvt.u64.u32 	%rd967, %r1628;
	bfi.b64 	%rd968, %rd966, %rd967, 32, 32;
	cvt.rn.f64.s64 	%fd25, %rd968;
	mul.f64 	%fd26, %fd25, 0d3BF921FB54442D19;
	cvt.rn.f32.f64 	%f4525, %fd26;
	setp.eq.s32 	%p768, %r1624, 0;
	neg.f32 	%f4526, %f4525;
	selp.f32 	%f5827, %f4525, %f4526, %p768;

$L__BB0_537:
	mov.f32 	%f5398, 0f3F800000;
	setp.lt.f32 	%p769, %f825, 0f00000000;
	mov.f32 	%f4528, 0f00000000;
	selp.f32 	%f4529, 0fBF800000, 0f3F800000, %p769;
	mul.f32 	%f4531, %f5826, %f5826;
	mov.f32 	%f4532, 0fBAB607ED;
	mov.f32 	%f4533, 0f37CBAC00;
	fma.rn.f32 	%f4534, %f4533, %f4531, %f4532;
	mov.f32 	%f4535, 0f3D2AAABB;
	fma.rn.f32 	%f4536, %f4534, %f4531, %f4535;
	mov.f32 	%f4537, 0fBEFFFFFF;
	fma.rn.f32 	%f4538, %f4536, %f4531, %f4537;
	fma.rn.f32 	%f4539, %f4538, %f4531, %f5398;
	mov.f32 	%f4540, 0f3C0885E4;
	mov.f32 	%f4541, 0fB94D4153;
	fma.rn.f32 	%f4542, %f4541, %f4531, %f4540;
	mov.f32 	%f4543, 0fBE2AAAA8;
	fma.rn.f32 	%f4544, %f4542, %f4531, %f4543;
	fma.rn.f32 	%f4545, %f4531, %f5826, %f4528;
	fma.rn.f32 	%f4546, %f4544, %f4545, %f5826;
	and.b32  	%r1629, %r1885, 1;
	setp.eq.b32 	%p770, %r1629, 1;
	selp.f32 	%f4547, %f4539, %f4546, %p770;
	selp.f32 	%f4548, %f4546, %f4539, %p770;
	neg.f32 	%f4549, %f4547;
	and.b32  	%r1630, %r1885, 2;
	setp.eq.s32 	%p771, %r1630, 0;
	selp.f32 	%f4550, %f4547, %f4549, %p771;
	neg.f32 	%f4551, %f4548;
	add.s32 	%r1631, %r1885, 1;
	and.b32  	%r1632, %r1631, 2;
	setp.eq.s32 	%p772, %r1632, 0;
	selp.f32 	%f4552, %f4548, %f4551, %p772;
	mul.f32 	%f4553, %f5827, %f5827;
	fma.rn.f32 	%f4554, %f4533, %f4553, %f4532;
	fma.rn.f32 	%f4555, %f4554, %f4553, %f4535;
	fma.rn.f32 	%f4556, %f4555, %f4553, %f4537;
	fma.rn.f32 	%f4557, %f4556, %f4553, %f5398;
	fma.rn.f32 	%f4558, %f4553, %f5827, %f4528;
	fma.rn.f32 	%f4559, %f4541, %f4553, %f4540;
	fma.rn.f32 	%f4560, %f4559, %f4553, %f4543;
	fma.rn.f32 	%f4561, %f4560, %f4558, %f5827;
	and.b32  	%r1633, %r1890, 1;
	setp.eq.b32 	%p773, %r1633, 1;
	selp.f32 	%f4562, %f4557, %f4561, %p773;
	selp.f32 	%f4563, %f4561, %f4557, %p773;
	and.b32  	%r1634, %r1890, 2;
	setp.eq.s32 	%p774, %r1634, 0;
	neg.f32 	%f4564, %f4562;
	selp.f32 	%f4565, %f4562, %f4564, %p774;
	add.s32 	%r1635, %r1890, 1;
	and.b32  	%r1636, %r1635, 2;
	setp.eq.s32 	%p775, %r1636, 0;
	neg.f32 	%f4566, %f4563;
	selp.f32 	%f4567, %f4563, %f4566, %p775;
	mov.b32 	%r1637, %f4567;
	neg.f32 	%f4568, %f4565;
	mov.b32 	%r1638, %f4565;
	cvt.u64.u32 	%rd969, %r1638;
	mov.b32 	%r1639, %f4568;
	cvt.u64.u32 	%rd970, %r1639;
	cvt.u64.u32 	%rd971, %r1637;
	bfi.b64 	%rd972, %rd971, %rd970, 32, 32;
	mov.b64 	{%r1640, %r1641}, %rd972;
	bfi.b64 	%rd973, %rd969, %rd971, 32, 32;
	mov.b64 	{%r1642, %r1643}, %rd973;
	mul.f32 	%f4569, %f4529, %f4550;
	mov.b32 	%r1644, %f4569;
	cvt.u64.u32 	%rd974, %r1644;
	mov.b32 	%r1645, %f4552;
	cvt.u64.u32 	%rd975, %r1645;
	neg.f32 	%f4570, %f4550;
	mov.b32 	%r1646, %f4570;
	mul.f32 	%f4571, %f4529, %f4552;
	mov.b32 	%r1647, %f4571;
	cvt.u64.u32 	%rd976, %r1647;
	cvt.u64.u32 	%rd977, %r1646;
	bfi.b64 	%rd978, %rd976, %rd977, 32, 32;
	mov.b64 	{%r1648, %r1649}, %rd978;
	bfi.b64 	%rd979, %rd974, %rd975, 32, 32;
	mov.b64 	{%r1650, %r1651}, %rd979;
	add.f32 	%f850, %f824, 0fBF800000;
	fma.rn.f32 	%f851, %f825, %f4529, 0fBF800000;
	mov.b32 	%f852, %r1642;
	mov.b32 	%f853, %r1643;
	mov.b32 	%f854, %r1640;
	mov.b32 	%f855, %r1641;
	mov.b32 	%f856, %r1650;
	mov.b32 	%f857, %r1651;
	mov.b32 	%f858, %r1648;
	mov.b32 	%f859, %r1649;
	add.f32 	%f860, %f820, 0fBF800000;
	setp.eq.f32 	%p776, %f738, 0f3F800000;
	@%p776 bra 	$L__BB0_542;
	bra.uni 	$L__BB0_538;

$L__BB0_542:
	add.u64 	%rd1282, %SPL, 0;
	ld.global.f32 	%f4633, [%rd87+20];
	add.f32 	%f4634, %f4633, %f4633;
	mul.f32 	%f4635, %f819, %f4634;
	mul.f32 	%f4636, %f850, %f852;
	mul.f32 	%f4637, %f850, %f853;
	mul.f32 	%f4638, %f851, %f854;
	mul.f32 	%f4639, %f857, %f4638;
	fma.rn.f32 	%f4640, %f856, %f4636, %f4639;
	mul.f32 	%f4641, %f851, %f855;
	mul.f32 	%f4642, %f857, %f4641;
	fma.rn.f32 	%f4643, %f856, %f4637, %f4642;
	mul.f32 	%f4644, %f859, %f4638;
	fma.rn.f32 	%f4645, %f858, %f4636, %f4644;
	mul.f32 	%f4646, %f859, %f4641;
	fma.rn.f32 	%f4647, %f858, %f4637, %f4646;
	mul.f32 	%f4648, %f4640, %f4635;
	mul.f32 	%f4649, %f4643, %f4635;
	mul.f32 	%f4650, %f4645, %f4635;
	mul.f32 	%f4651, %f4647, %f4635;
	mul.f32 	%f4652, %f5754, %f4650;
	fma.rn.f32 	%f4653, %f5770, %f4648, %f4652;
	mul.f32 	%f4654, %f5754, %f4651;
	fma.rn.f32 	%f4655, %f5770, %f4649, %f4654;
	mul.f32 	%f4656, %f4650, %f5859;
	fma.rn.f32 	%f4657, %f4648, %f5755, %f4656;
	mul.f32 	%f4658, %f4651, %f5859;
	fma.rn.f32 	%f4659, %f4649, %f5755, %f4658;
	ld.global.f32 	%f4660, [%rd87+16];
	mul.f32 	%f4661, %f819, %f4660;
	mul.f32 	%f4662, %f860, %f4661;
	mul.f32 	%f4663, %f820, %f4662;
	add.u64 	%rd984, %SPL, 96;
	mov.u64 	%rd985, 0;
	st.local.v2.u64 	[%rd984], {%rd985, %rd985};
	mov.u32 	%r1653, 1065353216;
	st.local.u32 	[%rd984], %r1653;
	st.local.u32 	[%rd984+12], %r1653;
	ld.local.v4.f32 	{%f4664, %f4665, %f4666, %f4667}, [%rd984];
	fma.rn.f32 	%f5840, %f4663, %f4667, %f4659;
	fma.rn.f32 	%f5839, %f4663, %f4666, %f4657;
	fma.rn.f32 	%f5838, %f4663, %f4665, %f4655;
	fma.rn.f32 	%f5837, %f4663, %f4664, %f4653;
	st.local.v4.f32 	[%rd1282], {%f5837, %f5838, %f5839, %f5840};
	bra.uni 	$L__BB0_543;

$L__BB0_538:
	add.u64 	%rd1280, %SPL, 0;
	ld.global.f32 	%f4572, [%rd87+20];
	add.f32 	%f4573, %f4572, %f4572;
	mul.f32 	%f4574, %f819, %f4573;
	max.f32 	%f4576, %f850, %f4528;
	mul.f32 	%f4577, %f852, %f4576;
	mul.f32 	%f4578, %f853, %f4576;
	max.f32 	%f4579, %f851, %f4528;
	mul.f32 	%f4580, %f854, %f4579;
	mul.f32 	%f4581, %f855, %f4579;
	mul.f32 	%f4582, %f857, %f4580;
	fma.rn.f32 	%f4583, %f856, %f4577, %f4582;
	mul.f32 	%f4584, %f857, %f4581;
	fma.rn.f32 	%f4585, %f856, %f4578, %f4584;
	mul.f32 	%f4586, %f859, %f4580;
	fma.rn.f32 	%f4587, %f858, %f4577, %f4586;
	mul.f32 	%f4588, %f859, %f4581;
	fma.rn.f32 	%f4589, %f858, %f4578, %f4588;
	mul.f32 	%f4590, %f4583, %f4574;
	mul.f32 	%f4591, %f4585, %f4574;
	mul.f32 	%f4592, %f4587, %f4574;
	mul.f32 	%f4593, %f4589, %f4574;
	mul.f32 	%f4594, %f5754, %f4592;
	fma.rn.f32 	%f5828, %f5770, %f4590, %f4594;
	mul.f32 	%f4595, %f5754, %f4593;
	fma.rn.f32 	%f5829, %f5770, %f4591, %f4595;
	mul.f32 	%f4596, %f4592, %f5859;
	fma.rn.f32 	%f5830, %f4590, %f5755, %f4596;
	mul.f32 	%f4597, %f4593, %f5859;
	fma.rn.f32 	%f5831, %f4591, %f5755, %f4597;
	min.f32 	%f4598, %f850, %f4528;
	mul.f32 	%f4599, %f852, %f4598;
	mul.f32 	%f4600, %f853, %f4598;
	min.f32 	%f4601, %f851, %f4528;
	mul.f32 	%f4602, %f854, %f4601;
	mul.f32 	%f4603, %f855, %f4601;
	mul.f32 	%f4604, %f857, %f4602;
	fma.rn.f32 	%f4605, %f856, %f4599, %f4604;
	mul.f32 	%f4606, %f857, %f4603;
	fma.rn.f32 	%f4607, %f856, %f4600, %f4606;
	mul.f32 	%f4608, %f859, %f4602;
	fma.rn.f32 	%f4609, %f858, %f4599, %f4608;
	mul.f32 	%f4610, %f859, %f4603;
	fma.rn.f32 	%f4611, %f858, %f4600, %f4610;
	mul.f32 	%f4612, %f4574, %f4605;
	mul.f32 	%f4613, %f4574, %f4607;
	mul.f32 	%f4614, %f4574, %f4609;
	mul.f32 	%f4615, %f4574, %f4611;
	mul.f32 	%f4616, %f5754, %f4614;
	fma.rn.f32 	%f5832, %f5770, %f4612, %f4616;
	mul.f32 	%f4617, %f5754, %f4615;
	fma.rn.f32 	%f5833, %f5770, %f4613, %f4617;
	mul.f32 	%f4618, %f4614, %f5859;
	fma.rn.f32 	%f5834, %f4612, %f5755, %f4618;
	mul.f32 	%f4619, %f4615, %f5859;
	fma.rn.f32 	%f5835, %f4613, %f5755, %f4619;
	ld.global.f32 	%f4620, [%rd87+16];
	mul.f32 	%f4621, %f819, %f4620;
	mul.f32 	%f4622, %f860, %f4621;
	mul.f32 	%f4623, %f820, %f4622;
	add.u64 	%rd981, %SPL, 96;
	st.local.v4.f32 	[%rd981], {%f4528, %f4528, %f4528, %f4528};
	mov.u64 	%rd982, 0;
	st.local.v2.u64 	[%rd1280], {%rd982, %rd982};
	mov.u32 	%r1652, 1065353216;
	st.local.u32 	[%rd1280], %r1652;
	st.local.u32 	[%rd1280+12], %r1652;
	ld.local.v4.f32 	{%f4624, %f4625, %f4626, %f4627}, [%rd1280];
	mul.f32 	%f869, %f4623, %f4624;
	mul.f32 	%f870, %f4623, %f4625;
	mul.f32 	%f871, %f4623, %f4626;
	mul.f32 	%f872, %f4623, %f4627;
	setp.lt.f32 	%p777, %f820, 0f3F800000;
	@%p777 bra 	$L__BB0_540;
	bra.uni 	$L__BB0_539;

$L__BB0_540:
	add.f32 	%f5832, %f5832, %f869;
	add.f32 	%f5833, %f5833, %f870;
	add.f32 	%f5834, %f5834, %f871;
	add.f32 	%f5835, %f5835, %f872;
	bra.uni 	$L__BB0_541;

$L__BB0_539:
	add.f32 	%f5828, %f5828, %f869;
	add.f32 	%f5829, %f5829, %f870;
	add.f32 	%f5830, %f5830, %f871;
	add.f32 	%f5831, %f5831, %f872;

$L__BB0_541:
	ld.global.u8 	%rs32, [%rd87+8];
	setp.ne.s16 	%p778, %rs32, 0;
	setp.eq.f32 	%p779, %f738, 0f00000000;
	and.pred  	%p780, %p779, %p778;
	selp.f32 	%f4632, 0f00000000, 0f3F800000, %p780;
	fma.rn.f32 	%f5837, %f5828, %f4632, %f5832;
	fma.rn.f32 	%f5838, %f5829, %f4632, %f5833;
	fma.rn.f32 	%f5839, %f5830, %f4632, %f5834;
	fma.rn.f32 	%f5840, %f5831, %f4632, %f5835;
	bra.uni 	$L__BB0_543;

$L__BB0_490:
	setp.neu.f32 	%p710, %f743, 0f7F800000;
	@%p710 bra 	$L__BB0_494;

	setp.gt.s32 	%p711, %r270, -1;
	selp.b32 	%r1513, 2139095040, 0, %p711;
	or.b32  	%r1514, %r1513, -2147483648;
	selp.b32 	%r1515, %r1514, %r1513, %p16;
	mov.b32 	%f5812, %r1515;

$L__BB0_494:
	add.u64 	%rd1284, %SPL, 0;
	setp.eq.s32 	%p715, %r270, 0;
	setp.eq.f32 	%p716, %f740, 0f3F800000;
	mov.u32 	%r1519, 1065353216;
	or.pred  	%p717, %p716, %p715;
	add.f32 	%f4276, %f5812, 0fBF800000;
	selp.f32 	%f4277, 0f00000000, %f4276, %p717;
	mul.f32 	%f4278, %f739, %f4277;
	ld.global.f32 	%f4279, [%rd87+20];
	neg.f32 	%f4280, %f4279;
	max.f32 	%f4281, %f4278, %f4280;
	mul.f32 	%f4282, %f5756, %f4281;
	neg.f32 	%f4283, %f4282;
	add.u64 	%rd936, %SPL, 96;
	st.local.v4.f32 	[%rd936], {%f4247, %f4247, %f4247, %f4247};
	mov.u64 	%rd937, 0;
	st.local.v2.u64 	[%rd1284], {%rd937, %rd937};
	st.local.u32 	[%rd1284], %r1519;
	st.local.u32 	[%rd1284+12], %r1519;
	ld.local.v4.f32 	{%f4285, %f4286, %f4287, %f4288}, [%rd1284];
	mul.f32 	%f5837, %f4285, %f4283;
	mul.f32 	%f5838, %f4286, %f4283;
	mul.f32 	%f5839, %f4287, %f4283;
	mul.f32 	%f5840, %f4288, %f4283;
	ld.global.f32 	%f764, [%rd87+16];
	setp.eq.f32 	%p718, %f764, 0f00000000;
	@%p718 bra 	$L__BB0_543;

	add.f32 	%f4293, %f102, %f102;
	add.f32 	%f4294, %f100, %f101;
	add.f32 	%f4295, %f99, %f99;
	mul.f32 	%f4296, %f4294, 0f3F000000;
	mul.f32 	%f4297, %f4295, 0f3F000000;
	mul.f32 	%f4298, %f4293, 0f3F000000;
	add.f32 	%f4299, %f4298, 0f00000000;
	add.f32 	%f4300, %f4297, %f4299;
	mul.f32 	%f4301, %f4300, 0f3F000000;
	st.local.v4.f32 	[%rd936], {%f4298, %f4296, %f4296, %f4297};
	sub.f32 	%f4302, %f4298, %f4301;
	st.local.f32 	[%rd936], %f4302;
	sub.f32 	%f4303, %f4297, %f4301;
	st.local.f32 	[%rd936+12], %f4303;
	ld.local.v4.f32 	{%f4304, %f4305, %f4306, %f4307}, [%rd936];
	add.f32 	%f4308, %f764, %f764;
	mul.f32 	%f4309, %f5756, %f4308;
	fma.rn.f32 	%f5837, %f4309, %f4304, %f5837;
	fma.rn.f32 	%f5838, %f4309, %f4305, %f5838;
	fma.rn.f32 	%f5839, %f4309, %f4306, %f5839;
	fma.rn.f32 	%f5840, %f4309, %f4307, %f5840;

$L__BB0_543:
	mov.f32 	%f5452, 0f3102E308;
	mov.f32 	%f5451, 0fBF317218;
	mov.f32 	%f5450, 0f3FB8AA3B;
	mov.f32 	%f5449, 0f35BFBE8E;
	mov.f32 	%f5448, 0f3F317200;
	mov.f32 	%f5447, 0f3DAAAABD;
	mov.f32 	%f5446, 0f3C4CAF63;
	mov.f32 	%f5445, 0f3B18F0FE;
	ld.param.f32 	%f5399, [g2p2g_param_12];
	mov.f32 	%f5369, 0f3FC00000;
	div.rn.f32 	%f4675, %f172, %f5399;
	mov.b32 	%r1654, %f4675;
	and.b32  	%r1655, %r1654, -2147483648;
	or.b32  	%r1656, %r1655, 1056964608;
	mov.b32 	%f4676, %r1656;
	add.rz.f32 	%f4677, %f4675, %f4676;
	cvt.rzi.f32.f32 	%f910, %f4677;
	div.rn.f32 	%f4678, %f173, %f5399;
	mov.b32 	%r1657, %f4678;
	and.b32  	%r1658, %r1657, -2147483648;
	or.b32  	%r1659, %r1658, 1056964608;
	mov.b32 	%f4679, %r1659;
	add.rz.f32 	%f4680, %f4678, %f4679;
	cvt.rzi.f32.f32 	%f911, %f4680;
	add.f32 	%f4681, %f910, 0fBF800000;
	add.f32 	%f4682, %f911, 0fBF800000;
	mul.f32 	%f4683, %f5399, %f4681;
	mul.f32 	%f4684, %f5399, %f4682;
	sub.f32 	%f912, %f4683, %f172;
	sub.f32 	%f913, %f4684, %f173;
	neg.f32 	%f4685, %f912;
	div.rn.f32 	%f914, %f4685, %f5399;
	sub.f32 	%f915, %f5369, %f914;
	abs.f32 	%f916, %f915;
	setp.lt.f32 	%p781, %f916, 0f00800000;
	mul.f32 	%f4687, %f916, 0f4B800000;
	selp.f32 	%f4688, %f4687, %f916, %p781;
	selp.f32 	%f4689, 0fC3170000, 0fC2FE0000, %p781;
	mov.b32 	%r1660, %f4688;
	and.b32  	%r1661, %r1660, 8388607;
	or.b32  	%r1662, %r1661, 1065353216;
	mov.b32 	%f4690, %r1662;
	shr.u32 	%r1663, %r1660, 23;
	cvt.rn.f32.u32 	%f4691, %r1663;
	add.f32 	%f4692, %f4689, %f4691;
	setp.gt.f32 	%p782, %f4690, 0f3FB504F3;
	mul.f32 	%f4693, %f4690, 0f3F000000;
	add.f32 	%f4694, %f4692, 0f3F800000;
	selp.f32 	%f4695, %f4694, %f4692, %p782;
	selp.f32 	%f4696, %f4693, %f4690, %p782;
	add.f32 	%f4697, %f4696, 0fBF800000;
	add.f32 	%f4673, %f4696, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4672,%f4673;
	// end inline asm
	add.f32 	%f4698, %f4697, %f4697;
	mul.f32 	%f4700, %f4672, %f4698;
	mul.f32 	%f4701, %f4700, %f4700;
	fma.rn.f32 	%f4704, %f5445, %f4701, %f5446;
	fma.rn.f32 	%f4706, %f4704, %f4701, %f5447;
	mul.rn.f32 	%f4707, %f4706, %f4701;
	mul.rn.f32 	%f4708, %f4707, %f4700;
	sub.f32 	%f4709, %f4697, %f4700;
	add.f32 	%f4710, %f4709, %f4709;
	neg.f32 	%f4711, %f4700;
	fma.rn.f32 	%f4712, %f4711, %f4697, %f4710;
	mul.rn.f32 	%f4713, %f4672, %f4712;
	add.f32 	%f4714, %f4708, %f4700;
	sub.f32 	%f4715, %f4700, %f4714;
	add.f32 	%f4716, %f4708, %f4715;
	add.f32 	%f4717, %f4713, %f4716;
	add.f32 	%f4718, %f4714, %f4717;
	sub.f32 	%f4719, %f4714, %f4718;
	add.f32 	%f4720, %f4717, %f4719;
	mul.rn.f32 	%f4722, %f4695, %f5448;
	mul.rn.f32 	%f4724, %f4695, %f5449;
	add.f32 	%f4725, %f4722, %f4718;
	sub.f32 	%f4726, %f4722, %f4725;
	add.f32 	%f4727, %f4718, %f4726;
	add.f32 	%f4728, %f4720, %f4727;
	add.f32 	%f4729, %f4724, %f4728;
	add.f32 	%f4730, %f4725, %f4729;
	sub.f32 	%f4731, %f4725, %f4730;
	add.f32 	%f4732, %f4729, %f4731;
	mul.rn.f32 	%f4733, %f1067, %f4730;
	neg.f32 	%f4734, %f4733;
	fma.rn.f32 	%f4735, %f1067, %f4730, %f4734;
	fma.rn.f32 	%f4736, %f1067, %f4732, %f4735;
	mov.f32 	%f4737, 0f00000000;
	fma.rn.f32 	%f4738, %f4737, %f4730, %f4736;
	add.rn.f32 	%f4739, %f4733, %f4738;
	neg.f32 	%f4740, %f4739;
	add.rn.f32 	%f4741, %f4733, %f4740;
	add.rn.f32 	%f4742, %f4741, %f4738;
	mov.b32 	%r1664, %f4739;
	setp.eq.s32 	%p783, %r1664, 1118925336;
	add.s32 	%r1665, %r1664, -1;
	mov.b32 	%f4743, %r1665;
	add.f32 	%f4744, %f4742, 0f37000000;
	selp.f32 	%f917, %f4744, %f4742, %p783;
	selp.f32 	%f4745, %f4743, %f4739, %p783;
	mul.rn.f32 	%f4747, %f4745, %f5450;
	cvt.rzi.f32.f32 	%f4748, %f4747;
	abs.f32 	%f4749, %f4748;
	setp.gt.f32 	%p784, %f4749, 0f42FC0000;
	mov.b32 	%r1666, %f4748;
	and.b32  	%r1667, %r1666, -2147483648;
	or.b32  	%r1668, %r1667, 1123811328;
	mov.b32 	%f4750, %r1668;
	selp.f32 	%f4751, %f4750, %f4748, %p784;
	fma.rn.f32 	%f4753, %f4751, %f5451, %f4745;
	fma.rn.f32 	%f4755, %f4751, %f5452, %f4753;
	mul.f32 	%f4756, %f4755, 0f3FB8AA3B;
	add.f32 	%f4757, %f4751, 0f4B40007F;
	mov.b32 	%r1669, %f4757;
	shl.b32 	%r1670, %r1669, 23;
	mov.b32 	%f4758, %r1670;
	ex2.approx.ftz.f32 	%f4759, %f4756;
	mul.f32 	%f918, %f4759, %f4758;
	setp.eq.f32 	%p785, %f918, 0f7F800000;
	mov.f32 	%f5841, 0f7F800000;
	@%p785 bra 	$L__BB0_545;

	fma.rn.f32 	%f5841, %f918, %f917, %f918;

$L__BB0_545:
	setp.lt.f32 	%p786, %f915, 0f00000000;
	and.pred  	%p18, %p786, %p55;
	setp.eq.f32 	%p788, %f915, 0f00000000;
	@%p788 bra 	$L__BB0_549;
	bra.uni 	$L__BB0_546;

$L__BB0_549:
	add.f32 	%f4764, %f915, %f915;
	selp.f32 	%f5843, %f4764, 0f00000000, %p55;
	bra.uni 	$L__BB0_550;

$L__BB0_546:
	mov.b32 	%r1671, %f5841;
	xor.b32  	%r1672, %r1671, -2147483648;
	mov.b32 	%f4760, %r1672;
	selp.f32 	%f5843, %f4760, %f5841, %p18;
	setp.geu.f32 	%p789, %f915, 0f00000000;
	@%p789 bra 	$L__BB0_550;

	cvt.rzi.f32.f32 	%f4762, %f1067;
	setp.eq.f32 	%p790, %f4762, 0f40000000;
	@%p790 bra 	$L__BB0_550;

	mov.f32 	%f5843, 0f7FFFFFFF;

$L__BB0_550:
	add.f32 	%f4765, %f916, 0f40000000;
	mov.b32 	%r1673, %f4765;
	setp.lt.s32 	%p792, %r1673, 2139095040;
	@%p792 bra 	$L__BB0_555;

	setp.gtu.f32 	%p793, %f916, 0f7F800000;
	@%p793 bra 	$L__BB0_554;
	bra.uni 	$L__BB0_552;

$L__BB0_554:
	add.f32 	%f5843, %f915, 0f40000000;
	bra.uni 	$L__BB0_555;

$L__BB0_552:
	setp.neu.f32 	%p794, %f916, 0f7F800000;
	@%p794 bra 	$L__BB0_555;

	selp.f32 	%f5843, 0fFF800000, 0f7F800000, %p18;

$L__BB0_555:
	mov.f32 	%f5460, 0f3102E308;
	mov.f32 	%f5459, 0fBF317218;
	mov.f32 	%f5458, 0f3FB8AA3B;
	mov.f32 	%f5457, 0f35BFBE8E;
	mov.f32 	%f5456, 0f3F317200;
	mov.f32 	%f5455, 0f3DAAAABD;
	mov.f32 	%f5454, 0f3C4CAF63;
	mov.f32 	%f5453, 0f3B18F0FE;
	mul.f32 	%f4769, %f5843, 0f3F000000;
	setp.eq.f32 	%p795, %f915, 0f3F800000;
	selp.f32 	%f927, 0f3F000000, %f4769, %p795;
	add.f32 	%f928, %f914, 0fBF800000;
	abs.f32 	%f929, %f928;
	setp.lt.f32 	%p796, %f929, 0f00800000;
	mul.f32 	%f4770, %f929, 0f4B800000;
	selp.f32 	%f4771, %f4770, %f929, %p796;
	selp.f32 	%f4772, 0fC3170000, 0fC2FE0000, %p796;
	mov.b32 	%r1674, %f4771;
	and.b32  	%r1675, %r1674, 8388607;
	or.b32  	%r1676, %r1675, 1065353216;
	mov.b32 	%f4773, %r1676;
	shr.u32 	%r1677, %r1674, 23;
	cvt.rn.f32.u32 	%f4774, %r1677;
	add.f32 	%f4775, %f4772, %f4774;
	setp.gt.f32 	%p797, %f4773, 0f3FB504F3;
	mul.f32 	%f4776, %f4773, 0f3F000000;
	add.f32 	%f4777, %f4775, 0f3F800000;
	selp.f32 	%f4778, %f4777, %f4775, %p797;
	selp.f32 	%f4779, %f4776, %f4773, %p797;
	add.f32 	%f4780, %f4779, 0fBF800000;
	add.f32 	%f4767, %f4779, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4766,%f4767;
	// end inline asm
	add.f32 	%f4781, %f4780, %f4780;
	mul.f32 	%f4783, %f4766, %f4781;
	mul.f32 	%f4784, %f4783, %f4783;
	fma.rn.f32 	%f4787, %f5453, %f4784, %f5454;
	fma.rn.f32 	%f4789, %f4787, %f4784, %f5455;
	mul.rn.f32 	%f4790, %f4789, %f4784;
	mul.rn.f32 	%f4791, %f4790, %f4783;
	sub.f32 	%f4792, %f4780, %f4783;
	add.f32 	%f4793, %f4792, %f4792;
	neg.f32 	%f4794, %f4783;
	fma.rn.f32 	%f4795, %f4794, %f4780, %f4793;
	mul.rn.f32 	%f4796, %f4766, %f4795;
	add.f32 	%f4797, %f4791, %f4783;
	sub.f32 	%f4798, %f4783, %f4797;
	add.f32 	%f4799, %f4791, %f4798;
	add.f32 	%f4800, %f4796, %f4799;
	add.f32 	%f4801, %f4797, %f4800;
	sub.f32 	%f4802, %f4797, %f4801;
	add.f32 	%f4803, %f4800, %f4802;
	mul.rn.f32 	%f4805, %f4778, %f5456;
	mul.rn.f32 	%f4807, %f4778, %f5457;
	add.f32 	%f4808, %f4805, %f4801;
	sub.f32 	%f4809, %f4805, %f4808;
	add.f32 	%f4810, %f4801, %f4809;
	add.f32 	%f4811, %f4803, %f4810;
	add.f32 	%f4812, %f4807, %f4811;
	add.f32 	%f4813, %f4808, %f4812;
	sub.f32 	%f4814, %f4808, %f4813;
	add.f32 	%f4815, %f4812, %f4814;
	mul.rn.f32 	%f4816, %f1067, %f4813;
	neg.f32 	%f4817, %f4816;
	fma.rn.f32 	%f4818, %f1067, %f4813, %f4817;
	fma.rn.f32 	%f4819, %f1067, %f4815, %f4818;
	fma.rn.f32 	%f4821, %f4737, %f4813, %f4819;
	add.rn.f32 	%f4822, %f4816, %f4821;
	neg.f32 	%f4823, %f4822;
	add.rn.f32 	%f4824, %f4816, %f4823;
	add.rn.f32 	%f4825, %f4824, %f4821;
	mov.b32 	%r1678, %f4822;
	setp.eq.s32 	%p798, %r1678, 1118925336;
	add.s32 	%r1679, %r1678, -1;
	mov.b32 	%f4826, %r1679;
	add.f32 	%f4827, %f4825, 0f37000000;
	selp.f32 	%f930, %f4827, %f4825, %p798;
	selp.f32 	%f4828, %f4826, %f4822, %p798;
	mul.rn.f32 	%f4830, %f4828, %f5458;
	cvt.rzi.f32.f32 	%f4831, %f4830;
	abs.f32 	%f4832, %f4831;
	setp.gt.f32 	%p799, %f4832, 0f42FC0000;
	mov.b32 	%r1680, %f4831;
	and.b32  	%r1681, %r1680, -2147483648;
	or.b32  	%r1682, %r1681, 1123811328;
	mov.b32 	%f4833, %r1682;
	selp.f32 	%f4834, %f4833, %f4831, %p799;
	fma.rn.f32 	%f4836, %f4834, %f5459, %f4828;
	fma.rn.f32 	%f4838, %f4834, %f5460, %f4836;
	mul.f32 	%f4839, %f4838, 0f3FB8AA3B;
	add.f32 	%f4840, %f4834, 0f4B40007F;
	mov.b32 	%r1683, %f4840;
	shl.b32 	%r1684, %r1683, 23;
	mov.b32 	%f4841, %r1684;
	ex2.approx.ftz.f32 	%f4842, %f4839;
	mul.f32 	%f931, %f4842, %f4841;
	setp.eq.f32 	%p800, %f931, 0f7F800000;
	mov.f32 	%f5844, 0f7F800000;
	@%p800 bra 	$L__BB0_557;

	fma.rn.f32 	%f5844, %f931, %f930, %f931;

$L__BB0_557:
	setp.lt.f32 	%p801, %f928, 0f00000000;
	and.pred  	%p19, %p801, %p55;
	setp.eq.f32 	%p803, %f928, 0f00000000;
	@%p803 bra 	$L__BB0_561;
	bra.uni 	$L__BB0_558;

$L__BB0_561:
	add.f32 	%f4847, %f928, %f928;
	selp.f32 	%f5846, %f4847, 0f00000000, %p55;
	bra.uni 	$L__BB0_562;

$L__BB0_558:
	mov.b32 	%r1685, %f5844;
	xor.b32  	%r1686, %r1685, -2147483648;
	mov.b32 	%f4843, %r1686;
	selp.f32 	%f5846, %f4843, %f5844, %p19;
	setp.geu.f32 	%p804, %f928, 0f00000000;
	@%p804 bra 	$L__BB0_562;

	cvt.rzi.f32.f32 	%f4845, %f1067;
	setp.eq.f32 	%p805, %f4845, 0f40000000;
	@%p805 bra 	$L__BB0_562;

	mov.f32 	%f5846, 0f7FFFFFFF;

$L__BB0_562:
	add.f32 	%f4848, %f929, 0f40000000;
	mov.b32 	%r1687, %f4848;
	setp.lt.s32 	%p807, %r1687, 2139095040;
	@%p807 bra 	$L__BB0_567;

	setp.gtu.f32 	%p808, %f929, 0f7F800000;
	@%p808 bra 	$L__BB0_566;
	bra.uni 	$L__BB0_564;

$L__BB0_566:
	add.f32 	%f5846, %f928, 0f40000000;
	bra.uni 	$L__BB0_567;

$L__BB0_564:
	setp.neu.f32 	%p809, %f929, 0f7F800000;
	@%p809 bra 	$L__BB0_567;

	selp.f32 	%f5846, 0fFF800000, 0f7F800000, %p19;

$L__BB0_567:
	mov.f32 	%f5468, 0f3102E308;
	mov.f32 	%f5467, 0fBF317218;
	mov.f32 	%f5466, 0f3FB8AA3B;
	mov.f32 	%f5465, 0f35BFBE8E;
	mov.f32 	%f5464, 0f3F317200;
	mov.f32 	%f5463, 0f3DAAAABD;
	mov.f32 	%f5462, 0f3C4CAF63;
	mov.f32 	%f5461, 0f3B18F0FE;
	mov.f32 	%f5370, 0f3F400000;
	sub.f32 	%f4853, %f5370, %f5846;
	setp.eq.f32 	%p810, %f928, 0f3F800000;
	selp.f32 	%f940, 0fBE800000, %f4853, %p810;
	add.f32 	%f941, %f914, 0fBF000000;
	abs.f32 	%f942, %f941;
	setp.lt.f32 	%p811, %f942, 0f00800000;
	mul.f32 	%f4854, %f942, 0f4B800000;
	selp.f32 	%f4855, %f4854, %f942, %p811;
	selp.f32 	%f4856, 0fC3170000, 0fC2FE0000, %p811;
	mov.b32 	%r1688, %f4855;
	and.b32  	%r1689, %r1688, 8388607;
	or.b32  	%r1690, %r1689, 1065353216;
	mov.b32 	%f4857, %r1690;
	shr.u32 	%r1691, %r1688, 23;
	cvt.rn.f32.u32 	%f4858, %r1691;
	add.f32 	%f4859, %f4856, %f4858;
	setp.gt.f32 	%p812, %f4857, 0f3FB504F3;
	mul.f32 	%f4860, %f4857, 0f3F000000;
	add.f32 	%f4861, %f4859, 0f3F800000;
	selp.f32 	%f4862, %f4861, %f4859, %p812;
	selp.f32 	%f4863, %f4860, %f4857, %p812;
	add.f32 	%f4864, %f4863, 0fBF800000;
	add.f32 	%f4850, %f4863, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4849,%f4850;
	// end inline asm
	add.f32 	%f4865, %f4864, %f4864;
	mul.f32 	%f4867, %f4849, %f4865;
	mul.f32 	%f4868, %f4867, %f4867;
	fma.rn.f32 	%f4871, %f5461, %f4868, %f5462;
	fma.rn.f32 	%f4873, %f4871, %f4868, %f5463;
	mul.rn.f32 	%f4874, %f4873, %f4868;
	mul.rn.f32 	%f4875, %f4874, %f4867;
	sub.f32 	%f4876, %f4864, %f4867;
	add.f32 	%f4877, %f4876, %f4876;
	neg.f32 	%f4878, %f4867;
	fma.rn.f32 	%f4879, %f4878, %f4864, %f4877;
	mul.rn.f32 	%f4880, %f4849, %f4879;
	add.f32 	%f4881, %f4875, %f4867;
	sub.f32 	%f4882, %f4867, %f4881;
	add.f32 	%f4883, %f4875, %f4882;
	add.f32 	%f4884, %f4880, %f4883;
	add.f32 	%f4885, %f4881, %f4884;
	sub.f32 	%f4886, %f4881, %f4885;
	add.f32 	%f4887, %f4884, %f4886;
	mul.rn.f32 	%f4889, %f4862, %f5464;
	mul.rn.f32 	%f4891, %f4862, %f5465;
	add.f32 	%f4892, %f4889, %f4885;
	sub.f32 	%f4893, %f4889, %f4892;
	add.f32 	%f4894, %f4885, %f4893;
	add.f32 	%f4895, %f4887, %f4894;
	add.f32 	%f4896, %f4891, %f4895;
	add.f32 	%f4897, %f4892, %f4896;
	sub.f32 	%f4898, %f4892, %f4897;
	add.f32 	%f4899, %f4896, %f4898;
	mul.rn.f32 	%f4900, %f1067, %f4897;
	neg.f32 	%f4901, %f4900;
	fma.rn.f32 	%f4902, %f1067, %f4897, %f4901;
	fma.rn.f32 	%f4903, %f1067, %f4899, %f4902;
	fma.rn.f32 	%f4905, %f4737, %f4897, %f4903;
	add.rn.f32 	%f4906, %f4900, %f4905;
	neg.f32 	%f4907, %f4906;
	add.rn.f32 	%f4908, %f4900, %f4907;
	add.rn.f32 	%f4909, %f4908, %f4905;
	mov.b32 	%r1692, %f4906;
	setp.eq.s32 	%p813, %r1692, 1118925336;
	add.s32 	%r1693, %r1692, -1;
	mov.b32 	%f4910, %r1693;
	add.f32 	%f4911, %f4909, 0f37000000;
	selp.f32 	%f943, %f4911, %f4909, %p813;
	selp.f32 	%f4912, %f4910, %f4906, %p813;
	mul.rn.f32 	%f4914, %f4912, %f5466;
	cvt.rzi.f32.f32 	%f4915, %f4914;
	abs.f32 	%f4916, %f4915;
	setp.gt.f32 	%p814, %f4916, 0f42FC0000;
	mov.b32 	%r1694, %f4915;
	and.b32  	%r1695, %r1694, -2147483648;
	or.b32  	%r1696, %r1695, 1123811328;
	mov.b32 	%f4917, %r1696;
	selp.f32 	%f4918, %f4917, %f4915, %p814;
	fma.rn.f32 	%f4920, %f4918, %f5467, %f4912;
	fma.rn.f32 	%f4922, %f4918, %f5468, %f4920;
	mul.f32 	%f4923, %f4922, 0f3FB8AA3B;
	add.f32 	%f4924, %f4918, 0f4B40007F;
	mov.b32 	%r1697, %f4924;
	shl.b32 	%r1698, %r1697, 23;
	mov.b32 	%f4925, %r1698;
	ex2.approx.ftz.f32 	%f4926, %f4923;
	mul.f32 	%f944, %f4926, %f4925;
	setp.eq.f32 	%p815, %f944, 0f7F800000;
	mov.f32 	%f5847, 0f7F800000;
	@%p815 bra 	$L__BB0_569;

	fma.rn.f32 	%f5847, %f944, %f943, %f944;

$L__BB0_569:
	setp.lt.f32 	%p816, %f941, 0f00000000;
	and.pred  	%p20, %p816, %p55;
	setp.eq.f32 	%p818, %f941, 0f00000000;
	@%p818 bra 	$L__BB0_573;
	bra.uni 	$L__BB0_570;

$L__BB0_573:
	add.f32 	%f4931, %f941, %f941;
	selp.f32 	%f5849, %f4931, 0f00000000, %p55;
	bra.uni 	$L__BB0_574;

$L__BB0_570:
	mov.b32 	%r1699, %f5847;
	xor.b32  	%r1700, %r1699, -2147483648;
	mov.b32 	%f4927, %r1700;
	selp.f32 	%f5849, %f4927, %f5847, %p20;
	setp.geu.f32 	%p819, %f941, 0f00000000;
	@%p819 bra 	$L__BB0_574;

	cvt.rzi.f32.f32 	%f4929, %f1067;
	setp.eq.f32 	%p820, %f4929, 0f40000000;
	@%p820 bra 	$L__BB0_574;

	mov.f32 	%f5849, 0f7FFFFFFF;

$L__BB0_574:
	add.f32 	%f4932, %f942, 0f40000000;
	mov.b32 	%r1701, %f4932;
	setp.lt.s32 	%p822, %r1701, 2139095040;
	@%p822 bra 	$L__BB0_579;

	setp.gtu.f32 	%p823, %f942, 0f7F800000;
	@%p823 bra 	$L__BB0_578;
	bra.uni 	$L__BB0_576;

$L__BB0_578:
	add.f32 	%f5849, %f941, 0f40000000;
	bra.uni 	$L__BB0_579;

$L__BB0_576:
	setp.neu.f32 	%p824, %f942, 0f7F800000;
	@%p824 bra 	$L__BB0_579;

	selp.f32 	%f5849, 0fFF800000, 0f7F800000, %p20;

$L__BB0_579:
	mov.f32 	%f5476, 0f3102E308;
	mov.f32 	%f5475, 0fBF317218;
	mov.f32 	%f5474, 0f3FB8AA3B;
	mov.f32 	%f5473, 0f35BFBE8E;
	mov.f32 	%f5472, 0f3F317200;
	mov.f32 	%f5471, 0f3DAAAABD;
	mov.f32 	%f5470, 0f3C4CAF63;
	mov.f32 	%f5469, 0f3B18F0FE;
	ld.param.f32 	%f5400, [g2p2g_param_12];
	mov.f32 	%f5371, 0f3FC00000;
	mul.f32 	%f4936, %f5849, 0f3F000000;
	setp.eq.f32 	%p825, %f941, 0f3F800000;
	selp.f32 	%f953, 0f3F000000, %f4936, %p825;
	neg.f32 	%f4937, %f913;
	div.rn.f32 	%f954, %f4937, %f5400;
	sub.f32 	%f955, %f5371, %f954;
	abs.f32 	%f956, %f955;
	setp.lt.f32 	%p826, %f956, 0f00800000;
	mul.f32 	%f4939, %f956, 0f4B800000;
	selp.f32 	%f4940, %f4939, %f956, %p826;
	selp.f32 	%f4941, 0fC3170000, 0fC2FE0000, %p826;
	mov.b32 	%r1702, %f4940;
	and.b32  	%r1703, %r1702, 8388607;
	or.b32  	%r1704, %r1703, 1065353216;
	mov.b32 	%f4942, %r1704;
	shr.u32 	%r1705, %r1702, 23;
	cvt.rn.f32.u32 	%f4943, %r1705;
	add.f32 	%f4944, %f4941, %f4943;
	setp.gt.f32 	%p827, %f4942, 0f3FB504F3;
	mul.f32 	%f4945, %f4942, 0f3F000000;
	add.f32 	%f4946, %f4944, 0f3F800000;
	selp.f32 	%f4947, %f4946, %f4944, %p827;
	selp.f32 	%f4948, %f4945, %f4942, %p827;
	add.f32 	%f4949, %f4948, 0fBF800000;
	add.f32 	%f4934, %f4948, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f4933,%f4934;
	// end inline asm
	add.f32 	%f4950, %f4949, %f4949;
	mul.f32 	%f4952, %f4933, %f4950;
	mul.f32 	%f4953, %f4952, %f4952;
	fma.rn.f32 	%f4956, %f5469, %f4953, %f5470;
	fma.rn.f32 	%f4958, %f4956, %f4953, %f5471;
	mul.rn.f32 	%f4959, %f4958, %f4953;
	mul.rn.f32 	%f4960, %f4959, %f4952;
	sub.f32 	%f4961, %f4949, %f4952;
	add.f32 	%f4962, %f4961, %f4961;
	neg.f32 	%f4963, %f4952;
	fma.rn.f32 	%f4964, %f4963, %f4949, %f4962;
	mul.rn.f32 	%f4965, %f4933, %f4964;
	add.f32 	%f4966, %f4960, %f4952;
	sub.f32 	%f4967, %f4952, %f4966;
	add.f32 	%f4968, %f4960, %f4967;
	add.f32 	%f4969, %f4965, %f4968;
	add.f32 	%f4970, %f4966, %f4969;
	sub.f32 	%f4971, %f4966, %f4970;
	add.f32 	%f4972, %f4969, %f4971;
	mul.rn.f32 	%f4974, %f4947, %f5472;
	mul.rn.f32 	%f4976, %f4947, %f5473;
	add.f32 	%f4977, %f4974, %f4970;
	sub.f32 	%f4978, %f4974, %f4977;
	add.f32 	%f4979, %f4970, %f4978;
	add.f32 	%f4980, %f4972, %f4979;
	add.f32 	%f4981, %f4976, %f4980;
	add.f32 	%f4982, %f4977, %f4981;
	sub.f32 	%f4983, %f4977, %f4982;
	add.f32 	%f4984, %f4981, %f4983;
	mul.rn.f32 	%f4985, %f1067, %f4982;
	neg.f32 	%f4986, %f4985;
	fma.rn.f32 	%f4987, %f1067, %f4982, %f4986;
	fma.rn.f32 	%f4988, %f1067, %f4984, %f4987;
	fma.rn.f32 	%f4990, %f4737, %f4982, %f4988;
	add.rn.f32 	%f4991, %f4985, %f4990;
	neg.f32 	%f4992, %f4991;
	add.rn.f32 	%f4993, %f4985, %f4992;
	add.rn.f32 	%f4994, %f4993, %f4990;
	mov.b32 	%r1706, %f4991;
	setp.eq.s32 	%p828, %r1706, 1118925336;
	add.s32 	%r1707, %r1706, -1;
	mov.b32 	%f4995, %r1707;
	add.f32 	%f4996, %f4994, 0f37000000;
	selp.f32 	%f957, %f4996, %f4994, %p828;
	selp.f32 	%f4997, %f4995, %f4991, %p828;
	mul.rn.f32 	%f4999, %f4997, %f5474;
	cvt.rzi.f32.f32 	%f5000, %f4999;
	abs.f32 	%f5001, %f5000;
	setp.gt.f32 	%p829, %f5001, 0f42FC0000;
	mov.b32 	%r1708, %f5000;
	and.b32  	%r1709, %r1708, -2147483648;
	or.b32  	%r1710, %r1709, 1123811328;
	mov.b32 	%f5002, %r1710;
	selp.f32 	%f5003, %f5002, %f5000, %p829;
	fma.rn.f32 	%f5005, %f5003, %f5475, %f4997;
	fma.rn.f32 	%f5007, %f5003, %f5476, %f5005;
	mul.f32 	%f5008, %f5007, 0f3FB8AA3B;
	add.f32 	%f5009, %f5003, 0f4B40007F;
	mov.b32 	%r1711, %f5009;
	shl.b32 	%r1712, %r1711, 23;
	mov.b32 	%f5010, %r1712;
	ex2.approx.ftz.f32 	%f5011, %f5008;
	mul.f32 	%f958, %f5011, %f5010;
	setp.eq.f32 	%p830, %f958, 0f7F800000;
	mov.f32 	%f5850, 0f7F800000;
	@%p830 bra 	$L__BB0_581;

	fma.rn.f32 	%f5850, %f958, %f957, %f958;

$L__BB0_581:
	setp.lt.f32 	%p831, %f955, 0f00000000;
	and.pred  	%p21, %p831, %p55;
	setp.eq.f32 	%p833, %f955, 0f00000000;
	@%p833 bra 	$L__BB0_585;
	bra.uni 	$L__BB0_582;

$L__BB0_585:
	add.f32 	%f5016, %f955, %f955;
	selp.f32 	%f5852, %f5016, 0f00000000, %p55;
	bra.uni 	$L__BB0_586;

$L__BB0_582:
	mov.b32 	%r1713, %f5850;
	xor.b32  	%r1714, %r1713, -2147483648;
	mov.b32 	%f5012, %r1714;
	selp.f32 	%f5852, %f5012, %f5850, %p21;
	setp.geu.f32 	%p834, %f955, 0f00000000;
	@%p834 bra 	$L__BB0_586;

	cvt.rzi.f32.f32 	%f5014, %f1067;
	setp.eq.f32 	%p835, %f5014, 0f40000000;
	@%p835 bra 	$L__BB0_586;

	mov.f32 	%f5852, 0f7FFFFFFF;

$L__BB0_586:
	add.f32 	%f5017, %f956, 0f40000000;
	mov.b32 	%r1715, %f5017;
	setp.lt.s32 	%p837, %r1715, 2139095040;
	@%p837 bra 	$L__BB0_591;

	setp.gtu.f32 	%p838, %f956, 0f7F800000;
	@%p838 bra 	$L__BB0_590;
	bra.uni 	$L__BB0_588;

$L__BB0_590:
	add.f32 	%f5852, %f955, 0f40000000;
	bra.uni 	$L__BB0_591;

$L__BB0_588:
	setp.neu.f32 	%p839, %f956, 0f7F800000;
	@%p839 bra 	$L__BB0_591;

	selp.f32 	%f5852, 0fFF800000, 0f7F800000, %p21;

$L__BB0_591:
	mov.f32 	%f5484, 0f3102E308;
	mov.f32 	%f5483, 0fBF317218;
	mov.f32 	%f5482, 0f3FB8AA3B;
	mov.f32 	%f5481, 0f35BFBE8E;
	mov.f32 	%f5480, 0f3F317200;
	mov.f32 	%f5479, 0f3DAAAABD;
	mov.f32 	%f5478, 0f3C4CAF63;
	mov.f32 	%f5477, 0f3B18F0FE;
	mul.f32 	%f5021, %f5852, 0f3F000000;
	setp.eq.f32 	%p840, %f955, 0f3F800000;
	selp.f32 	%f967, 0f3F000000, %f5021, %p840;
	add.f32 	%f968, %f954, 0fBF800000;
	abs.f32 	%f969, %f968;
	setp.lt.f32 	%p841, %f969, 0f00800000;
	mul.f32 	%f5022, %f969, 0f4B800000;
	selp.f32 	%f5023, %f5022, %f969, %p841;
	selp.f32 	%f5024, 0fC3170000, 0fC2FE0000, %p841;
	mov.b32 	%r1716, %f5023;
	and.b32  	%r1717, %r1716, 8388607;
	or.b32  	%r1718, %r1717, 1065353216;
	mov.b32 	%f5025, %r1718;
	shr.u32 	%r1719, %r1716, 23;
	cvt.rn.f32.u32 	%f5026, %r1719;
	add.f32 	%f5027, %f5024, %f5026;
	setp.gt.f32 	%p842, %f5025, 0f3FB504F3;
	mul.f32 	%f5028, %f5025, 0f3F000000;
	add.f32 	%f5029, %f5027, 0f3F800000;
	selp.f32 	%f5030, %f5029, %f5027, %p842;
	selp.f32 	%f5031, %f5028, %f5025, %p842;
	add.f32 	%f5032, %f5031, 0fBF800000;
	add.f32 	%f5019, %f5031, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5018,%f5019;
	// end inline asm
	add.f32 	%f5033, %f5032, %f5032;
	mul.f32 	%f5035, %f5018, %f5033;
	mul.f32 	%f5036, %f5035, %f5035;
	fma.rn.f32 	%f5039, %f5477, %f5036, %f5478;
	fma.rn.f32 	%f5041, %f5039, %f5036, %f5479;
	mul.rn.f32 	%f5042, %f5041, %f5036;
	mul.rn.f32 	%f5043, %f5042, %f5035;
	sub.f32 	%f5044, %f5032, %f5035;
	add.f32 	%f5045, %f5044, %f5044;
	neg.f32 	%f5046, %f5035;
	fma.rn.f32 	%f5047, %f5046, %f5032, %f5045;
	mul.rn.f32 	%f5048, %f5018, %f5047;
	add.f32 	%f5049, %f5043, %f5035;
	sub.f32 	%f5050, %f5035, %f5049;
	add.f32 	%f5051, %f5043, %f5050;
	add.f32 	%f5052, %f5048, %f5051;
	add.f32 	%f5053, %f5049, %f5052;
	sub.f32 	%f5054, %f5049, %f5053;
	add.f32 	%f5055, %f5052, %f5054;
	mul.rn.f32 	%f5057, %f5030, %f5480;
	mul.rn.f32 	%f5059, %f5030, %f5481;
	add.f32 	%f5060, %f5057, %f5053;
	sub.f32 	%f5061, %f5057, %f5060;
	add.f32 	%f5062, %f5053, %f5061;
	add.f32 	%f5063, %f5055, %f5062;
	add.f32 	%f5064, %f5059, %f5063;
	add.f32 	%f5065, %f5060, %f5064;
	sub.f32 	%f5066, %f5060, %f5065;
	add.f32 	%f5067, %f5064, %f5066;
	mul.rn.f32 	%f5068, %f1067, %f5065;
	neg.f32 	%f5069, %f5068;
	fma.rn.f32 	%f5070, %f1067, %f5065, %f5069;
	fma.rn.f32 	%f5071, %f1067, %f5067, %f5070;
	fma.rn.f32 	%f5073, %f4737, %f5065, %f5071;
	add.rn.f32 	%f5074, %f5068, %f5073;
	neg.f32 	%f5075, %f5074;
	add.rn.f32 	%f5076, %f5068, %f5075;
	add.rn.f32 	%f5077, %f5076, %f5073;
	mov.b32 	%r1720, %f5074;
	setp.eq.s32 	%p843, %r1720, 1118925336;
	add.s32 	%r1721, %r1720, -1;
	mov.b32 	%f5078, %r1721;
	add.f32 	%f5079, %f5077, 0f37000000;
	selp.f32 	%f970, %f5079, %f5077, %p843;
	selp.f32 	%f5080, %f5078, %f5074, %p843;
	mul.rn.f32 	%f5082, %f5080, %f5482;
	cvt.rzi.f32.f32 	%f5083, %f5082;
	abs.f32 	%f5084, %f5083;
	setp.gt.f32 	%p844, %f5084, 0f42FC0000;
	mov.b32 	%r1722, %f5083;
	and.b32  	%r1723, %r1722, -2147483648;
	or.b32  	%r1724, %r1723, 1123811328;
	mov.b32 	%f5085, %r1724;
	selp.f32 	%f5086, %f5085, %f5083, %p844;
	fma.rn.f32 	%f5088, %f5086, %f5483, %f5080;
	fma.rn.f32 	%f5090, %f5086, %f5484, %f5088;
	mul.f32 	%f5091, %f5090, 0f3FB8AA3B;
	add.f32 	%f5092, %f5086, 0f4B40007F;
	mov.b32 	%r1725, %f5092;
	shl.b32 	%r1726, %r1725, 23;
	mov.b32 	%f5093, %r1726;
	ex2.approx.ftz.f32 	%f5094, %f5091;
	mul.f32 	%f971, %f5094, %f5093;
	setp.eq.f32 	%p845, %f971, 0f7F800000;
	mov.f32 	%f5853, 0f7F800000;
	@%p845 bra 	$L__BB0_593;

	fma.rn.f32 	%f5853, %f971, %f970, %f971;

$L__BB0_593:
	setp.lt.f32 	%p846, %f968, 0f00000000;
	and.pred  	%p22, %p846, %p55;
	setp.eq.f32 	%p848, %f968, 0f00000000;
	@%p848 bra 	$L__BB0_597;
	bra.uni 	$L__BB0_594;

$L__BB0_597:
	add.f32 	%f5099, %f968, %f968;
	selp.f32 	%f5855, %f5099, 0f00000000, %p55;
	bra.uni 	$L__BB0_598;

$L__BB0_594:
	mov.b32 	%r1727, %f5853;
	xor.b32  	%r1728, %r1727, -2147483648;
	mov.b32 	%f5095, %r1728;
	selp.f32 	%f5855, %f5095, %f5853, %p22;
	setp.geu.f32 	%p849, %f968, 0f00000000;
	@%p849 bra 	$L__BB0_598;

	cvt.rzi.f32.f32 	%f5097, %f1067;
	setp.eq.f32 	%p850, %f5097, 0f40000000;
	@%p850 bra 	$L__BB0_598;

	mov.f32 	%f5855, 0f7FFFFFFF;

$L__BB0_598:
	add.f32 	%f5100, %f969, 0f40000000;
	mov.b32 	%r1729, %f5100;
	setp.lt.s32 	%p852, %r1729, 2139095040;
	@%p852 bra 	$L__BB0_603;

	setp.gtu.f32 	%p853, %f969, 0f7F800000;
	@%p853 bra 	$L__BB0_602;
	bra.uni 	$L__BB0_600;

$L__BB0_602:
	add.f32 	%f5855, %f968, 0f40000000;
	bra.uni 	$L__BB0_603;

$L__BB0_600:
	setp.neu.f32 	%p854, %f969, 0f7F800000;
	@%p854 bra 	$L__BB0_603;

	selp.f32 	%f5855, 0fFF800000, 0f7F800000, %p22;

$L__BB0_603:
	mov.f32 	%f5492, 0f3102E308;
	mov.f32 	%f5491, 0fBF317218;
	mov.f32 	%f5490, 0f3FB8AA3B;
	mov.f32 	%f5489, 0f35BFBE8E;
	mov.f32 	%f5488, 0f3F317200;
	mov.f32 	%f5487, 0f3DAAAABD;
	mov.f32 	%f5486, 0f3C4CAF63;
	mov.f32 	%f5485, 0f3B18F0FE;
	mov.f32 	%f5372, 0f3F400000;
	sub.f32 	%f5105, %f5372, %f5855;
	setp.eq.f32 	%p855, %f968, 0f3F800000;
	selp.f32 	%f980, 0fBE800000, %f5105, %p855;
	add.f32 	%f981, %f954, 0fBF000000;
	abs.f32 	%f982, %f981;
	setp.lt.f32 	%p856, %f982, 0f00800000;
	mul.f32 	%f5106, %f982, 0f4B800000;
	selp.f32 	%f5107, %f5106, %f982, %p856;
	selp.f32 	%f5108, 0fC3170000, 0fC2FE0000, %p856;
	mov.b32 	%r1730, %f5107;
	and.b32  	%r1731, %r1730, 8388607;
	or.b32  	%r1732, %r1731, 1065353216;
	mov.b32 	%f5109, %r1732;
	shr.u32 	%r1733, %r1730, 23;
	cvt.rn.f32.u32 	%f5110, %r1733;
	add.f32 	%f5111, %f5108, %f5110;
	setp.gt.f32 	%p857, %f5109, 0f3FB504F3;
	mul.f32 	%f5112, %f5109, 0f3F000000;
	add.f32 	%f5113, %f5111, 0f3F800000;
	selp.f32 	%f5114, %f5113, %f5111, %p857;
	selp.f32 	%f5115, %f5112, %f5109, %p857;
	add.f32 	%f5116, %f5115, 0fBF800000;
	add.f32 	%f5102, %f5115, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f5101,%f5102;
	// end inline asm
	add.f32 	%f5117, %f5116, %f5116;
	mul.f32 	%f5119, %f5101, %f5117;
	mul.f32 	%f5120, %f5119, %f5119;
	fma.rn.f32 	%f5123, %f5485, %f5120, %f5486;
	fma.rn.f32 	%f5125, %f5123, %f5120, %f5487;
	mul.rn.f32 	%f5126, %f5125, %f5120;
	mul.rn.f32 	%f5127, %f5126, %f5119;
	sub.f32 	%f5128, %f5116, %f5119;
	add.f32 	%f5129, %f5128, %f5128;
	neg.f32 	%f5130, %f5119;
	fma.rn.f32 	%f5131, %f5130, %f5116, %f5129;
	mul.rn.f32 	%f5132, %f5101, %f5131;
	add.f32 	%f5133, %f5127, %f5119;
	sub.f32 	%f5134, %f5119, %f5133;
	add.f32 	%f5135, %f5127, %f5134;
	add.f32 	%f5136, %f5132, %f5135;
	add.f32 	%f5137, %f5133, %f5136;
	sub.f32 	%f5138, %f5133, %f5137;
	add.f32 	%f5139, %f5136, %f5138;
	mul.rn.f32 	%f5141, %f5114, %f5488;
	mul.rn.f32 	%f5143, %f5114, %f5489;
	add.f32 	%f5144, %f5141, %f5137;
	sub.f32 	%f5145, %f5141, %f5144;
	add.f32 	%f5146, %f5137, %f5145;
	add.f32 	%f5147, %f5139, %f5146;
	add.f32 	%f5148, %f5143, %f5147;
	add.f32 	%f5149, %f5144, %f5148;
	sub.f32 	%f5150, %f5144, %f5149;
	add.f32 	%f5151, %f5148, %f5150;
	mul.rn.f32 	%f5152, %f1067, %f5149;
	neg.f32 	%f5153, %f5152;
	fma.rn.f32 	%f5154, %f1067, %f5149, %f5153;
	fma.rn.f32 	%f5155, %f1067, %f5151, %f5154;
	fma.rn.f32 	%f5157, %f4737, %f5149, %f5155;
	add.rn.f32 	%f5158, %f5152, %f5157;
	neg.f32 	%f5159, %f5158;
	add.rn.f32 	%f5160, %f5152, %f5159;
	add.rn.f32 	%f5161, %f5160, %f5157;
	mov.b32 	%r1734, %f5158;
	setp.eq.s32 	%p858, %r1734, 1118925336;
	add.s32 	%r1735, %r1734, -1;
	mov.b32 	%f5162, %r1735;
	add.f32 	%f5163, %f5161, 0f37000000;
	selp.f32 	%f983, %f5163, %f5161, %p858;
	selp.f32 	%f5164, %f5162, %f5158, %p858;
	mul.rn.f32 	%f5166, %f5164, %f5490;
	cvt.rzi.f32.f32 	%f5167, %f5166;
	abs.f32 	%f5168, %f5167;
	setp.gt.f32 	%p859, %f5168, 0f42FC0000;
	mov.b32 	%r1736, %f5167;
	and.b32  	%r1737, %r1736, -2147483648;
	or.b32  	%r1738, %r1737, 1123811328;
	mov.b32 	%f5169, %r1738;
	selp.f32 	%f5170, %f5169, %f5167, %p859;
	fma.rn.f32 	%f5172, %f5170, %f5491, %f5164;
	fma.rn.f32 	%f5174, %f5170, %f5492, %f5172;
	mul.f32 	%f5175, %f5174, 0f3FB8AA3B;
	add.f32 	%f5176, %f5170, 0f4B40007F;
	mov.b32 	%r1739, %f5176;
	shl.b32 	%r1740, %r1739, 23;
	mov.b32 	%f5177, %r1740;
	ex2.approx.ftz.f32 	%f5178, %f5175;
	mul.f32 	%f984, %f5178, %f5177;
	setp.eq.f32 	%p860, %f984, 0f7F800000;
	mov.f32 	%f5856, 0f7F800000;
	@%p860 bra 	$L__BB0_605;

	fma.rn.f32 	%f5856, %f984, %f983, %f984;

$L__BB0_605:
	setp.lt.f32 	%p861, %f981, 0f00000000;
	and.pred  	%p23, %p861, %p55;
	setp.eq.f32 	%p863, %f981, 0f00000000;
	@%p863 bra 	$L__BB0_609;
	bra.uni 	$L__BB0_606;

$L__BB0_609:
	add.f32 	%f5183, %f981, %f981;
	selp.f32 	%f5858, %f5183, 0f00000000, %p55;
	bra.uni 	$L__BB0_610;

$L__BB0_606:
	mov.b32 	%r1741, %f5856;
	xor.b32  	%r1742, %r1741, -2147483648;
	mov.b32 	%f5179, %r1742;
	selp.f32 	%f5858, %f5179, %f5856, %p23;
	setp.geu.f32 	%p864, %f981, 0f00000000;
	@%p864 bra 	$L__BB0_610;

	cvt.rzi.f32.f32 	%f5181, %f1067;
	setp.eq.f32 	%p865, %f5181, 0f40000000;
	@%p865 bra 	$L__BB0_610;

	mov.f32 	%f5858, 0f7FFFFFFF;

$L__BB0_610:
	add.f32 	%f5184, %f982, 0f40000000;
	mov.b32 	%r1743, %f5184;
	setp.lt.s32 	%p867, %r1743, 2139095040;
	@%p867 bra 	$L__BB0_615;

	setp.gtu.f32 	%p868, %f982, 0f7F800000;
	@%p868 bra 	$L__BB0_614;
	bra.uni 	$L__BB0_612;

$L__BB0_614:
	add.f32 	%f5858, %f981, 0f40000000;
	bra.uni 	$L__BB0_615;

$L__BB0_612:
	setp.neu.f32 	%p869, %f982, 0f7F800000;
	@%p869 bra 	$L__BB0_615;

	selp.f32 	%f5858, 0fFF800000, 0f7F800000, %p23;

$L__BB0_615:
	ld.param.f32 	%f5375, [g2p2g_param_12];
	add.f32 	%f5374, %f5375, %f5375;
	ld.param.f32 	%f5373, [g2p2g_param_0];
	mov.u64 	%rd1226, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mul.f32 	%f5185, %f5858, 0f3F000000;
	setp.eq.f32 	%p870, %f981, 0f3F800000;
	selp.f32 	%f993, 0f3F000000, %f5185, %p870;
	mul.f32 	%f5186, %f4, %f102;
	mul.f32 	%f5187, %f4, %f101;
	mul.f32 	%f5188, %f4, %f100;
	mul.f32 	%f5189, %f4, %f99;
	mul.f32 	%f5190, %f12, %f5;
	mul.f32 	%f5191, %f5190, %f5373;
	mul.f32 	%f5192, %f5191, %f5837;
	mul.f32 	%f5193, %f5191, %f5838;
	mul.f32 	%f5194, %f5191, %f5839;
	mul.f32 	%f5195, %f5191, %f5840;
	sub.f32 	%f994, %f5186, %f5192;
	sub.f32 	%f995, %f5187, %f5193;
	sub.f32 	%f996, %f5188, %f5194;
	sub.f32 	%f997, %f5189, %f5195;
	add.u64 	%rd987, %SPL, 128;
	ld.local.u64 	%rd988, [%rd987];
	cvt.u32.u64 	%r1744, %rd988;
	mov.b32 	%f5196, %r1744;
	mul.f32 	%f5197, %f4, %f5196;
	shr.u64 	%rd989, %rd988, 32;
	cvt.u32.u64 	%r1745, %rd989;
	mov.b32 	%f5198, %r1745;
	mul.f32 	%f5199, %f4, %f5198;
	fma.rn.f32 	%f998, %f5373, 0f00000000, %f5197;
	fma.rn.f32 	%f999, %f5373, 0f00000000, %f5199;
	setp.gt.f32 	%p871, %f738, 0f00000000;
	selp.f32 	%f1000, %f4, 0f00000000, %p871;
	mul.f32 	%f1001, %f552, %f1000;
	sub.f32 	%f5200, %f910, %f13;
	setp.gt.f32 	%p872, %f5200, 0f5EFFFFFF;
	max.f32 	%f5201, %f5200, 0fDF000000;
	cvt.rzi.s64.f32 	%rd990, %f5201;
	selp.b64 	%rd991, 4294967295, %rd990, %p872;
	setp.num.f32 	%p873, %f5200, %f5200;
	selp.b64 	%rd992, %rd991, 0, %p873;
	sub.f32 	%f5202, %f911, %f14;
	setp.gt.f32 	%p874, %f5202, 0f5EFFFFFF;
	max.f32 	%f5203, %f5202, 0fDF000000;
	cvt.rzi.s64.f32 	%rd993, %f5203;
	setp.num.f32 	%p875, %f5202, %f5202;
	add.s64 	%rd994, %rd992, %rd67;
	shl.b64 	%rd995, %rd993, 3;
	selp.b64 	%rd996, 4294967288, %rd995, %p874;
	selp.b64 	%rd997, %rd996, 0, %p875;
	add.s64 	%rd998, %rd994, %rd997;
	and.b64  	%rd276, %rd998, 4294967295;
	add.f32 	%f1002, %f912, %f5374;
	mul.f32 	%f1003, %f994, %f1002;
	add.f32 	%f1004, %f913, %f5374;
	mul.f32 	%f1005, %f996, %f1004;
	add.f32 	%f5204, %f1003, %f1005;
	add.f32 	%f1006, %f998, %f5204;
	mul.lo.s64 	%rd999, %rd276, 80;
	cvta.shared.u64 	%rd1001, %rd1226;
	add.s64 	%rd1002, %rd1001, %rd999;
	add.s64 	%rd277, %rd1002, 1512;
	mov.b32 	%r11, %f552;

$L__BB0_616:
	// begin inline asm
	cvta.to.shared.u64 %rd1003, %rd277;atom.acquire.shared.exch.b32 %r1746, [%rd1003], %r1;
	// end inline asm
	setp.ne.s32 	%p876, %r1746, -1;
	@%p876 bra 	$L__BB0_616;

	ld.param.f32 	%f5402, [g2p2g_param_12];
	mul.f32 	%f5401, %f5402, 0f00000000;
	mov.u64 	%rd1227, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	mul.f32 	%f5205, %f953, %f993;
	mul.f32 	%f1007, %f995, %f1002;
	mul.f32 	%f1008, %f997, %f1004;
	add.f32 	%f5206, %f1007, %f1008;
	add.f32 	%f5207, %f999, %f5206;
	add.s64 	%rd1009, %rd1227, %rd999;
	add.s64 	%rd278, %rd1009, 1460;
	ld.shared.f32 	%f5208, [%rd1009+1460];
	fma.rn.f32 	%f5209, %f4, %f5205, %f5208;
	st.shared.f32 	[%rd1009+1460], %f5209;
	ld.shared.v2.f32 	{%f5210, %f5211}, [%rd1009+1464];
	fma.rn.f32 	%f5214, %f1006, %f5205, %f5210;
	st.shared.f32 	[%rd1009+1464], %f5214;
	fma.rn.f32 	%f5215, %f5207, %f5205, %f5211;
	st.shared.f32 	[%rd1009+1468], %f5215;
	ld.shared.v2.f32 	{%f5216, %f5217}, [%rd1009+1480];
	fma.rn.f32 	%f5220, %f1001, %f5205, %f5217;
	fma.rn.f32 	%f5221, %f1000, %f5205, %f5216;
	st.shared.v2.f32 	[%rd1009+1480], {%f5221, %f5220};
	mov.u32 	%r1749, -1;
	// begin inline asm
	cvta.to.shared.u64 %rd1005, %rd277;atom.release.shared.exch.b32 %r1748, [%rd1005], %r1749;
	// end inline asm
	add.f32 	%f1009, %f913, %f5401;
	mul.f32 	%f1010, %f996, %f1009;
	add.f32 	%f5222, %f1003, %f1010;
	add.f32 	%f1011, %f998, %f5222;
	add.s64 	%rd279, %rd1002, 232;

$L__BB0_618:
	// begin inline asm
	cvta.to.shared.u64 %rd1012, %rd279;atom.acquire.shared.exch.b32 %r1750, [%rd1012], %r1;
	// end inline asm
	setp.ne.s32 	%p877, %r1750, -1;
	@%p877 bra 	$L__BB0_618;

	ld.param.f32 	%f5403, [g2p2g_param_12];
	mul.f32 	%f5223, %f953, %f967;
	mul.f32 	%f1012, %f997, %f1009;
	add.f32 	%f5224, %f1007, %f1012;
	add.f32 	%f5225, %f999, %f5224;
	ld.shared.f32 	%f5226, [%rd278+-1280];
	fma.rn.f32 	%f5227, %f4, %f5223, %f5226;
	st.shared.f32 	[%rd278+-1280], %f5227;
	ld.shared.v2.f32 	{%f5228, %f5229}, [%rd278+-1276];
	fma.rn.f32 	%f5232, %f1011, %f5223, %f5228;
	st.shared.f32 	[%rd278+-1276], %f5232;
	fma.rn.f32 	%f5233, %f5225, %f5223, %f5229;
	st.shared.f32 	[%rd278+-1272], %f5233;
	ld.shared.v2.f32 	{%f5234, %f5235}, [%rd278+-1260];
	fma.rn.f32 	%f5238, %f1001, %f5223, %f5235;
	fma.rn.f32 	%f5239, %f1000, %f5223, %f5234;
	st.shared.v2.f32 	[%rd278+-1260], {%f5239, %f5238};
	// begin inline asm
	cvta.to.shared.u64 %rd1014, %rd279;atom.release.shared.exch.b32 %r1752, [%rd1014], %r1749;
	// end inline asm
	add.f32 	%f1013, %f913, %f5403;
	mul.f32 	%f1014, %f996, %f1013;
	add.f32 	%f5240, %f1003, %f1014;
	add.f32 	%f1015, %f998, %f5240;
	add.s64 	%rd280, %rd1002, 872;

$L__BB0_620:
	// begin inline asm
	cvta.to.shared.u64 %rd1020, %rd280;atom.acquire.shared.exch.b32 %r1754, [%rd1020], %r1;
	// end inline asm
	setp.ne.s32 	%p878, %r1754, -1;
	@%p878 bra 	$L__BB0_620;

	ld.param.f32 	%f5405, [g2p2g_param_12];
	mul.f32 	%f5404, %f5405, 0f00000000;
	mul.f32 	%f5241, %f953, %f980;
	mul.f32 	%f1016, %f997, %f1013;
	add.f32 	%f5242, %f1007, %f1016;
	add.f32 	%f5243, %f999, %f5242;
	ld.shared.f32 	%f5244, [%rd278+-640];
	fma.rn.f32 	%f5245, %f4, %f5241, %f5244;
	st.shared.f32 	[%rd278+-640], %f5245;
	ld.shared.v2.f32 	{%f5246, %f5247}, [%rd278+-636];
	fma.rn.f32 	%f5250, %f1015, %f5241, %f5246;
	st.shared.f32 	[%rd278+-636], %f5250;
	fma.rn.f32 	%f5251, %f5243, %f5241, %f5247;
	st.shared.f32 	[%rd278+-632], %f5251;
	ld.shared.v2.f32 	{%f5252, %f5253}, [%rd278+-620];
	fma.rn.f32 	%f5256, %f1001, %f5241, %f5253;
	fma.rn.f32 	%f5257, %f1000, %f5241, %f5252;
	st.shared.v2.f32 	[%rd278+-620], {%f5257, %f5256};
	// begin inline asm
	cvta.to.shared.u64 %rd1022, %rd280;atom.release.shared.exch.b32 %r1756, [%rd1022], %r1749;
	// end inline asm
	add.f32 	%f1017, %f912, %f5404;
	mul.f32 	%f1018, %f994, %f1017;
	add.f32 	%f5258, %f1018, %f1005;
	add.f32 	%f1019, %f998, %f5258;
	add.s64 	%rd281, %rd1002, 1352;

$L__BB0_622:
	// begin inline asm
	cvta.to.shared.u64 %rd1028, %rd281;atom.acquire.shared.exch.b32 %r1758, [%rd1028], %r1;
	// end inline asm
	setp.ne.s32 	%p879, %r1758, -1;
	@%p879 bra 	$L__BB0_622;

	mul.f32 	%f5259, %f927, %f993;
	mul.f32 	%f1020, %f995, %f1017;
	add.f32 	%f5260, %f1020, %f1008;
	add.f32 	%f5261, %f999, %f5260;
	ld.shared.f32 	%f5262, [%rd278+-160];
	fma.rn.f32 	%f5263, %f4, %f5259, %f5262;
	st.shared.f32 	[%rd278+-160], %f5263;
	ld.shared.v2.f32 	{%f5264, %f5265}, [%rd278+-156];
	fma.rn.f32 	%f5268, %f1019, %f5259, %f5264;
	st.shared.f32 	[%rd278+-156], %f5268;
	fma.rn.f32 	%f5269, %f5261, %f5259, %f5265;
	st.shared.f32 	[%rd278+-152], %f5269;
	ld.shared.v2.f32 	{%f5270, %f5271}, [%rd278+-140];
	fma.rn.f32 	%f5274, %f1001, %f5259, %f5271;
	fma.rn.f32 	%f5275, %f1000, %f5259, %f5270;
	st.shared.v2.f32 	[%rd278+-140], {%f5275, %f5274};
	// begin inline asm
	cvta.to.shared.u64 %rd1030, %rd281;atom.release.shared.exch.b32 %r1760, [%rd1030], %r1749;
	// end inline asm
	add.f32 	%f5276, %f1018, %f1010;
	add.f32 	%f1021, %f998, %f5276;
	add.s64 	%rd282, %rd1002, 72;

$L__BB0_624:
	// begin inline asm
	cvta.to.shared.u64 %rd1036, %rd282;atom.acquire.shared.exch.b32 %r1762, [%rd1036], %r1;
	// end inline asm
	setp.ne.s32 	%p880, %r1762, -1;
	@%p880 bra 	$L__BB0_624;

	mul.f32 	%f5277, %f927, %f967;
	add.f32 	%f5278, %f1020, %f1012;
	add.f32 	%f5279, %f999, %f5278;
	ld.shared.f32 	%f5280, [%rd278+-1440];
	fma.rn.f32 	%f5281, %f4, %f5277, %f5280;
	st.shared.f32 	[%rd278+-1440], %f5281;
	ld.shared.v2.f32 	{%f5282, %f5283}, [%rd278+-1436];
	fma.rn.f32 	%f5286, %f1021, %f5277, %f5282;
	st.shared.f32 	[%rd278+-1436], %f5286;
	fma.rn.f32 	%f5287, %f5279, %f5277, %f5283;
	st.shared.f32 	[%rd278+-1432], %f5287;
	ld.shared.v2.f32 	{%f5288, %f5289}, [%rd278+-1420];
	fma.rn.f32 	%f5292, %f1001, %f5277, %f5289;
	fma.rn.f32 	%f5293, %f1000, %f5277, %f5288;
	st.shared.v2.f32 	[%rd278+-1420], {%f5293, %f5292};
	// begin inline asm
	cvta.to.shared.u64 %rd1038, %rd282;atom.release.shared.exch.b32 %r1764, [%rd1038], %r1749;
	// end inline asm
	add.f32 	%f5294, %f1018, %f1014;
	add.f32 	%f1022, %f998, %f5294;
	add.s64 	%rd283, %rd282, 640;

$L__BB0_626:
	// begin inline asm
	cvta.to.shared.u64 %rd1040, %rd283;atom.acquire.shared.exch.b32 %r1766, [%rd1040], %r1;
	// end inline asm
	setp.ne.s32 	%p881, %r1766, -1;
	@%p881 bra 	$L__BB0_626;

	ld.param.f32 	%f5406, [g2p2g_param_12];
	mul.f32 	%f5295, %f927, %f980;
	add.f32 	%f5296, %f1020, %f1016;
	add.f32 	%f5297, %f999, %f5296;
	ld.shared.f32 	%f5298, [%rd278+-800];
	fma.rn.f32 	%f5299, %f4, %f5295, %f5298;
	st.shared.f32 	[%rd278+-800], %f5299;
	ld.shared.v2.f32 	{%f5300, %f5301}, [%rd278+-796];
	fma.rn.f32 	%f5304, %f1022, %f5295, %f5300;
	st.shared.f32 	[%rd278+-796], %f5304;
	fma.rn.f32 	%f5305, %f5297, %f5295, %f5301;
	st.shared.f32 	[%rd278+-792], %f5305;
	ld.shared.v2.f32 	{%f5306, %f5307}, [%rd278+-780];
	fma.rn.f32 	%f5310, %f1001, %f5295, %f5307;
	fma.rn.f32 	%f5311, %f1000, %f5295, %f5306;
	st.shared.v2.f32 	[%rd278+-780], {%f5311, %f5310};
	// begin inline asm
	cvta.to.shared.u64 %rd1042, %rd283;atom.release.shared.exch.b32 %r1768, [%rd1042], %r1749;
	// end inline asm
	add.f32 	%f1023, %f912, %f5406;
	mul.f32 	%f1024, %f994, %f1023;
	add.f32 	%f5312, %f1024, %f1005;
	add.f32 	%f1025, %f998, %f5312;
	add.s64 	%rd284, %rd282, 1360;

$L__BB0_628:
	// begin inline asm
	cvta.to.shared.u64 %rd1044, %rd284;atom.acquire.shared.exch.b32 %r1770, [%rd1044], %r1;
	// end inline asm
	setp.ne.s32 	%p882, %r1770, -1;
	@%p882 bra 	$L__BB0_628;

	mul.f32 	%f5313, %f940, %f993;
	mul.f32 	%f1026, %f995, %f1023;
	add.f32 	%f5314, %f1026, %f1008;
	add.f32 	%f5315, %f999, %f5314;
	ld.shared.f32 	%f5316, [%rd278+-80];
	fma.rn.f32 	%f5317, %f4, %f5313, %f5316;
	st.shared.f32 	[%rd278+-80], %f5317;
	ld.shared.v2.f32 	{%f5318, %f5319}, [%rd278+-76];
	fma.rn.f32 	%f5322, %f1025, %f5313, %f5318;
	st.shared.f32 	[%rd278+-76], %f5322;
	fma.rn.f32 	%f5323, %f5315, %f5313, %f5319;
	st.shared.f32 	[%rd278+-72], %f5323;
	ld.shared.v2.f32 	{%f5324, %f5325}, [%rd278+-60];
	fma.rn.f32 	%f5328, %f1001, %f5313, %f5325;
	fma.rn.f32 	%f5329, %f1000, %f5313, %f5324;
	st.shared.v2.f32 	[%rd278+-60], {%f5329, %f5328};
	// begin inline asm
	cvta.to.shared.u64 %rd1046, %rd284;atom.release.shared.exch.b32 %r1772, [%rd1046], %r1749;
	// end inline asm
	add.f32 	%f5330, %f1024, %f1010;
	add.f32 	%f1027, %f998, %f5330;
	add.s64 	%rd285, %rd282, 80;

$L__BB0_630:
	// begin inline asm
	cvta.to.shared.u64 %rd1048, %rd285;atom.acquire.shared.exch.b32 %r1774, [%rd1048], %r1;
	// end inline asm
	setp.ne.s32 	%p883, %r1774, -1;
	@%p883 bra 	$L__BB0_630;

	mul.f32 	%f5331, %f940, %f967;
	add.f32 	%f5332, %f1026, %f1012;
	add.f32 	%f5333, %f999, %f5332;
	ld.shared.f32 	%f5334, [%rd278+-1360];
	fma.rn.f32 	%f5335, %f4, %f5331, %f5334;
	st.shared.f32 	[%rd278+-1360], %f5335;
	ld.shared.v2.f32 	{%f5336, %f5337}, [%rd278+-1356];
	fma.rn.f32 	%f5340, %f1027, %f5331, %f5336;
	st.shared.f32 	[%rd278+-1356], %f5340;
	fma.rn.f32 	%f5341, %f5333, %f5331, %f5337;
	st.shared.f32 	[%rd278+-1352], %f5341;
	ld.shared.v2.f32 	{%f5342, %f5343}, [%rd278+-1340];
	fma.rn.f32 	%f5346, %f1001, %f5331, %f5343;
	fma.rn.f32 	%f5347, %f1000, %f5331, %f5342;
	st.shared.v2.f32 	[%rd278+-1340], {%f5347, %f5346};
	// begin inline asm
	cvta.to.shared.u64 %rd1050, %rd285;atom.release.shared.exch.b32 %r1776, [%rd1050], %r1749;
	// end inline asm
	add.f32 	%f5348, %f1024, %f1014;
	add.f32 	%f1028, %f998, %f5348;
	add.s64 	%rd286, %rd282, 720;

$L__BB0_632:
	// begin inline asm
	cvta.to.shared.u64 %rd1052, %rd286;atom.acquire.shared.exch.b32 %r1778, [%rd1052], %r1;
	// end inline asm
	setp.ne.s32 	%p884, %r1778, -1;
	@%p884 bra 	$L__BB0_632;

	mul.f32 	%f5349, %f940, %f980;
	add.f32 	%f5350, %f1026, %f1016;
	add.f32 	%f5351, %f999, %f5350;
	ld.shared.f32 	%f5352, [%rd278+-720];
	fma.rn.f32 	%f5353, %f4, %f5349, %f5352;
	st.shared.f32 	[%rd278+-720], %f5353;
	ld.shared.v2.f32 	{%f5354, %f5355}, [%rd278+-716];
	fma.rn.f32 	%f5358, %f1028, %f5349, %f5354;
	st.shared.f32 	[%rd278+-716], %f5358;
	fma.rn.f32 	%f5359, %f5351, %f5349, %f5355;
	st.shared.f32 	[%rd278+-712], %f5359;
	ld.shared.v2.f32 	{%f5360, %f5361}, [%rd278+-700];
	fma.rn.f32 	%f5364, %f1001, %f5349, %f5361;
	fma.rn.f32 	%f5365, %f1000, %f5349, %f5360;
	st.shared.v2.f32 	[%rd278+-700], {%f5365, %f5364};
	// begin inline asm
	cvta.to.shared.u64 %rd1054, %rd286;atom.release.shared.exch.b32 %r1780, [%rd1054], %r1749;
	// end inline asm
	mov.u16 	%rs35, 0;

$L__BB0_635:
	mul.wide.u32 	%rd1246, %r8, 8;
	ld.param.u64 	%rd1245, [g2p2g_param_8];
	ld.param.u64 	%rd1244, [g2p2g_param_7];
	cvta.to.global.u64 	%rd1243, %rd1244;
	add.s64 	%rd1242, %rd1243, %rd1246;
	ld.param.u64 	%rd1241, [g2p2g_param_6];
	mul.wide.u32 	%rd1240, %r8, 32;
	cvta.to.global.u64 	%rd1239, %rd1241;
	add.s64 	%rd1238, %rd1239, %rd1240;
	ld.param.u64 	%rd1237, [g2p2g_param_5];
	cvta.to.global.u64 	%rd1236, %rd1237;
	add.s64 	%rd1235, %rd1236, %rd1246;
	ld.param.u64 	%rd1234, [g2p2g_param_4];
	cvta.to.global.u64 	%rd1233, %rd1234;
	add.s64 	%rd1232, %rd1233, %rd1246;
	ld.param.u64 	%rd1231, [g2p2g_param_3];
	mul.wide.u32 	%rd1230, %r8, 24;
	cvta.to.global.u64 	%rd1229, %rd1231;
	add.s64 	%rd1228, %rd1229, %rd1230;
	st.global.v4.u8 	[%rd1228], {%rs35, %rs8, %rs9, %rs10};
	shr.u64 	%rd1068, %rd65, 32;
	st.global.u32 	[%rd1228+8], %rd1068;
	st.global.u32 	[%rd1228+4], %rd65;
	st.global.u32 	[%rd1228+12], %r9;
	st.global.u64 	[%rd1228+16], %rd66;
	st.global.f32 	[%rd1232], %f172;
	st.global.f32 	[%rd1232+4], %f173;
	add.u64 	%rd1073, %SPL, 128;
	ld.local.u64 	%rd1074, [%rd1073];
	st.global.u32 	[%rd1235], %rd1074;
	shr.u64 	%rd1077, %rd1074, 32;
	st.global.u32 	[%rd1235+4], %rd1077;
	st.global.f32 	[%rd1238], %f4;
	st.global.f32 	[%rd1238+4], %f5;
	st.global.f32 	[%rd1238+8], %f6;
	st.global.f32 	[%rd1238+12], %f5770;
	st.global.f32 	[%rd1238+16], %f5755;
	st.global.f32 	[%rd1238+20], %f5754;
	st.global.f32 	[%rd1238+24], %f5859;
	st.global.f32 	[%rd1238+28], %f5756;
	st.global.u32 	[%rd1242], %r10;
	st.global.u32 	[%rd1242+4], %r11;
	cvta.to.global.u64 	%rd1083, %rd1245;
	mul.wide.u32 	%rd1084, %r8, 16;
	add.s64 	%rd1085, %rd1083, %rd1084;
	shr.u64 	%rd1086, %rd86, 32;
	st.global.u32 	[%rd1085+12], %rd1086;
	st.global.u32 	[%rd1085+8], %rd86;
	shr.u64 	%rd1087, %rd85, 32;
	st.global.u32 	[%rd1085+4], %rd1087;
	st.global.u32 	[%rd1085], %rd85;

$L__BB0_636:
	shr.u64 	%rd1254, %rd12, 16;
	xor.b64  	%rd1253, %rd1254, %rd12;
	mul.lo.s64 	%rd1252, %rd1253, 2246822507;
	shr.u64 	%rd1251, %rd1252, 13;
	xor.b64  	%rd1250, %rd1251, %rd1252;
	mul.lo.s64 	%rd1249, %rd1250, 3266489909;
	shr.u64 	%rd1248, %rd1249, 16;
	xor.b64  	%rd1247, %rd1248, %rd1249;
	ld.param.u32 	%r1816, [g2p2g_param_12+40];
	bar.sync 	0;
	cvt.u64.u32 	%rd1088, %r1816;
	add.s64 	%rd287, %rd1088, -1;
	and.b64  	%rd1391, %rd1247, %rd287;
	shl.b64 	%rd1089, %rd1391, 4;
	add.s64 	%rd1090, %rd6, %rd1089;
	ld.global.u64 	%rd289, [%rd1090];
	setp.eq.s64 	%p885, %rd289, %rd12;
	@%p885 bra 	$L__BB0_642;

	setp.eq.s64 	%p886, %rd289, -1;
	@%p886 bra 	$L__BB0_641;

$L__BB0_639:
	add.s64 	%rd1091, %rd1391, 1;
	and.b64  	%rd1391, %rd1091, %rd287;
	shl.b64 	%rd1092, %rd1391, 4;
	add.s64 	%rd1093, %rd6, %rd1092;
	ld.global.u64 	%rd292, [%rd1093];
	setp.eq.s64 	%p887, %rd292, %rd12;
	@%p887 bra 	$L__BB0_642;

	setp.ne.s64 	%p888, %rd292, -1;
	@%p888 bra 	$L__BB0_639;

$L__BB0_641:
	trap;

$L__BB0_642:
	cvt.u64.u32 	%rd1269, %r3;
	mov.u32 	%r1817, %ntid.x;
	cvt.u64.u32 	%rd1094, %r1;
	mul.lo.s64 	%rd1096, %rd1269, %rd1094;
	and.b64  	%rd294, %rd1096, 15;
	add.s64 	%rd295, %rd294, %rd1269;
	setp.gt.u32 	%p889, %r1817, 64;
	@%p889 bra 	$L__BB0_659;

	mul.wide.u32 	%rd1255, %r3, %r1;
	shl.b64 	%rd1097, %rd1391, 4;
	add.s64 	%rd1098, %rd6, %rd1097;
	shr.u64 	%rd1100, %rd1255, 2;
	and.b64  	%rd298, %rd1100, 4;
	shr.u64 	%rd1101, %rd1255, 3;
	and.b64  	%rd299, %rd1101, 4;
	ld.global.u32 	%r1790, [%rd1098+8];
	mul.wide.u32 	%rd300, %r1790, 16;
	add.s64 	%rd1102, %rd294, 1;
	max.u64 	%rd301, %rd1102, %rd295;
	sub.s64 	%rd1103, %rd301, %rd1255;
	and.b64  	%rd1394, %rd1103, 3;
	setp.eq.s64 	%p890, %rd1394, 0;
	mov.u64 	%rd1400, %rd294;
	@%p890 bra 	$L__BB0_648;

	mov.u64 	%rd1393, %rd294;

$L__BB0_645:
	.pragma "nounroll";
	add.s64 	%rd1400, %rd1393, 1;
	bfe.u64 	%rd1104, %rd1393, 2, 2;
	and.b64  	%rd1105, %rd1393, 3;
	or.b64  	%rd1106, %rd1105, %rd298;
	or.b64  	%rd1107, %rd1104, %rd299;
	shl.b64 	%rd1108, %rd1107, 3;
	or.b64  	%rd306, %rd1106, %rd1108;
	or.b64  	%rd1109, %rd1105, %rd300;
	and.b64  	%rd1110, %rd1393, 12;
	or.b64  	%rd307, %rd1109, %rd1110;
	setp.le.u64 	%p891, %rd361, %rd307;
	@%p891 bra 	$L__BB0_647;

	shl.b64 	%rd1121, %rd307, 6;
	add.s64 	%rd1112, %rd355, %rd1121;
	mul.lo.s64 	%rd1122, %rd306, 80;
	mov.u64 	%rd1123, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1124, %rd1123, %rd1122;
	ld.shared.u32 	%r1791, [%rd1124+20];
	// begin inline asm
	cvta.to.global.u64 %rd1111, %rd1112;red.global.add.f32 [%rd1111], %r1791;
	// end inline asm
	add.s64 	%rd1114, %rd1112, 4;
	ld.shared.u64 	%rd1125, [%rd1124+24];
	cvt.u32.u64 	%r1792, %rd1125;
	shr.u64 	%rd1126, %rd1125, 32;
	cvt.u32.u64 	%r1793, %rd1126;
	// begin inline asm
	cvta.to.global.u64 %rd1113, %rd1114;red.global.add.f32 [%rd1113], %r1792;
	// end inline asm
	add.s64 	%rd1116, %rd1112, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1115, %rd1116;red.global.add.f32 [%rd1115], %r1793;
	// end inline asm
	add.s64 	%rd1118, %rd1112, 12;
	ld.shared.u32 	%r1794, [%rd1124+44];
	// begin inline asm
	cvta.to.global.u64 %rd1117, %rd1118;red.global.add.f32 [%rd1117], %r1794;
	// end inline asm
	add.s64 	%rd1120, %rd1112, 16;
	ld.shared.u32 	%r1795, [%rd1124+40];
	// begin inline asm
	cvta.to.global.u64 %rd1119, %rd1120;red.global.add.f32 [%rd1119], %r1795;
	// end inline asm

$L__BB0_647:
	add.s64 	%rd1394, %rd1394, -1;
	setp.ne.s64 	%p892, %rd1394, 0;
	mov.u64 	%rd1393, %rd1400;
	@%p892 bra 	$L__BB0_645;

$L__BB0_648:
	not.b64 	%rd1127, %rd294;
	add.s64 	%rd1128, %rd301, %rd1127;
	setp.lt.u64 	%p893, %rd1128, 3;
	@%p893 bra 	$L__BB0_659;

	add.s64 	%rd1129, %rd1400, 3;
	and.b64  	%rd1130, %rd1129, 3;
	and.b64  	%rd1131, %rd1400, 3;
	xor.b64  	%rd1132, %rd1131, 2;
	add.s64 	%rd1133, %rd1400, 1;
	and.b64  	%rd1134, %rd1133, 3;
	or.b64  	%rd310, %rd1131, %rd298;
	or.b64  	%rd311, %rd1131, %rd300;
	or.b64  	%rd312, %rd1134, %rd298;
	or.b64  	%rd313, %rd1134, %rd300;
	or.b64  	%rd314, %rd1132, %rd298;
	or.b64  	%rd315, %rd1132, %rd300;
	or.b64  	%rd316, %rd1130, %rd298;
	or.b64  	%rd317, %rd1130, %rd300;
	shr.u64 	%rd1399, %rd1129, 2;
	add.s64 	%rd1135, %rd1400, 2;
	shr.u64 	%rd1398, %rd1135, 2;
	shr.u64 	%rd1397, %rd1400, 2;
	shr.u64 	%rd1396, %rd1133, 2;

$L__BB0_650:
	and.b64  	%rd327, %rd1397, 3;
	shl.b64 	%rd1136, %rd1397, 2;
	and.b64  	%rd1137, %rd1136, 12;
	or.b64  	%rd328, %rd311, %rd1137;
	setp.le.u64 	%p894, %rd361, %rd328;
	@%p894 bra 	$L__BB0_652;

	shl.b64 	%rd1148, %rd328, 6;
	add.s64 	%rd1139, %rd355, %rd1148;
	or.b64  	%rd1149, %rd327, %rd299;
	shl.b64 	%rd1150, %rd1149, 3;
	or.b64  	%rd1151, %rd310, %rd1150;
	mul.lo.s64 	%rd1152, %rd1151, 80;
	mov.u64 	%rd1153, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1154, %rd1153, %rd1152;
	ld.shared.u32 	%r1796, [%rd1154+20];
	// begin inline asm
	cvta.to.global.u64 %rd1138, %rd1139;red.global.add.f32 [%rd1138], %r1796;
	// end inline asm
	add.s64 	%rd1141, %rd1139, 4;
	ld.shared.u64 	%rd1155, [%rd1154+24];
	cvt.u32.u64 	%r1797, %rd1155;
	shr.u64 	%rd1156, %rd1155, 32;
	cvt.u32.u64 	%r1798, %rd1156;
	// begin inline asm
	cvta.to.global.u64 %rd1140, %rd1141;red.global.add.f32 [%rd1140], %r1797;
	// end inline asm
	add.s64 	%rd1143, %rd1139, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1142, %rd1143;red.global.add.f32 [%rd1142], %r1798;
	// end inline asm
	add.s64 	%rd1145, %rd1139, 12;
	ld.shared.u32 	%r1799, [%rd1154+44];
	// begin inline asm
	cvta.to.global.u64 %rd1144, %rd1145;red.global.add.f32 [%rd1144], %r1799;
	// end inline asm
	add.s64 	%rd1147, %rd1139, 16;
	ld.shared.u32 	%r1800, [%rd1154+40];
	// begin inline asm
	cvta.to.global.u64 %rd1146, %rd1147;red.global.add.f32 [%rd1146], %r1800;
	// end inline asm

$L__BB0_652:
	and.b64  	%rd329, %rd1396, 3;
	shl.b64 	%rd1157, %rd1396, 2;
	and.b64  	%rd1158, %rd1157, 12;
	or.b64  	%rd330, %rd313, %rd1158;
	setp.le.u64 	%p895, %rd361, %rd330;
	@%p895 bra 	$L__BB0_654;

	shl.b64 	%rd1169, %rd330, 6;
	add.s64 	%rd1160, %rd355, %rd1169;
	or.b64  	%rd1170, %rd329, %rd299;
	shl.b64 	%rd1171, %rd1170, 3;
	or.b64  	%rd1172, %rd312, %rd1171;
	mul.lo.s64 	%rd1173, %rd1172, 80;
	mov.u64 	%rd1174, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1175, %rd1174, %rd1173;
	ld.shared.u32 	%r1801, [%rd1175+20];
	// begin inline asm
	cvta.to.global.u64 %rd1159, %rd1160;red.global.add.f32 [%rd1159], %r1801;
	// end inline asm
	add.s64 	%rd1162, %rd1160, 4;
	ld.shared.u64 	%rd1176, [%rd1175+24];
	cvt.u32.u64 	%r1802, %rd1176;
	shr.u64 	%rd1177, %rd1176, 32;
	cvt.u32.u64 	%r1803, %rd1177;
	// begin inline asm
	cvta.to.global.u64 %rd1161, %rd1162;red.global.add.f32 [%rd1161], %r1802;
	// end inline asm
	add.s64 	%rd1164, %rd1160, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1163, %rd1164;red.global.add.f32 [%rd1163], %r1803;
	// end inline asm
	add.s64 	%rd1166, %rd1160, 12;
	ld.shared.u32 	%r1804, [%rd1175+44];
	// begin inline asm
	cvta.to.global.u64 %rd1165, %rd1166;red.global.add.f32 [%rd1165], %r1804;
	// end inline asm
	add.s64 	%rd1168, %rd1160, 16;
	ld.shared.u32 	%r1805, [%rd1175+40];
	// begin inline asm
	cvta.to.global.u64 %rd1167, %rd1168;red.global.add.f32 [%rd1167], %r1805;
	// end inline asm

$L__BB0_654:
	and.b64  	%rd331, %rd1398, 3;
	shl.b64 	%rd1178, %rd1398, 2;
	and.b64  	%rd1179, %rd1178, 12;
	or.b64  	%rd332, %rd315, %rd1179;
	setp.le.u64 	%p896, %rd361, %rd332;
	@%p896 bra 	$L__BB0_656;

	shl.b64 	%rd1190, %rd332, 6;
	add.s64 	%rd1181, %rd355, %rd1190;
	or.b64  	%rd1191, %rd331, %rd299;
	shl.b64 	%rd1192, %rd1191, 3;
	or.b64  	%rd1193, %rd314, %rd1192;
	mul.lo.s64 	%rd1194, %rd1193, 80;
	mov.u64 	%rd1195, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1196, %rd1195, %rd1194;
	ld.shared.u32 	%r1806, [%rd1196+20];
	// begin inline asm
	cvta.to.global.u64 %rd1180, %rd1181;red.global.add.f32 [%rd1180], %r1806;
	// end inline asm
	add.s64 	%rd1183, %rd1181, 4;
	ld.shared.u64 	%rd1197, [%rd1196+24];
	cvt.u32.u64 	%r1807, %rd1197;
	shr.u64 	%rd1198, %rd1197, 32;
	cvt.u32.u64 	%r1808, %rd1198;
	// begin inline asm
	cvta.to.global.u64 %rd1182, %rd1183;red.global.add.f32 [%rd1182], %r1807;
	// end inline asm
	add.s64 	%rd1185, %rd1181, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1184, %rd1185;red.global.add.f32 [%rd1184], %r1808;
	// end inline asm
	add.s64 	%rd1187, %rd1181, 12;
	ld.shared.u32 	%r1809, [%rd1196+44];
	// begin inline asm
	cvta.to.global.u64 %rd1186, %rd1187;red.global.add.f32 [%rd1186], %r1809;
	// end inline asm
	add.s64 	%rd1189, %rd1181, 16;
	ld.shared.u32 	%r1810, [%rd1196+40];
	// begin inline asm
	cvta.to.global.u64 %rd1188, %rd1189;red.global.add.f32 [%rd1188], %r1810;
	// end inline asm

$L__BB0_656:
	add.s64 	%rd1400, %rd1400, 4;
	and.b64  	%rd334, %rd1399, 3;
	shl.b64 	%rd1199, %rd1399, 2;
	and.b64  	%rd1200, %rd1199, 12;
	or.b64  	%rd335, %rd317, %rd1200;
	setp.le.u64 	%p897, %rd361, %rd335;
	@%p897 bra 	$L__BB0_658;

	shl.b64 	%rd1211, %rd335, 6;
	add.s64 	%rd1202, %rd355, %rd1211;
	or.b64  	%rd1212, %rd334, %rd299;
	shl.b64 	%rd1213, %rd1212, 3;
	or.b64  	%rd1214, %rd316, %rd1213;
	mul.lo.s64 	%rd1215, %rd1214, 80;
	mov.u64 	%rd1216, _ZN16sparkl2d_kernels4cuda5g2p2g13g2p2g_generic12shared_array6SHARED17h8a7de781b981a10dE;
	add.s64 	%rd1217, %rd1216, %rd1215;
	ld.shared.u32 	%r1811, [%rd1217+20];
	// begin inline asm
	cvta.to.global.u64 %rd1201, %rd1202;red.global.add.f32 [%rd1201], %r1811;
	// end inline asm
	add.s64 	%rd1204, %rd1202, 4;
	ld.shared.u64 	%rd1218, [%rd1217+24];
	cvt.u32.u64 	%r1812, %rd1218;
	shr.u64 	%rd1219, %rd1218, 32;
	cvt.u32.u64 	%r1813, %rd1219;
	// begin inline asm
	cvta.to.global.u64 %rd1203, %rd1204;red.global.add.f32 [%rd1203], %r1812;
	// end inline asm
	add.s64 	%rd1206, %rd1202, 8;
	// begin inline asm
	cvta.to.global.u64 %rd1205, %rd1206;red.global.add.f32 [%rd1205], %r1813;
	// end inline asm
	add.s64 	%rd1208, %rd1202, 12;
	ld.shared.u32 	%r1814, [%rd1217+44];
	// begin inline asm
	cvta.to.global.u64 %rd1207, %rd1208;red.global.add.f32 [%rd1207], %r1814;
	// end inline asm
	add.s64 	%rd1210, %rd1202, 16;
	ld.shared.u32 	%r1815, [%rd1217+40];
	// begin inline asm
	cvta.to.global.u64 %rd1209, %rd1210;red.global.add.f32 [%rd1209], %r1815;
	// end inline asm

$L__BB0_658:
	add.s64 	%rd1399, %rd1399, 1;
	add.s64 	%rd1398, %rd1398, 1;
	add.s64 	%rd1397, %rd1397, 1;
	add.s64 	%rd1396, %rd1396, 1;
	setp.lt.u64 	%p898, %rd1400, %rd295;
	@%p898 bra 	$L__BB0_650;

$L__BB0_659:
	ret;

$L__BB0_253:
	abs.f32 	%f5394, %f312;
	setp.neu.f32 	%p411, %f5394, 0f7F800000;
	@%p411 bra 	$L__BB0_256;

	selp.f32 	%f5730, 0fFF800000, 0f7F800000, %p8;

$L__BB0_256:
	selp.f32 	%f2714, 0f3F800000, %f5730, %p385;
	div.rn.f32 	%f2715, %f2714, %f310;
	mul.f32 	%f2716, %f354, %f2715;
	div.rn.f32 	%f2717, %f327, %f338;
	div.rn.f32 	%f2718, %f328, %f338;
	fma.rn.f32 	%f2719, %f2717, %f2716, %f326;
	fma.rn.f32 	%f2720, %f2718, %f2716, %f326;
	sqrt.rn.f32 	%f2721, %f2719;
	sqrt.rn.f32 	%f2722, %f2720;
	mov.b64 	{%r971, %r972}, %rd159;
	mov.b64 	{%r973, %r974}, %rd158;
	mov.b32 	%f2723, %r973;
	mul.f32 	%f2724, %f2723, %f2721;
	mov.b32 	%f2725, %r974;
	mul.f32 	%f2726, %f2725, %f2721;
	mov.b32 	%f2727, %r971;
	mul.f32 	%f2728, %f2727, %f2722;
	mov.b32 	%f2729, %r972;
	mul.f32 	%f2730, %f2729, %f2722;
	mov.b64 	{%r975, %r976}, %rd161;
	mov.b64 	{%r977, %r978}, %rd160;
	mov.b32 	%f2731, %r977;
	mov.b32 	%f2732, %r978;
	mul.f32 	%f2733, %f2732, %f2728;
	mul.f32 	%f2734, %f2732, %f2730;
	mov.b32 	%f2735, %r975;
	mov.b32 	%f2736, %r976;
	mul.f32 	%f2737, %f2736, %f2728;
	mul.f32 	%f2738, %f2736, %f2730;
	fma.rn.f32 	%f2739, %f2731, %f2726, %f2734;
	mov.b32 	%r979, %f2739;
	fma.rn.f32 	%f2740, %f2731, %f2724, %f2733;
	mov.b32 	%r980, %f2740;
	fma.rn.f32 	%f2741, %f2735, %f2726, %f2738;
	mov.b32 	%r981, %f2741;
	fma.rn.f32 	%f2742, %f2735, %f2724, %f2737;
	mov.b32 	%r982, %f2742;
	mov.b64 	%rd1350, {%r982, %r981};
	mov.b64 	%rd1349, {%r980, %r979};

$L__BB0_291:
	add.u64 	%rd1290, %SPL, 80;
	mov.b64 	{%r1043, %r1044}, %rd1350;
	mov.b64 	{%r1045, %r1046}, %rd1349;
	mov.b32 	%f5755, %r1046;
	mov.b32 	%f5754, %r1043;
	st.local.v2.u64 	[%rd1290], {%rd1349, %rd1350};
	st.f32 	[%rd147], %f5741;
	bra.uni 	$L__BB0_349;

$L__BB0_106:
	trap;

$L__BB0_108:
	trap;

$L__BB0_661:
	trap;

$L__BB0_660:
	trap;

$L__BB0_197:
	trap;

$L__BB0_473:
	trap;

}
	// .globl	grid_update
.visible .entry grid_update(
	.param .f32 grid_update_param_0,
	.param .align 8 .b8 grid_update_param_1[72],
	.param .u64 grid_update_param_2,
	.param .u64 grid_update_param_3,
	.param .align 4 .b8 grid_update_param_4[8]
)
{
	.reg .pred 	%p<4>;
	.reg .f32 	%f<20>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<15>;


	ld.param.f32 	%f1, [grid_update_param_0];
	ld.param.f32 	%f3, [grid_update_param_4+4];
	ld.param.f32 	%f2, [grid_update_param_4];
	ld.param.u64 	%rd1, [grid_update_param_1+8];
	ld.param.u64 	%rd3, [grid_update_param_1+64];
	mov.u32 	%r1, %tid.y;
	mov.u32 	%r2, %tid.x;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd4, %r3, 16;
	cvt.u64.u32 	%rd5, %r2;
	add.s64 	%rd6, %rd5, %rd4;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd2, %rd6, %rd7;
	setp.le.u64 	%p1, %rd3, %rd2;
	@%p1 bra 	$L__BB1_2;

	cvta.to.global.u64 	%rd8, %rd1;
	shl.b64 	%rd9, %rd2, 6;
	add.s64 	%rd10, %rd8, %rd9;
	ld.global.f32 	%f4, [%rd10];
	mul.f32 	%f5, %f2, %f4;
	mul.f32 	%f6, %f3, %f4;
	ld.global.u32 	%rd11, [%rd10+4];
	ld.global.u32 	%rd12, [%rd10+8];
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u32.u64 	%r4, %rd13;
	shr.u64 	%rd14, %rd13, 32;
	cvt.u32.u64 	%r5, %rd14;
	mov.b32 	%f7, %r4;
	fma.rn.f32 	%f8, %f5, %f1, %f7;
	mov.b32 	%f9, %r5;
	fma.rn.f32 	%f10, %f6, %f1, %f9;
	setp.eq.f32 	%p2, %f4, 0f00000000;
	rcp.rn.f32 	%f11, %f4;
	selp.f32 	%f12, 0f00000000, %f11, %p2;
	mul.f32 	%f13, %f12, %f8;
	mul.f32 	%f14, %f12, %f10;
	st.global.f32 	[%rd10+4], %f13;
	st.global.f32 	[%rd10+8], %f14;
	ld.global.f32 	%f15, [%rd10+16];
	setp.eq.f32 	%p3, %f15, 0f00000000;
	rcp.rn.f32 	%f16, %f15;
	selp.f32 	%f17, 0f00000000, %f16, %p3;
	ld.global.f32 	%f18, [%rd10+12];
	mul.f32 	%f19, %f18, %f17;
	st.global.f32 	[%rd10+12], %f19;

$L__BB1_2:
	ret;

}
	// .globl	reset_hashmap
.visible .entry reset_hashmap(
	.param .align 8 .b8 reset_hashmap_param_0[16]
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<11>;


	ld.param.u32 	%r2, [reset_hashmap_param_0+8];
	ld.param.u64 	%rd1, [reset_hashmap_param_0];
	mov.u32 	%r3, %ntid.z;
	mov.u32 	%r4, %ntid.y;
	mov.u32 	%r5, %ntid.x;
	mov.b64 	%rd2, {%r5, %r4};
	mov.u32 	%r6, %ctaid.z;
	mov.u32 	%r7, %nctaid.y;
	mov.u32 	%r8, %ctaid.y;
	mad.lo.s32 	%r9, %r6, %r7, %r8;
	mov.u32 	%r10, %nctaid.x;
	mov.u32 	%r11, %ctaid.x;
	mad.lo.s32 	%r12, %r9, %r10, %r11;
	and.b64  	%rd3, %rd2, 4294967295;
	cvt.u64.u32 	%rd4, %r4;
	bfi.b64 	%rd5, %rd4, %rd3, 32, 32;
	cvt.u64.u32 	%rd6, %r3;
	mov.b64 	{%r13, %r14}, %rd5;
	mov.b64 	{%r15, %r16}, %rd6;
	mul.lo.s32 	%r17, %r13, %r12;
	mul.lo.s32 	%r18, %r17, %r14;
	mov.u32 	%r19, %tid.z;
	mov.u32 	%r20, %tid.y;
	mad.lo.s32 	%r21, %r19, %r4, %r20;
	mov.u32 	%r22, %tid.x;
	mad.lo.s32 	%r23, %r21, %r5, %r22;
	mad.lo.s32 	%r1, %r18, %r15, %r23;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;

	cvta.to.global.u64 	%rd7, %rd1;
	mul.wide.u32 	%rd8, %r1, 16;
	add.s64 	%rd9, %rd7, %rd8;
	mov.u64 	%rd10, -1;
	st.global.u64 	[%rd9], %rd10;
	mov.u32 	%r24, 0;
	st.global.u32 	[%rd9+8], %r24;

$L__BB2_2:
	ret;

}
	// .globl	add_data_grp
.visible .entry add_data_grp(
	.param .u64 add_data_grp_param_0,
	.param .u32 add_data_grp_param_1,
	.param .u64 add_data_grp_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<9>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd1, [add_data_grp_param_0];
	ld.param.u32 	%r3, [add_data_grp_param_1];
	ld.param.u64 	%rd2, [add_data_grp_param_2];
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r2, %r4, %r1, %r5;
	setp.ge.u32 	%p1, %r2, %r3;
	@%p1 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd1;
	mul.wide.u32 	%rd4, %r2, 4;
	add.s64 	%rd5, %rd3, %rd4;
	cvta.to.global.u64 	%rd6, %rd2;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.u32 	%r6, [%rd5];
	ld.global.u32 	%r7, [%rd8];
	add.s32 	%r8, %r6, %r7;
	st.global.u32 	[%rd5], %r8;

$L__BB3_2:
	ret;

}
	// .globl	prefix_sum_512
.visible .entry prefix_sum_512(
	.param .u64 prefix_sum_512_param_0,
	.param .u32 prefix_sum_512_param_1,
	.param .u64 prefix_sum_512_param_2
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<22>;
	.reg .b64 	%rd<63>;
	// demoted variable
	.shared .align 4 .b8 _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E[2048];

	ld.param.u64 	%rd20, [prefix_sum_512_param_0];
	ld.param.u32 	%r5, [prefix_sum_512_param_1];
	ld.param.u64 	%rd21, [prefix_sum_512_param_2];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 9;
	setp.ge.u32 	%p1, %r2, %r5;
	@%p1 bra 	$L__BB4_17;

	mov.u32 	%r7, %tid.x;
	cvt.u64.u32 	%rd22, %r5;
	cvt.u64.u32 	%rd1, %r1;
	mul.wide.u32 	%rd23, %r1, 512;
	sub.s64 	%rd24, %rd22, %rd23;
	setp.lt.u64 	%p2, %rd24, 2;
	add.s64 	%rd25, %rd24, -1;
	mov.u64 	%rd26, -1;
	clz.b64 	%r8, %rd25;
	shr.u64 	%rd27, %rd26, %r8;
	add.s64 	%rd28, %rd27, 1;
	selp.b64 	%rd29, 1, %rd28, %p2;
	min.u64 	%rd2, %rd29, 512;
	max.u64 	%rd3, %rd2, 1;
	add.s32 	%r9, %r2, %r7;
	cvt.u64.u32 	%rd4, %r9;
	cvt.u64.u32 	%rd5, %r7;
	setp.ge.u32 	%p3, %r9, %r5;
	cvta.to.global.u64 	%rd30, %rd20;
	mul.wide.u32 	%rd31, %r9, 4;
	add.s64 	%rd6, %rd30, %rd31;
	mov.u32 	%r21, 0;
	@%p3 bra 	$L__BB4_3;

	ld.global.u32 	%r21, [%rd6];

$L__BB4_3:
	shl.b64 	%rd32, %rd5, 2;
	mov.u64 	%rd33, _ZN16sparkl2d_kernels4cuda10prefix_sum14prefix_sum_51212shared_array6SHARED17h5debb2d36736c444E;
	add.s64 	%rd7, %rd33, %rd32;
	st.shared.u32 	[%rd7], %r21;
	shr.u64 	%rd62, %rd3, 1;
	setp.eq.s64 	%p4, %rd62, 0;
	@%p4 bra 	$L__BB4_8;

	shl.b64 	%rd9, %rd5, 1;
	mov.u64 	%rd60, 1;
	or.b64  	%rd10, %rd9, 1;
	mov.u64 	%rd59, %rd62;

$L__BB4_5:
	bar.sync 	0;
	setp.le.u64 	%p5, %rd59, %rd5;
	@%p5 bra 	$L__BB4_7;

	mul.lo.s64 	%rd35, %rd60, %rd10;
	add.s64 	%rd36, %rd35, %rd60;
	shl.b64 	%rd37, %rd36, 2;
	add.s64 	%rd39, %rd33, %rd37;
	mul.lo.s64 	%rd40, %rd60, %rd9;
	add.s64 	%rd41, %rd40, %rd60;
	shl.b64 	%rd42, %rd41, 2;
	add.s64 	%rd43, %rd33, %rd42;
	ld.shared.u32 	%r10, [%rd39+-4];
	ld.shared.u32 	%r11, [%rd43+-4];
	add.s32 	%r12, %r10, %r11;
	st.shared.u32 	[%rd39+-4], %r12;

$L__BB4_7:
	shr.u64 	%rd59, %rd59, 1;
	shl.b64 	%rd60, %rd60, 1;
	setp.ne.s64 	%p6, %rd59, 0;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	setp.ne.s32 	%p7, %r7, 0;
	@%p7 bra 	$L__BB4_10;

	shl.b64 	%rd44, %rd3, 2;
	add.s64 	%rd46, %rd33, %rd44;
	cvta.to.global.u64 	%rd47, %rd21;
	shl.b64 	%rd48, %rd1, 2;
	add.s64 	%rd49, %rd47, %rd48;
	ld.shared.u32 	%r14, [%rd46+-4];
	st.global.u32 	[%rd49], %r14;
	mov.u32 	%r15, 0;
	st.shared.u32 	[%rd46+-4], %r15;

$L__BB4_10:
	setp.lt.u64 	%p8, %rd2, 2;
	bar.sync 	0;
	@%p8 bra 	$L__BB4_15;

	shl.b64 	%rd15, %rd5, 1;
	mov.u64 	%rd61, 1;

$L__BB4_12:
	setp.le.u64 	%p9, %rd61, %rd5;
	@%p9 bra 	$L__BB4_14;

	mul.lo.s64 	%rd51, %rd62, %rd15;
	add.s64 	%rd52, %rd51, %rd62;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd55, %rd33, %rd53;
	add.s64 	%rd56, %rd55, -4;
	ld.shared.u32 	%r16, [%rd55+-4];
	shl.b64 	%rd57, %rd62, 2;
	add.s64 	%rd58, %rd56, %rd57;
	ld.shared.u32 	%r17, [%rd58];
	st.shared.u32 	[%rd55+-4], %r17;
	add.s32 	%r18, %r17, %r16;
	st.shared.u32 	[%rd58], %r18;

$L__BB4_14:
	shl.b64 	%rd61, %rd61, 1;
	shr.u64 	%rd62, %rd62, 1;
	setp.lt.u64 	%p10, %rd61, %rd3;
	bar.sync 	0;
	@%p10 bra 	$L__BB4_12;

$L__BB4_15:
	cvt.u32.u64 	%r19, %rd4;
	setp.ge.u32 	%p11, %r19, %r5;
	@%p11 bra 	$L__BB4_17;

	ld.shared.u32 	%r20, [%rd7];
	st.global.u32 	[%rd6], %r20;

$L__BB4_17:
	ret;

}
	// .globl	reset_grid
.visible .entry reset_grid(
	.param .align 8 .b8 reset_grid_param_0[72]
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<7>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd8, [reset_grid_param_0+64];
	ld.param.u64 	%rd2, [reset_grid_param_0+8];
	mov.u32 	%r3, %tid.y;
	mov.u32 	%r4, %tid.x;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd9, %r5, 16;
	cvt.u64.u32 	%rd10, %r4;
	add.s64 	%rd11, %rd10, %rd9;
	mul.wide.u32 	%rd12, %r3, 4;
	add.s64 	%rd1, %rd11, %rd12;
	setp.le.u64 	%p1, %rd8, %rd1;
	@%p1 bra 	$L__BB5_2;

	shl.b64 	%rd13, %rd1, 6;
	cvta.to.global.u64 	%rd14, %rd2;
	add.s64 	%rd15, %rd14, %rd13;
	mov.u32 	%r6, 0;
	mov.u64 	%rd16, 0;
	st.global.u32 	[%rd15+8], %rd16;
	st.global.u64 	[%rd15], %rd16;
	st.global.u32 	[%rd15+12], %r6;
	st.global.u64 	[%rd15+16], %rd16;
	st.global.u64 	[%rd15+24], %rd16;
	st.global.u64 	[%rd15+40], %rd16;
	mov.u64 	%rd17, 2139095039;
	st.global.u32 	[%rd15+56], %rd16;
	st.global.u64 	[%rd15+48], %rd17;

$L__BB5_2:
	ret;

}
	// .globl	copy_grid_projection_data
.visible .entry copy_grid_projection_data(
	.param .align 8 .b8 copy_grid_projection_data_param_0[72],
	.param .align 8 .b8 copy_grid_projection_data_param_1[72]
)
{
	.reg .pred 	%p<8>;
	.reg .f32 	%f<3>;
	.reg .b32 	%r<11>;
	.reg .b64 	%rd<69>;


	ld.param.u64 	%rd30, [copy_grid_projection_data_param_1+64];
	ld.param.u64 	%rd25, [copy_grid_projection_data_param_1+16];
	ld.param.u64 	%rd24, [copy_grid_projection_data_param_1+8];
	ld.param.u64 	%rd23, [copy_grid_projection_data_param_0+64];
	ld.param.u32 	%r2, [copy_grid_projection_data_param_0+40];
	ld.param.u64 	%rd20, [copy_grid_projection_data_param_0+32];
	ld.param.u64 	%rd17, [copy_grid_projection_data_param_0+8];
	cvta.to.global.u64 	%rd1, %rd20;
	cvta.to.global.u64 	%rd31, %rd25;
	mov.u32 	%r5, %ctaid.x;
	mul.wide.u32 	%rd32, %r5, 24;
	add.s64 	%rd33, %rd31, %rd32;
	ld.global.u64 	%rd2, [%rd33];
	shr.u64 	%rd34, %rd2, 16;
	xor.b64  	%rd35, %rd34, %rd2;
	mul.lo.s64 	%rd36, %rd35, 2246822507;
	shr.u64 	%rd37, %rd36, 13;
	xor.b64  	%rd38, %rd37, %rd36;
	mul.lo.s64 	%rd39, %rd38, 3266489909;
	shr.u64 	%rd40, %rd39, 16;
	xor.b64  	%rd41, %rd40, %rd39;
	cvt.u64.u32 	%rd42, %r2;
	add.s64 	%rd3, %rd42, -1;
	and.b64  	%rd65, %rd41, %rd3;
	shl.b64 	%rd43, %rd65, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u64 	%rd5, [%rd44];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB6_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB6_10;

$L__BB6_3:
	add.s64 	%rd45, %rd65, 1;
	and.b64  	%rd65, %rd45, %rd3;
	shl.b64 	%rd46, %rd65, 4;
	add.s64 	%rd47, %rd1, %rd46;
	ld.global.u64 	%rd8, [%rd47];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB6_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB6_10;
	bra.uni 	$L__BB6_3;

$L__BB6_5:
	shl.b64 	%rd50, %rd65, 4;
	add.s64 	%rd51, %rd1, %rd50;
	mul.wide.u32 	%rd52, %r5, 16;
	mov.u32 	%r7, %tid.y;
	mov.u32 	%r8, %tid.x;
	mov.u64 	%rd67, 0;
	cvt.u64.u32 	%rd53, %r8;
	mul.wide.u32 	%rd54, %r7, 4;
	add.s64 	%rd55, %rd54, %rd53;
	add.s64 	%rd10, %rd55, %rd52;
	ld.global.u32 	%r9, [%rd51+8];
	mul.wide.u32 	%rd56, %r9, 16;
	add.s64 	%rd11, %rd56, %rd55;
	setp.le.u64 	%p5, %rd23, %rd11;
	mov.u64 	%rd68, %rd67;
	@%p5 bra 	$L__BB6_7;

	shl.b64 	%rd57, %rd11, 6;
	add.s64 	%rd68, %rd17, %rd57;
	cvta.to.global.u64 	%rd58, %rd17;
	add.s64 	%rd67, %rd58, %rd57;

$L__BB6_7:
	setp.le.u64 	%p6, %rd30, %rd10;
	@%p6 bra 	$L__BB6_10;

	setp.eq.s64 	%p7, %rd68, 0;
	@%p7 bra 	$L__BB6_10;

	cvta.to.global.u64 	%rd59, %rd24;
	ld.global.u32 	%r10, [%rd67];
	shl.b64 	%rd60, %rd10, 6;
	add.s64 	%rd61, %rd59, %rd60;
	st.global.u32 	[%rd61+20], %r10;
	ld.global.u64 	%rd62, [%rd67+24];
	ld.global.u64 	%rd63, [%rd67+32];
	st.global.u64 	[%rd61+24], %rd62;
	st.global.u64 	[%rd61+32], %rd63;
	ld.global.u64 	%rd64, [%rd67+40];
	st.global.u64 	[%rd61+40], %rd64;

$L__BB6_10:
	ret;

}
	// .globl	touch_particle_blocks
.visible .entry touch_particle_blocks(
	.param .u64 touch_particle_blocks_param_0,
	.param .u32 touch_particle_blocks_param_1,
	.param .align 8 .b8 touch_particle_blocks_param_2[72]
)
{
	.local .align 8 .b8 	__local_depot7[48];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<12>;
	.reg .f32 	%f<14>;
	.reg .b32 	%r<43>;
	.reg .b64 	%rd<84>;


	mov.u64 	%SPL, __local_depot7;
	ld.param.u64 	%rd14, [touch_particle_blocks_param_0];
	ld.param.u32 	%r8, [touch_particle_blocks_param_1];
	ld.param.u32 	%r7, [touch_particle_blocks_param_2+40];
	ld.param.u64 	%rd18, [touch_particle_blocks_param_2+32];
	ld.param.u64 	%rd17, [touch_particle_blocks_param_2+24];
	ld.param.u64 	%rd16, [touch_particle_blocks_param_2+16];
	ld.param.f32 	%f1, [touch_particle_blocks_param_2];
	mov.u32 	%r9, %ntid.z;
	mov.u32 	%r10, %ntid.y;
	mov.u32 	%r11, %ntid.x;
	mov.b64 	%rd22, {%r11, %r10};
	mov.u32 	%r12, %ctaid.z;
	mov.u32 	%r13, %nctaid.y;
	mov.u32 	%r14, %ctaid.y;
	mad.lo.s32 	%r15, %r12, %r13, %r14;
	mov.u32 	%r16, %nctaid.x;
	mov.u32 	%r17, %ctaid.x;
	mad.lo.s32 	%r18, %r15, %r16, %r17;
	and.b64  	%rd23, %rd22, 4294967295;
	cvt.u64.u32 	%rd24, %r10;
	bfi.b64 	%rd25, %rd24, %rd23, 32, 32;
	cvt.u64.u32 	%rd26, %r9;
	mov.b64 	{%r19, %r20}, %rd25;
	mov.b64 	{%r21, %r22}, %rd26;
	mul.lo.s32 	%r23, %r19, %r18;
	mul.lo.s32 	%r24, %r23, %r20;
	mov.u32 	%r25, %tid.z;
	mov.u32 	%r26, %tid.y;
	mad.lo.s32 	%r27, %r25, %r10, %r26;
	mov.u32 	%r28, %tid.x;
	mad.lo.s32 	%r29, %r27, %r11, %r28;
	mad.lo.s32 	%r1, %r24, %r21, %r29;
	setp.ge.u32 	%p1, %r1, %r8;
	@%p1 bra 	$L__BB7_11;

	cvta.to.global.u64 	%rd27, %rd14;
	mul.wide.u32 	%rd28, %r1, 8;
	add.s64 	%rd29, %rd27, %rd28;
	ld.global.u32 	%rd30, [%rd29];
	ld.global.u32 	%rd31, [%rd29+4];
	bfi.b64 	%rd32, %rd31, %rd30, 32, 32;
	mov.u64 	%rd82, 0;
	cvt.u32.u64 	%r30, %rd32;
	mov.b32 	%f2, %r30;
	div.rn.f32 	%f3, %f2, %f1;
	shr.u64 	%rd34, %rd32, 32;
	cvt.u32.u64 	%r31, %rd34;
	mov.b32 	%f4, %r31;
	div.rn.f32 	%f5, %f4, %f1;
	mov.b32 	%r32, %f3;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1056964608;
	mov.b32 	%f6, %r34;
	add.rz.f32 	%f7, %f3, %f6;
	cvt.rzi.f32.f32 	%f8, %f7;
	setp.gt.f32 	%p2, %f8, 0f5EFFFFFF;
	max.f32 	%f9, %f8, 0fDF000000;
	cvt.rzi.s64.f32 	%rd35, %f9;
	setp.num.f32 	%p3, %f8, %f8;
	mov.b32 	%r35, %f5;
	and.b32  	%r36, %r35, -2147483648;
	or.b32  	%r37, %r36, 1056964608;
	mov.b32 	%f10, %r37;
	add.rz.f32 	%f11, %f5, %f10;
	cvt.rzi.f32.f32 	%f12, %f11;
	setp.leu.f32 	%p4, %f12, 0f5EFFFFFF;
	max.f32 	%f13, %f12, 0fDF000000;
	cvt.rzi.s64.f32 	%rd36, %f13;
	setp.num.f32 	%p5, %f12, %f12;
	add.s64 	%rd37, %rd35, 8589934590;
	shr.u64 	%rd38, %rd37, 2;
	selp.b64 	%rd39, 2305843011361177599, %rd38, %p2;
	selp.b64 	%rd40, %rd39, 2147483647, %p3;
	shl.b64 	%rd41, %rd36, 30;
	and.b64  	%rd42, %rd40, 4294967295;
	add.s64 	%rd43, %rd41, 9223372034707292160;
	and.b64  	%rd44, %rd43, -4294967296;
	and.pred  	%p6, %p5, %p4;
	selp.b64 	%rd45, %rd44, 9223372032559808512, %p6;
	or.b64  	%rd46, %rd45, %rd42;
	add.s64 	%rd47, %rd45, 4294967296;
	or.b64  	%rd48, %rd47, %rd42;
	add.s64 	%rd49, %rd40, 1;
	and.b64  	%rd50, %rd49, 4294967295;
	or.b64  	%rd51, %rd50, %rd45;
	or.b64  	%rd52, %rd47, %rd50;
	add.u64 	%rd1, %SPL, 0;
	st.local.u64 	[%rd1], %rd46;
	st.local.u64 	[%rd1+8], %rd48;
	st.local.u64 	[%rd1+16], %rd51;
	st.local.u64 	[%rd1+24], %rd52;
	st.local.u64 	[%rd1+32], %rd82;
	mov.u64 	%rd54, 4;
	st.local.u64 	[%rd1+40], %rd54;
	add.s32 	%r3, %r7, -1;
	setp.eq.s32 	%p7, %r3, 0;
	@%p7 bra 	$L__BB7_9;

	cvt.u64.u32 	%rd56, %r7;
	add.s64 	%rd4, %rd56, -1;
	cvta.to.global.u64 	%rd5, %rd16;
	mov.u32 	%r38, 1;

$L__BB7_3:
	shl.b64 	%rd59, %rd82, 3;
	add.s64 	%rd60, %rd1, %rd59;
	add.s64 	%rd82, %rd82, 1;
	st.local.u64 	[%rd1+32], %rd82;
	ld.local.u64 	%rd8, [%rd60];
	shr.u64 	%rd61, %rd8, 16;
	xor.b64  	%rd62, %rd61, %rd8;
	mul.lo.s64 	%rd63, %rd62, 2246822507;
	shr.u64 	%rd64, %rd63, 13;
	xor.b64  	%rd65, %rd64, %rd63;
	mul.lo.s64 	%rd66, %rd65, 3266489909;
	shr.u64 	%rd67, %rd66, 16;
	xor.b64  	%rd83, %rd67, %rd66;
	mov.u32 	%r42, %r38;

$L__BB7_4:
	and.b64  	%rd11, %rd83, %rd4;
	shl.b64 	%rd73, %rd11, 4;
	add.s64 	%rd70, %rd18, %rd73;
	mov.u64 	%rd71, -1;
	// begin inline asm
	cvta.to.global.u64 %rd68, %rd70;atom.global.cas.b64 %rd69, [%rd68], %rd71, %rd8;
	// end inline asm
	setp.eq.s64 	%p8, %rd69, -1;
	@%p8 bra 	$L__BB7_7;

	setp.eq.s64 	%p9, %rd69, %rd8;
	@%p9 bra 	$L__BB7_8;

	add.s64 	%rd83, %rd11, 1;
	add.s32 	%r5, %r42, 1;
	setp.lt.u32 	%p10, %r42, %r3;
	mov.u32 	%r42, %r5;
	@%p10 bra 	$L__BB7_4;
	bra.uni 	$L__BB7_8;

$L__BB7_7:
	cvta.to.global.u64 	%rd76, %rd18;
	mov.u32 	%r40, 1;
	// begin inline asm
	cvta.to.global.u64 %rd74, %rd17;atom.global.add.u32 %r39, [%rd74], %r40;
	// end inline asm
	mul.wide.u32 	%rd77, %r39, 24;
	add.s64 	%rd78, %rd5, %rd77;
	st.global.u64 	[%rd78], %rd8;
	mov.u32 	%r41, 0;
	st.global.v2.u32 	[%rd78+8], {%r41, %r41};
	st.global.u32 	[%rd78+16], %r41;
	add.s64 	%rd80, %rd76, %rd73;
	st.global.u32 	[%rd80+8], %r39;

$L__BB7_8:
	setp.lt.u64 	%p11, %rd82, 4;
	@%p11 bra 	$L__BB7_3;
	bra.uni 	$L__BB7_11;

$L__BB7_9:
	st.local.u64 	[%rd1+32], %rd54;

$L__BB7_11:
	ret;

}
	// .globl	tag_halo_blocks
.visible .entry tag_halo_blocks(
	.param .align 8 .b8 tag_halo_blocks_param_0[72],
	.param .u64 tag_halo_blocks_param_1,
	.param .u32 tag_halo_blocks_param_2,
	.param .u64 tag_halo_blocks_param_3
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<31>;
	.reg .b64 	%rd<51>;


	ld.param.u64 	%rd17, [tag_halo_blocks_param_1];
	ld.param.u32 	%r4, [tag_halo_blocks_param_2];
	ld.param.u64 	%rd18, [tag_halo_blocks_param_3];
	ld.param.u32 	%r3, [tag_halo_blocks_param_0+40];
	ld.param.u64 	%rd13, [tag_halo_blocks_param_0+32];
	ld.param.u64 	%rd11, [tag_halo_blocks_param_0+16];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB8_8;

	cvta.to.global.u64 	%rd24, %rd17;
	cvta.to.global.u64 	%rd1, %rd13;
	mul.wide.u32 	%rd25, %r1, 24;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd2, [%rd26];
	shr.u64 	%rd27, %rd2, 16;
	xor.b64  	%rd28, %rd27, %rd2;
	mul.lo.s64 	%rd29, %rd28, 2246822507;
	shr.u64 	%rd30, %rd29, 13;
	xor.b64  	%rd31, %rd30, %rd29;
	mul.lo.s64 	%rd32, %rd31, 3266489909;
	shr.u64 	%rd33, %rd32, 16;
	xor.b64  	%rd34, %rd33, %rd32;
	cvt.u64.u32 	%rd35, %r3;
	add.s64 	%rd3, %rd35, -1;
	and.b64  	%rd49, %rd34, %rd3;
	shl.b64 	%rd36, %rd49, 4;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.u64 	%rd5, [%rd37];
	setp.eq.s64 	%p2, %rd5, %rd2;
	@%p2 bra 	$L__BB8_6;

	setp.eq.s64 	%p3, %rd5, -1;
	@%p3 bra 	$L__BB8_8;

$L__BB8_4:
	add.s64 	%rd38, %rd49, 1;
	and.b64  	%rd49, %rd38, %rd3;
	shl.b64 	%rd39, %rd49, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u64 	%rd8, [%rd40];
	setp.eq.s64 	%p4, %rd8, %rd2;
	@%p4 bra 	$L__BB8_6;

	setp.eq.s64 	%p5, %rd8, -1;
	@%p5 bra 	$L__BB8_8;
	bra.uni 	$L__BB8_4;

$L__BB8_6:
	shl.b64 	%rd43, %rd49, 4;
	add.s64 	%rd44, %rd1, %rd43;
	ld.global.u32 	%r28, [%rd44+8];
	mul.wide.u32 	%rd45, %r28, 24;
	add.s64 	%rd46, %rd11, %rd45;
	add.s64 	%rd42, %rd46, 16;
	mov.u32 	%r27, 1;
	// begin inline asm
	cvta.to.global.u64 %rd41, %rd42;atom.global.exch.b32 %r26, [%rd41], %r27;
	// end inline asm
	setp.ne.s32 	%p6, %r26, 0;
	@%p6 bra 	$L__BB8_8;

	// begin inline asm
	cvta.to.global.u64 %rd47, %rd18;atom.global.add.u32 %r29, [%rd47], %r27;
	// end inline asm

$L__BB8_8:
	ret;

}
	// .globl	tag_halo_neighbors
.visible .entry tag_halo_neighbors(
	.param .align 8 .b8 tag_halo_neighbors_param_0[72],
	.param .u32 tag_halo_neighbors_param_1
)
{
	.reg .pred 	%p<18>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<37>;
	.reg .b64 	%rd<104>;


	ld.param.u32 	%r4, [tag_halo_neighbors_param_1];
	ld.param.u32 	%r3, [tag_halo_neighbors_param_0+40];
	ld.param.u64 	%rd29, [tag_halo_neighbors_param_0+32];
	ld.param.u64 	%rd27, [tag_halo_neighbors_param_0+16];
	cvta.to.global.u64 	%rd1, %rd29;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd33, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd34, %rd33, 4294967295;
	cvt.u64.u32 	%rd35, %r6;
	bfi.b64 	%rd36, %rd35, %rd34, 32, 32;
	cvt.u64.u32 	%rd37, %r5;
	mov.b64 	{%r15, %r16}, %rd36;
	mov.b64 	{%r17, %r18}, %rd37;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB9_20;

	cvta.to.global.u64 	%rd2, %rd27;
	mul.wide.u32 	%rd38, %r1, 24;
	add.s64 	%rd39, %rd2, %rd38;
	add.s64 	%rd3, %rd39, 16;
	ld.global.u32 	%r26, [%rd39+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB9_20;

	ld.global.u64 	%rd40, [%rd3+-16];
	and.b64  	%rd41, %rd40, 4294967295;
	and.b64  	%rd42, %rd40, -4294967296;
	add.s64 	%rd43, %rd42, -4294967296;
	or.b64  	%rd4, %rd43, %rd41;
	add.s64 	%rd44, %rd40, -1;
	and.b64  	%rd45, %rd44, 4294967295;
	or.b64  	%rd5, %rd45, %rd42;
	or.b64  	%rd6, %rd45, %rd43;
	cvt.u64.u32 	%rd46, %r3;
	add.s64 	%rd7, %rd46, -1;
	shr.u64 	%rd47, %rd4, 16;
	xor.b64  	%rd48, %rd47, %rd4;
	mul.lo.s64 	%rd49, %rd48, 2246822507;
	shr.u64 	%rd50, %rd49, 13;
	xor.b64  	%rd51, %rd50, %rd49;
	mul.lo.s64 	%rd52, %rd51, 3266489909;
	shr.u64 	%rd53, %rd52, 16;
	xor.b64  	%rd54, %rd53, %rd52;
	and.b64  	%rd98, %rd54, %rd7;
	shl.b64 	%rd55, %rd98, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u64 	%rd9, [%rd56];
	setp.eq.s64 	%p6, %rd9, %rd4;
	@%p6 bra 	$L__BB9_7;

	setp.eq.s64 	%p7, %rd9, -1;
	@%p7 bra 	$L__BB9_8;

$L__BB9_5:
	add.s64 	%rd57, %rd98, 1;
	and.b64  	%rd98, %rd57, %rd7;
	shl.b64 	%rd58, %rd98, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u64 	%rd12, [%rd59];
	setp.eq.s64 	%p8, %rd12, %rd4;
	@%p8 bra 	$L__BB9_7;

	setp.eq.s64 	%p9, %rd12, -1;
	@%p9 bra 	$L__BB9_8;
	bra.uni 	$L__BB9_5;

$L__BB9_7:
	shl.b64 	%rd60, %rd98, 4;
	add.s64 	%rd61, %rd1, %rd60;
	ld.global.u32 	%r28, [%rd61+8];
	mul.wide.u32 	%rd62, %r28, 24;
	add.s64 	%rd63, %rd2, %rd62;
	ld.global.u32 	%r29, [%rd63+16];
	or.b32  	%r30, %r29, 2;
	st.global.u32 	[%rd63+16], %r30;

$L__BB9_8:
	shr.u64 	%rd64, %rd5, 16;
	xor.b64  	%rd65, %rd64, %rd5;
	mul.lo.s64 	%rd66, %rd65, 2246822507;
	shr.u64 	%rd67, %rd66, 13;
	xor.b64  	%rd68, %rd67, %rd66;
	mul.lo.s64 	%rd69, %rd68, 3266489909;
	shr.u64 	%rd70, %rd69, 16;
	xor.b64  	%rd71, %rd70, %rd69;
	and.b64  	%rd100, %rd71, %rd7;
	shl.b64 	%rd72, %rd100, 4;
	add.s64 	%rd73, %rd1, %rd72;
	ld.global.u64 	%rd15, [%rd73];
	setp.eq.s64 	%p10, %rd15, %rd5;
	@%p10 bra 	$L__BB9_13;

	setp.eq.s64 	%p11, %rd15, -1;
	@%p11 bra 	$L__BB9_14;

$L__BB9_11:
	add.s64 	%rd74, %rd100, 1;
	and.b64  	%rd100, %rd74, %rd7;
	shl.b64 	%rd75, %rd100, 4;
	add.s64 	%rd76, %rd1, %rd75;
	ld.global.u64 	%rd18, [%rd76];
	setp.eq.s64 	%p12, %rd18, %rd5;
	@%p12 bra 	$L__BB9_13;

	setp.eq.s64 	%p13, %rd18, -1;
	@%p13 bra 	$L__BB9_14;
	bra.uni 	$L__BB9_11;

$L__BB9_13:
	shl.b64 	%rd77, %rd100, 4;
	add.s64 	%rd78, %rd1, %rd77;
	ld.global.u32 	%r31, [%rd78+8];
	mul.wide.u32 	%rd79, %r31, 24;
	add.s64 	%rd80, %rd2, %rd79;
	ld.global.u32 	%r32, [%rd80+16];
	or.b32  	%r33, %r32, 2;
	st.global.u32 	[%rd80+16], %r33;

$L__BB9_14:
	shr.u64 	%rd81, %rd6, 16;
	xor.b64  	%rd82, %rd81, %rd6;
	mul.lo.s64 	%rd83, %rd82, 2246822507;
	shr.u64 	%rd84, %rd83, 13;
	xor.b64  	%rd85, %rd84, %rd83;
	mul.lo.s64 	%rd86, %rd85, 3266489909;
	shr.u64 	%rd87, %rd86, 16;
	xor.b64  	%rd88, %rd87, %rd86;
	and.b64  	%rd102, %rd88, %rd7;
	shl.b64 	%rd89, %rd102, 4;
	add.s64 	%rd90, %rd1, %rd89;
	ld.global.u64 	%rd21, [%rd90];
	setp.eq.s64 	%p14, %rd21, %rd6;
	@%p14 bra 	$L__BB9_19;

	setp.eq.s64 	%p15, %rd21, -1;
	@%p15 bra 	$L__BB9_20;

$L__BB9_17:
	add.s64 	%rd91, %rd102, 1;
	and.b64  	%rd102, %rd91, %rd7;
	shl.b64 	%rd92, %rd102, 4;
	add.s64 	%rd93, %rd1, %rd92;
	ld.global.u64 	%rd24, [%rd93];
	setp.eq.s64 	%p16, %rd24, %rd6;
	@%p16 bra 	$L__BB9_19;

	setp.eq.s64 	%p17, %rd24, -1;
	@%p17 bra 	$L__BB9_20;
	bra.uni 	$L__BB9_17;

$L__BB9_19:
	shl.b64 	%rd94, %rd102, 4;
	add.s64 	%rd95, %rd1, %rd94;
	ld.global.u32 	%r34, [%rd95+8];
	mul.wide.u32 	%rd96, %r34, 24;
	add.s64 	%rd97, %rd2, %rd96;
	ld.global.u32 	%r35, [%rd97+16];
	or.b32  	%r36, %r35, 2;
	st.global.u32 	[%rd97+16], %r36;

$L__BB9_20:
	ret;

}
	// .globl	copy_halo_to_staging
.visible .entry copy_halo_to_staging(
	.param .align 8 .b8 copy_halo_to_staging_param_0[72],
	.param .u64 copy_halo_to_staging_param_1,
	.param .u64 copy_halo_to_staging_param_2
)
{
	.reg .pred 	%p<6>;
	.reg .f32 	%f<254>;
	.reg .b32 	%r<159>;
	.reg .b64 	%rd<63>;


	ld.param.u64 	%rd11, [copy_halo_to_staging_param_1];
	ld.param.u64 	%rd12, [copy_halo_to_staging_param_2];
	ld.param.u64 	%rd6, [copy_halo_to_staging_param_0+24];
	ld.param.u64 	%rd5, [copy_halo_to_staging_param_0+16];
	ld.param.u64 	%rd4, [copy_halo_to_staging_param_0+8];
	cvta.to.global.u64 	%rd13, %rd6;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd13];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB10_3;

	cvta.to.global.u64 	%rd19, %rd5;
	cvt.u64.u32 	%rd2, %r1;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd21, %rd19, %rd20;
	add.s64 	%rd3, %rd21, 16;
	ld.global.u32 	%r26, [%rd21+16];
	and.b32  	%r27, %r26, 1;
	setp.eq.b32 	%p2, %r27, 1;
	mov.pred 	%p3, 0;
	xor.pred  	%p4, %p2, %p3;
	not.pred 	%p5, %p4;
	@%p5 bra 	$L__BB10_3;

	mov.u32 	%r29, -1;
	// begin inline asm
	cvta.to.global.u64 %rd22, %rd12;atom.global.dec.u32 %r28, [%rd22], %r29;
	// end inline asm
	add.s32 	%r30, %r28, -1;
	cvta.to.global.u64 	%rd24, %rd11;
	mul.wide.u32 	%rd25, %r30, 1032;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u64 	%rd27, [%rd3+-16];
	st.global.u64 	[%rd26], %rd27;
	shl.b64 	%rd28, %rd2, 10;
	cvta.to.global.u64 	%rd29, %rd4;
	add.s64 	%rd30, %rd29, %rd28;
	ld.global.v2.f32 	{%f2, %f3}, [%rd30];
	ld.global.v2.f32 	{%f6, %f7}, [%rd30+8];
	ld.global.v2.f32 	{%f10, %f11}, [%rd30+16];
	ld.global.u64 	%rd31, [%rd30+24];
	ld.global.u64 	%rd32, [%rd30+32];
	ld.global.v2.f32 	{%f14, %f15}, [%rd30+40];
	ld.global.v2.u32 	{%r31, %r32}, [%rd30+48];
	ld.global.v2.u32 	{%r35, %r36}, [%rd30+56];
	st.global.v2.f32 	[%rd26+8], {%f2, %f3};
	st.global.v2.f32 	[%rd26+16], {%f6, %f7};
	st.global.v2.f32 	[%rd26+24], {%f10, %f11};
	st.global.u64 	[%rd26+32], %rd31;
	st.global.u64 	[%rd26+40], %rd32;
	st.global.v2.f32 	[%rd26+48], {%f14, %f15};
	st.global.v2.u32 	[%rd26+56], {%r31, %r32};
	st.global.v2.u32 	[%rd26+64], {%r35, %r36};
	ld.global.v2.f32 	{%f18, %f19}, [%rd30+64];
	ld.global.v2.f32 	{%f22, %f23}, [%rd30+72];
	ld.global.v2.f32 	{%f26, %f27}, [%rd30+80];
	ld.global.u64 	%rd33, [%rd30+88];
	ld.global.u64 	%rd34, [%rd30+96];
	ld.global.v2.f32 	{%f30, %f31}, [%rd30+104];
	ld.global.v2.u32 	{%r39, %r40}, [%rd30+112];
	ld.global.v2.u32 	{%r43, %r44}, [%rd30+120];
	st.global.v2.f32 	[%rd26+72], {%f18, %f19};
	st.global.v2.f32 	[%rd26+80], {%f22, %f23};
	st.global.v2.f32 	[%rd26+88], {%f26, %f27};
	st.global.u64 	[%rd26+96], %rd33;
	st.global.u64 	[%rd26+104], %rd34;
	st.global.v2.f32 	[%rd26+112], {%f30, %f31};
	st.global.v2.u32 	[%rd26+120], {%r39, %r40};
	st.global.v2.u32 	[%rd26+128], {%r43, %r44};
	ld.global.v2.f32 	{%f34, %f35}, [%rd30+128];
	ld.global.v2.f32 	{%f38, %f39}, [%rd30+136];
	ld.global.v2.f32 	{%f42, %f43}, [%rd30+144];
	ld.global.u64 	%rd35, [%rd30+152];
	ld.global.u64 	%rd36, [%rd30+160];
	ld.global.v2.f32 	{%f46, %f47}, [%rd30+168];
	ld.global.v2.u32 	{%r47, %r48}, [%rd30+176];
	ld.global.v2.u32 	{%r51, %r52}, [%rd30+184];
	st.global.v2.f32 	[%rd26+136], {%f34, %f35};
	st.global.v2.f32 	[%rd26+144], {%f38, %f39};
	st.global.v2.f32 	[%rd26+152], {%f42, %f43};
	st.global.u64 	[%rd26+160], %rd35;
	st.global.u64 	[%rd26+168], %rd36;
	st.global.v2.f32 	[%rd26+176], {%f46, %f47};
	st.global.v2.u32 	[%rd26+184], {%r47, %r48};
	st.global.v2.u32 	[%rd26+192], {%r51, %r52};
	ld.global.v2.f32 	{%f50, %f51}, [%rd30+192];
	ld.global.v2.f32 	{%f54, %f55}, [%rd30+200];
	ld.global.v2.f32 	{%f58, %f59}, [%rd30+208];
	ld.global.u64 	%rd37, [%rd30+216];
	ld.global.u64 	%rd38, [%rd30+224];
	ld.global.v2.f32 	{%f62, %f63}, [%rd30+232];
	ld.global.v2.u32 	{%r55, %r56}, [%rd30+240];
	ld.global.v2.u32 	{%r59, %r60}, [%rd30+248];
	st.global.v2.f32 	[%rd26+200], {%f50, %f51};
	st.global.v2.f32 	[%rd26+208], {%f54, %f55};
	st.global.v2.f32 	[%rd26+216], {%f58, %f59};
	st.global.u64 	[%rd26+224], %rd37;
	st.global.u64 	[%rd26+232], %rd38;
	st.global.v2.f32 	[%rd26+240], {%f62, %f63};
	st.global.v2.u32 	[%rd26+248], {%r55, %r56};
	st.global.v2.u32 	[%rd26+256], {%r59, %r60};
	ld.global.v2.f32 	{%f66, %f67}, [%rd30+256];
	ld.global.v2.f32 	{%f70, %f71}, [%rd30+264];
	ld.global.v2.f32 	{%f74, %f75}, [%rd30+272];
	ld.global.u64 	%rd39, [%rd30+280];
	ld.global.u64 	%rd40, [%rd30+288];
	ld.global.v2.f32 	{%f78, %f79}, [%rd30+296];
	ld.global.v2.u32 	{%r63, %r64}, [%rd30+304];
	ld.global.v2.u32 	{%r67, %r68}, [%rd30+312];
	st.global.v2.f32 	[%rd26+264], {%f66, %f67};
	st.global.v2.f32 	[%rd26+272], {%f70, %f71};
	st.global.v2.f32 	[%rd26+280], {%f74, %f75};
	st.global.u64 	[%rd26+288], %rd39;
	st.global.u64 	[%rd26+296], %rd40;
	st.global.v2.f32 	[%rd26+304], {%f78, %f79};
	st.global.v2.u32 	[%rd26+312], {%r63, %r64};
	st.global.v2.u32 	[%rd26+320], {%r67, %r68};
	ld.global.v2.f32 	{%f82, %f83}, [%rd30+320];
	ld.global.v2.f32 	{%f86, %f87}, [%rd30+328];
	ld.global.v2.f32 	{%f90, %f91}, [%rd30+336];
	ld.global.u64 	%rd41, [%rd30+344];
	ld.global.u64 	%rd42, [%rd30+352];
	ld.global.v2.f32 	{%f94, %f95}, [%rd30+360];
	ld.global.v2.u32 	{%r71, %r72}, [%rd30+368];
	ld.global.v2.u32 	{%r75, %r76}, [%rd30+376];
	st.global.v2.f32 	[%rd26+328], {%f82, %f83};
	st.global.v2.f32 	[%rd26+336], {%f86, %f87};
	st.global.v2.f32 	[%rd26+344], {%f90, %f91};
	st.global.u64 	[%rd26+352], %rd41;
	st.global.u64 	[%rd26+360], %rd42;
	st.global.v2.f32 	[%rd26+368], {%f94, %f95};
	st.global.v2.u32 	[%rd26+376], {%r71, %r72};
	st.global.v2.u32 	[%rd26+384], {%r75, %r76};
	ld.global.v2.f32 	{%f98, %f99}, [%rd30+384];
	ld.global.v2.f32 	{%f102, %f103}, [%rd30+392];
	ld.global.v2.f32 	{%f106, %f107}, [%rd30+400];
	ld.global.u64 	%rd43, [%rd30+408];
	ld.global.u64 	%rd44, [%rd30+416];
	ld.global.v2.f32 	{%f110, %f111}, [%rd30+424];
	ld.global.v2.u32 	{%r79, %r80}, [%rd30+432];
	ld.global.v2.u32 	{%r83, %r84}, [%rd30+440];
	st.global.v2.f32 	[%rd26+392], {%f98, %f99};
	st.global.v2.f32 	[%rd26+400], {%f102, %f103};
	st.global.v2.f32 	[%rd26+408], {%f106, %f107};
	st.global.u64 	[%rd26+416], %rd43;
	st.global.u64 	[%rd26+424], %rd44;
	st.global.v2.f32 	[%rd26+432], {%f110, %f111};
	st.global.v2.u32 	[%rd26+440], {%r79, %r80};
	st.global.v2.u32 	[%rd26+448], {%r83, %r84};
	ld.global.v2.f32 	{%f114, %f115}, [%rd30+448];
	ld.global.v2.f32 	{%f118, %f119}, [%rd30+456];
	ld.global.v2.f32 	{%f122, %f123}, [%rd30+464];
	ld.global.u64 	%rd45, [%rd30+472];
	ld.global.u64 	%rd46, [%rd30+480];
	ld.global.v2.f32 	{%f126, %f127}, [%rd30+488];
	ld.global.v2.u32 	{%r87, %r88}, [%rd30+496];
	ld.global.v2.u32 	{%r91, %r92}, [%rd30+504];
	st.global.v2.f32 	[%rd26+456], {%f114, %f115};
	st.global.v2.f32 	[%rd26+464], {%f118, %f119};
	st.global.v2.f32 	[%rd26+472], {%f122, %f123};
	st.global.u64 	[%rd26+480], %rd45;
	st.global.u64 	[%rd26+488], %rd46;
	st.global.v2.f32 	[%rd26+496], {%f126, %f127};
	st.global.v2.u32 	[%rd26+504], {%r87, %r88};
	st.global.v2.u32 	[%rd26+512], {%r91, %r92};
	ld.global.v2.f32 	{%f130, %f131}, [%rd30+512];
	ld.global.v2.f32 	{%f134, %f135}, [%rd30+520];
	ld.global.v2.f32 	{%f138, %f139}, [%rd30+528];
	ld.global.u64 	%rd47, [%rd30+536];
	ld.global.u64 	%rd48, [%rd30+544];
	ld.global.v2.f32 	{%f142, %f143}, [%rd30+552];
	ld.global.v2.u32 	{%r95, %r96}, [%rd30+560];
	ld.global.v2.u32 	{%r99, %r100}, [%rd30+568];
	st.global.v2.f32 	[%rd26+520], {%f130, %f131};
	st.global.v2.f32 	[%rd26+528], {%f134, %f135};
	st.global.v2.f32 	[%rd26+536], {%f138, %f139};
	st.global.u64 	[%rd26+544], %rd47;
	st.global.u64 	[%rd26+552], %rd48;
	st.global.v2.f32 	[%rd26+560], {%f142, %f143};
	st.global.v2.u32 	[%rd26+568], {%r95, %r96};
	st.global.v2.u32 	[%rd26+576], {%r99, %r100};
	ld.global.v2.f32 	{%f146, %f147}, [%rd30+576];
	ld.global.f32 	%f150, [%rd30+584];
	ld.global.f32 	%f151, [%rd30+588];
	ld.global.u64 	%rd49, [%rd30+600];
	ld.global.u64 	%rd50, [%rd30+608];
	ld.global.v2.f32 	{%f152, %f153}, [%rd30+616];
	ld.global.v2.u32 	{%r103, %r104}, [%rd30+624];
	ld.global.v2.u32 	{%r107, %r108}, [%rd30+632];
	ld.global.f32 	%f156, [%rd30+596];
	ld.global.f32 	%f157, [%rd30+592];
	st.global.f32 	[%rd26+584], %f146;
	st.global.f32 	[%rd26+588], %f147;
	st.global.f32 	[%rd26+592], %f150;
	st.global.f32 	[%rd26+596], %f151;
	st.global.v2.f32 	[%rd26+600], {%f157, %f156};
	st.global.u64 	[%rd26+608], %rd49;
	st.global.u64 	[%rd26+616], %rd50;
	st.global.v2.f32 	[%rd26+624], {%f152, %f153};
	st.global.v2.u32 	[%rd26+632], {%r103, %r104};
	st.global.v2.u32 	[%rd26+640], {%r107, %r108};
	ld.global.v2.f32 	{%f158, %f159}, [%rd30+640];
	ld.global.v2.f32 	{%f162, %f163}, [%rd30+648];
	ld.global.v2.f32 	{%f166, %f167}, [%rd30+656];
	ld.global.u64 	%rd51, [%rd30+664];
	ld.global.u64 	%rd52, [%rd30+672];
	ld.global.v2.f32 	{%f170, %f171}, [%rd30+680];
	ld.global.v2.u32 	{%r111, %r112}, [%rd30+688];
	ld.global.v2.u32 	{%r115, %r116}, [%rd30+696];
	st.global.v2.f32 	[%rd26+648], {%f158, %f159};
	st.global.v2.f32 	[%rd26+656], {%f162, %f163};
	st.global.v2.f32 	[%rd26+664], {%f166, %f167};
	st.global.u64 	[%rd26+672], %rd51;
	st.global.u64 	[%rd26+680], %rd52;
	st.global.v2.f32 	[%rd26+688], {%f170, %f171};
	st.global.v2.u32 	[%rd26+696], {%r111, %r112};
	st.global.v2.u32 	[%rd26+704], {%r115, %r116};
	ld.global.v2.f32 	{%f174, %f175}, [%rd30+704];
	ld.global.v2.f32 	{%f178, %f179}, [%rd30+712];
	ld.global.v2.f32 	{%f182, %f183}, [%rd30+720];
	ld.global.u64 	%rd53, [%rd30+728];
	ld.global.u64 	%rd54, [%rd30+736];
	ld.global.v2.f32 	{%f186, %f187}, [%rd30+744];
	ld.global.v2.u32 	{%r119, %r120}, [%rd30+752];
	ld.global.v2.u32 	{%r123, %r124}, [%rd30+760];
	st.global.v2.f32 	[%rd26+712], {%f174, %f175};
	st.global.v2.f32 	[%rd26+720], {%f178, %f179};
	st.global.v2.f32 	[%rd26+728], {%f182, %f183};
	st.global.u64 	[%rd26+736], %rd53;
	st.global.u64 	[%rd26+744], %rd54;
	st.global.v2.f32 	[%rd26+752], {%f186, %f187};
	st.global.v2.u32 	[%rd26+760], {%r119, %r120};
	st.global.v2.u32 	[%rd26+768], {%r123, %r124};
	ld.global.v2.f32 	{%f190, %f191}, [%rd30+768];
	ld.global.v2.f32 	{%f194, %f195}, [%rd30+776];
	ld.global.v2.f32 	{%f198, %f199}, [%rd30+784];
	ld.global.u64 	%rd55, [%rd30+792];
	ld.global.u64 	%rd56, [%rd30+800];
	ld.global.v2.f32 	{%f202, %f203}, [%rd30+808];
	ld.global.v2.u32 	{%r127, %r128}, [%rd30+816];
	ld.global.v2.u32 	{%r131, %r132}, [%rd30+824];
	st.global.v2.f32 	[%rd26+776], {%f190, %f191};
	st.global.v2.f32 	[%rd26+784], {%f194, %f195};
	st.global.v2.f32 	[%rd26+792], {%f198, %f199};
	st.global.u64 	[%rd26+800], %rd55;
	st.global.u64 	[%rd26+808], %rd56;
	st.global.v2.f32 	[%rd26+816], {%f202, %f203};
	st.global.v2.u32 	[%rd26+824], {%r127, %r128};
	st.global.v2.u32 	[%rd26+832], {%r131, %r132};
	ld.global.v2.f32 	{%f206, %f207}, [%rd30+832];
	ld.global.v2.f32 	{%f210, %f211}, [%rd30+840];
	ld.global.v2.f32 	{%f214, %f215}, [%rd30+848];
	ld.global.u64 	%rd57, [%rd30+856];
	ld.global.u64 	%rd58, [%rd30+864];
	ld.global.v2.f32 	{%f218, %f219}, [%rd30+872];
	ld.global.v2.u32 	{%r135, %r136}, [%rd30+880];
	ld.global.v2.u32 	{%r139, %r140}, [%rd30+888];
	st.global.v2.f32 	[%rd26+840], {%f206, %f207};
	st.global.v2.f32 	[%rd26+848], {%f210, %f211};
	st.global.v2.f32 	[%rd26+856], {%f214, %f215};
	st.global.u64 	[%rd26+864], %rd57;
	st.global.u64 	[%rd26+872], %rd58;
	st.global.f32 	[%rd26+880], %f218;
	st.global.f32 	[%rd26+884], %f219;
	st.global.v2.u32 	[%rd26+888], {%r135, %r136};
	st.global.v2.u32 	[%rd26+896], {%r139, %r140};
	ld.global.v2.f32 	{%f222, %f223}, [%rd30+896];
	ld.global.v2.f32 	{%f226, %f227}, [%rd30+904];
	ld.global.v2.f32 	{%f230, %f231}, [%rd30+912];
	ld.global.u64 	%rd59, [%rd30+920];
	ld.global.u64 	%rd60, [%rd30+928];
	ld.global.v2.f32 	{%f234, %f235}, [%rd30+936];
	ld.global.v2.u32 	{%r143, %r144}, [%rd30+944];
	ld.global.v2.u32 	{%r147, %r148}, [%rd30+952];
	st.global.v2.f32 	[%rd26+904], {%f222, %f223};
	st.global.v2.f32 	[%rd26+912], {%f226, %f227};
	st.global.v2.f32 	[%rd26+920], {%f230, %f231};
	st.global.u64 	[%rd26+928], %rd59;
	st.global.u64 	[%rd26+936], %rd60;
	st.global.v2.f32 	[%rd26+944], {%f234, %f235};
	st.global.v2.u32 	[%rd26+952], {%r143, %r144};
	st.global.v2.u32 	[%rd26+960], {%r147, %r148};
	ld.global.v2.f32 	{%f238, %f239}, [%rd30+960];
	ld.global.v2.f32 	{%f242, %f243}, [%rd30+968];
	ld.global.v2.f32 	{%f246, %f247}, [%rd30+976];
	ld.global.u64 	%rd61, [%rd30+984];
	ld.global.u64 	%rd62, [%rd30+992];
	ld.global.v2.f32 	{%f250, %f251}, [%rd30+1000];
	ld.global.v2.u32 	{%r151, %r152}, [%rd30+1008];
	ld.global.v2.u32 	{%r155, %r156}, [%rd30+1016];
	st.global.v2.f32 	[%rd26+968], {%f238, %f239};
	st.global.v2.f32 	[%rd26+976], {%f242, %f243};
	st.global.v2.f32 	[%rd26+984], {%f246, %f247};
	st.global.u64 	[%rd26+992], %rd61;
	st.global.u64 	[%rd26+1000], %rd62;
	st.global.v2.f32 	[%rd26+1008], {%f250, %f251};
	st.global.v2.u32 	[%rd26+1016], {%r151, %r152};
	st.global.v2.u32 	[%rd26+1024], {%r155, %r156};

$L__BB10_3:
	ret;

}
	// .globl	merge_halo_blocks
.visible .entry merge_halo_blocks(
	.param .align 8 .b8 merge_halo_blocks_param_0[72],
	.param .u64 merge_halo_blocks_param_1
)
{
	.reg .pred 	%p<7>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<13>;
	.reg .b64 	%rd<66>;


	ld.param.u64 	%rd21, [merge_halo_blocks_param_1];
	ld.param.u64 	%rd20, [merge_halo_blocks_param_0+64];
	ld.param.u32 	%r2, [merge_halo_blocks_param_0+40];
	ld.param.u64 	%rd17, [merge_halo_blocks_param_0+32];
	ld.param.u64 	%rd14, [merge_halo_blocks_param_0+8];
	cvta.to.global.u64 	%rd22, %rd21;
	cvta.to.global.u64 	%rd1, %rd17;
	mov.u32 	%r3, %ctaid.x;
	mul.wide.u32 	%rd23, %r3, 1032;
	add.s64 	%rd24, %rd22, %rd23;
	ld.global.u64 	%rd2, [%rd24];
	shr.u64 	%rd25, %rd2, 16;
	xor.b64  	%rd26, %rd25, %rd2;
	mul.lo.s64 	%rd27, %rd26, 2246822507;
	shr.u64 	%rd28, %rd27, 13;
	xor.b64  	%rd29, %rd28, %rd27;
	mul.lo.s64 	%rd30, %rd29, 3266489909;
	shr.u64 	%rd31, %rd30, 16;
	xor.b64  	%rd32, %rd31, %rd30;
	cvt.u64.u32 	%rd33, %r2;
	add.s64 	%rd3, %rd33, -1;
	and.b64  	%rd64, %rd32, %rd3;
	shl.b64 	%rd34, %rd64, 4;
	add.s64 	%rd35, %rd1, %rd34;
	ld.global.u64 	%rd5, [%rd35];
	setp.eq.s64 	%p1, %rd5, %rd2;
	@%p1 bra 	$L__BB11_5;

	setp.eq.s64 	%p2, %rd5, -1;
	@%p2 bra 	$L__BB11_10;

$L__BB11_3:
	add.s64 	%rd36, %rd64, 1;
	and.b64  	%rd64, %rd36, %rd3;
	shl.b64 	%rd37, %rd64, 4;
	add.s64 	%rd38, %rd1, %rd37;
	ld.global.u64 	%rd8, [%rd38];
	setp.eq.s64 	%p3, %rd8, %rd2;
	@%p3 bra 	$L__BB11_5;

	setp.eq.s64 	%p4, %rd8, -1;
	@%p4 bra 	$L__BB11_10;
	bra.uni 	$L__BB11_3;

$L__BB11_5:
	shl.b64 	%rd39, %rd64, 4;
	add.s64 	%rd40, %rd1, %rd39;
	ld.global.u32 	%r4, [%rd40+8];
	mul.wide.u32 	%rd41, %r4, 16;
	mov.u32 	%r5, %tid.x;
	cvt.u64.u32 	%rd10, %r5;
	add.s64 	%rd11, %rd41, %rd10;
	setp.gt.u64 	%p5, %rd20, %rd11;
	@%p5 bra 	$L__BB11_7;
	bra.uni 	$L__BB11_6;

$L__BB11_7:
	shl.b64 	%rd42, %rd11, 6;
	add.s64 	%rd13, %rd14, %rd42;
	setp.lt.u32 	%p6, %r5, 16;
	@%p6 bra 	$L__BB11_9;
	bra.uni 	$L__BB11_8;

$L__BB11_9:
	shl.b64 	%rd56, %rd10, 6;
	add.s64 	%rd57, %rd24, %rd56;
	ld.global.u32 	%r7, [%rd57+8];
	// begin inline asm
	cvta.to.global.u64 %rd43, %rd13;red.global.add.f32 [%rd43], %r7;
	// end inline asm
	add.s64 	%rd46, %rd13, 4;
	ld.global.u32 	%rd60, [%rd57+12];
	ld.global.u32 	%rd61, [%rd57+16];
	bfi.b64 	%rd62, %rd61, %rd60, 32, 32;
	cvt.u32.u64 	%r8, %rd62;
	shr.u64 	%rd63, %rd62, 32;
	cvt.u32.u64 	%r9, %rd63;
	// begin inline asm
	cvta.to.global.u64 %rd45, %rd46;red.global.add.f32 [%rd45], %r8;
	// end inline asm
	add.s64 	%rd48, %rd13, 8;
	// begin inline asm
	cvta.to.global.u64 %rd47, %rd48;red.global.add.f32 [%rd47], %r9;
	// end inline asm
	add.s64 	%rd50, %rd13, 16;
	ld.global.u32 	%r10, [%rd57+24];
	// begin inline asm
	cvta.to.global.u64 %rd49, %rd50;red.global.add.f32 [%rd49], %r10;
	// end inline asm
	add.s64 	%rd52, %rd13, 12;
	ld.global.u32 	%r11, [%rd57+20];
	// begin inline asm
	cvta.to.global.u64 %rd51, %rd52;red.global.add.f32 [%rd51], %r11;
	// end inline asm

$L__BB11_10:
	ret;

$L__BB11_6:
	trap;

$L__BB11_8:
	trap;

}
	// .globl	update_block_particle_count
.visible .entry update_block_particle_count(
	.param .u64 update_block_particle_count_param_0,
	.param .u32 update_block_particle_count_param_1,
	.param .align 8 .b8 update_block_particle_count_param_2[72]
)
{
	.reg .pred 	%p<13>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<62>;


	ld.param.u64 	%rd11, [update_block_particle_count_param_0];
	ld.param.u32 	%r4, [update_block_particle_count_param_1];
	ld.param.u32 	%r3, [update_block_particle_count_param_2+40];
	ld.param.u64 	%rd15, [update_block_particle_count_param_2+32];
	ld.param.u64 	%rd13, [update_block_particle_count_param_2+16];
	ld.param.f32 	%f2, [update_block_particle_count_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd19, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd20, %rd19, 4294967295;
	cvt.u64.u32 	%rd21, %r6;
	bfi.b64 	%rd22, %rd21, %rd20, 32, 32;
	cvt.u64.u32 	%rd23, %r5;
	mov.b64 	{%r15, %r16}, %rd22;
	mov.b64 	{%r17, %r18}, %rd23;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB12_8;

	cvta.to.global.u64 	%rd24, %rd11;
	cvta.to.global.u64 	%rd1, %rd15;
	mul.wide.u32 	%rd25, %r1, 8;
	add.s64 	%rd26, %rd24, %rd25;
	ld.global.u32 	%rd27, [%rd26];
	ld.global.u32 	%rd28, [%rd26+4];
	bfi.b64 	%rd29, %rd28, %rd27, 32, 32;
	cvt.u32.u64 	%r26, %rd29;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd30, %rd29, 32;
	cvt.u32.u64 	%r27, %rd30;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd31, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd33, %rd31, 8589934590;
	shr.u64 	%rd34, %rd33, 2;
	shl.b64 	%rd35, %rd32, 30;
	and.b64  	%rd36, %rd34, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd37, %rd36, 2147483647, %p6;
	add.s64 	%rd38, %rd35, 9223372034707292160;
	and.b64  	%rd39, %rd38, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd40, %rd39, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd40, %rd37;
	shr.u64 	%rd41, %rd2, 16;
	xor.b64  	%rd42, %rd41, %rd2;
	mul.lo.s64 	%rd43, %rd42, 2246822507;
	shr.u64 	%rd44, %rd43, 13;
	xor.b64  	%rd45, %rd44, %rd43;
	mul.lo.s64 	%rd46, %rd45, 3266489909;
	shr.u64 	%rd47, %rd46, 16;
	xor.b64  	%rd48, %rd47, %rd46;
	cvt.u64.u32 	%rd49, %r3;
	add.s64 	%rd3, %rd49, -1;
	and.b64  	%rd60, %rd48, %rd3;
	shl.b64 	%rd50, %rd60, 4;
	add.s64 	%rd51, %rd1, %rd50;
	ld.global.u64 	%rd5, [%rd51];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB12_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB12_8;

$L__BB12_4:
	add.s64 	%rd52, %rd60, 1;
	and.b64  	%rd60, %rd52, %rd3;
	shl.b64 	%rd53, %rd60, 4;
	add.s64 	%rd54, %rd1, %rd53;
	ld.global.u64 	%rd8, [%rd54];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB12_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB12_8;
	bra.uni 	$L__BB12_4;

$L__BB12_6:
	shl.b64 	%rd55, %rd60, 4;
	add.s64 	%rd56, %rd1, %rd55;
	ld.global.u32 	%r34, [%rd56+8];
	mul.wide.u32 	%rd57, %r34, 24;
	add.s64 	%rd10, %rd13, %rd57;
	setp.eq.s64 	%p12, %rd10, 0;
	@%p12 bra 	$L__BB12_8;

	add.s64 	%rd59, %rd10, 12;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd58, %rd59;red.global.add.u32 [%rd58], %r35;
	// end inline asm

$L__BB12_8:
	ret;

}
	// .globl	copy_particles_len_to_scan_value
.visible .entry copy_particles_len_to_scan_value(
	.param .align 8 .b8 copy_particles_len_to_scan_value_param_0[72],
	.param .u64 copy_particles_len_to_scan_value_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_particles_len_to_scan_value_param_1];
	ld.param.u64 	%rd3, [copy_particles_len_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [copy_particles_len_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB13_2;

	cvta.to.global.u64 	%rd15, %rd8;
	mul.wide.u32 	%rd16, %r1, 4;
	add.s64 	%rd17, %rd15, %rd16;
	cvta.to.global.u64 	%rd18, %rd2;
	mul.wide.u32 	%rd19, %r1, 24;
	add.s64 	%rd20, %rd18, %rd19;
	ld.global.u32 	%r26, [%rd20+12];
	st.global.u32 	[%rd17], %r26;

$L__BB13_2:
	ret;

}
	// .globl	copy_scan_values_to_first_particles
.visible .entry copy_scan_values_to_first_particles(
	.param .align 8 .b8 copy_scan_values_to_first_particles_param_0[72],
	.param .u64 copy_scan_values_to_first_particles_param_1
)
{
	.reg .pred 	%p<2>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<27>;
	.reg .b64 	%rd<21>;


	ld.param.u64 	%rd8, [copy_scan_values_to_first_particles_param_1];
	ld.param.u64 	%rd3, [copy_scan_values_to_first_particles_param_0+24];
	ld.param.u64 	%rd2, [copy_scan_values_to_first_particles_param_0+16];
	cvta.to.global.u64 	%rd9, %rd3;
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd10, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd11, %rd10, 4294967295;
	cvt.u64.u32 	%rd12, %r5;
	bfi.b64 	%rd13, %rd12, %rd11, 32, 32;
	cvt.u64.u32 	%rd14, %r4;
	mov.b64 	{%r14, %r15}, %rd13;
	mov.b64 	{%r16, %r17}, %rd14;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.global.u32 	%r25, [%rd9];
	setp.ge.u32 	%p1, %r1, %r25;
	@%p1 bra 	$L__BB14_2;

	cvta.to.global.u64 	%rd15, %rd8;
	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	mul.wide.u32 	%rd19, %r1, 4;
	add.s64 	%rd20, %rd15, %rd19;
	ld.global.u32 	%r26, [%rd20];
	st.global.u32 	[%rd18+8], %r26;

$L__BB14_2:
	ret;

}
	// .globl	finalize_particles_sort
.visible .entry finalize_particles_sort(
	.param .u64 finalize_particles_sort_param_0,
	.param .u32 finalize_particles_sort_param_1,
	.param .align 8 .b8 finalize_particles_sort_param_2[72],
	.param .u64 finalize_particles_sort_param_3,
	.param .u64 finalize_particles_sort_param_4
)
{
	.reg .pred 	%p<12>;
	.reg .f32 	%f<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<71>;


	ld.param.u64 	%rd10, [finalize_particles_sort_param_0];
	ld.param.u32 	%r4, [finalize_particles_sort_param_1];
	ld.param.u64 	%rd18, [finalize_particles_sort_param_3];
	ld.param.u64 	%rd19, [finalize_particles_sort_param_4];
	ld.param.u32 	%r3, [finalize_particles_sort_param_2+40];
	ld.param.u64 	%rd14, [finalize_particles_sort_param_2+32];
	ld.param.f32 	%f2, [finalize_particles_sort_param_2];
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd20, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd21, %rd20, 4294967295;
	cvt.u64.u32 	%rd22, %r6;
	bfi.b64 	%rd23, %rd22, %rd21, 32, 32;
	cvt.u64.u32 	%rd24, %r5;
	mov.b64 	{%r15, %r16}, %rd23;
	mov.b64 	{%r17, %r18}, %rd24;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	setp.ge.u32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB15_7;

	cvta.to.global.u64 	%rd25, %rd10;
	cvta.to.global.u64 	%rd1, %rd14;
	mul.wide.u32 	%rd26, %r1, 8;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.u32 	%rd28, [%rd27];
	ld.global.u32 	%rd29, [%rd27+4];
	bfi.b64 	%rd30, %rd29, %rd28, 32, 32;
	cvt.u32.u64 	%r26, %rd30;
	mov.b32 	%f3, %r26;
	div.rn.f32 	%f4, %f3, %f2;
	shr.u64 	%rd31, %rd30, 32;
	cvt.u32.u64 	%r27, %rd31;
	mov.b32 	%f5, %r27;
	div.rn.f32 	%f6, %f5, %f2;
	mov.b32 	%r28, %f4;
	and.b32  	%r29, %r28, -2147483648;
	or.b32  	%r30, %r29, 1056964608;
	mov.b32 	%f7, %r30;
	add.rz.f32 	%f8, %f4, %f7;
	cvt.rzi.f32.f32 	%f9, %f8;
	setp.leu.f32 	%p2, %f9, 0f5EFFFFFF;
	max.f32 	%f10, %f9, 0fDF000000;
	cvt.rzi.s64.f32 	%rd32, %f10;
	setp.num.f32 	%p3, %f9, %f9;
	mov.b32 	%r31, %f6;
	and.b32  	%r32, %r31, -2147483648;
	or.b32  	%r33, %r32, 1056964608;
	mov.b32 	%f11, %r33;
	add.rz.f32 	%f12, %f6, %f11;
	cvt.rzi.f32.f32 	%f13, %f12;
	setp.leu.f32 	%p4, %f13, 0f5EFFFFFF;
	max.f32 	%f14, %f13, 0fDF000000;
	cvt.rzi.s64.f32 	%rd33, %f14;
	setp.num.f32 	%p5, %f13, %f13;
	add.s64 	%rd34, %rd32, 8589934590;
	shr.u64 	%rd35, %rd34, 2;
	shl.b64 	%rd36, %rd33, 30;
	and.b64  	%rd37, %rd35, 4294967295;
	and.pred  	%p6, %p3, %p2;
	selp.b64 	%rd38, %rd37, 2147483647, %p6;
	add.s64 	%rd39, %rd36, 9223372034707292160;
	and.b64  	%rd40, %rd39, -4294967296;
	and.pred  	%p7, %p5, %p4;
	selp.b64 	%rd41, %rd40, 9223372032559808512, %p7;
	or.b64  	%rd2, %rd41, %rd38;
	shr.u64 	%rd42, %rd2, 16;
	xor.b64  	%rd43, %rd42, %rd2;
	mul.lo.s64 	%rd44, %rd43, 2246822507;
	shr.u64 	%rd45, %rd44, 13;
	xor.b64  	%rd46, %rd45, %rd44;
	mul.lo.s64 	%rd47, %rd46, 3266489909;
	shr.u64 	%rd48, %rd47, 16;
	xor.b64  	%rd49, %rd48, %rd47;
	cvt.u64.u32 	%rd50, %r3;
	add.s64 	%rd3, %rd50, -1;
	and.b64  	%rd69, %rd49, %rd3;
	shl.b64 	%rd51, %rd69, 4;
	add.s64 	%rd52, %rd1, %rd51;
	ld.global.u64 	%rd5, [%rd52];
	setp.eq.s64 	%p8, %rd5, %rd2;
	@%p8 bra 	$L__BB15_6;

	setp.eq.s64 	%p9, %rd5, -1;
	@%p9 bra 	$L__BB15_7;

$L__BB15_4:
	add.s64 	%rd53, %rd69, 1;
	and.b64  	%rd69, %rd53, %rd3;
	shl.b64 	%rd54, %rd69, 4;
	add.s64 	%rd55, %rd1, %rd54;
	ld.global.u64 	%rd8, [%rd55];
	setp.eq.s64 	%p10, %rd8, %rd2;
	@%p10 bra 	$L__BB15_6;

	setp.eq.s64 	%p11, %rd8, -1;
	@%p11 bra 	$L__BB15_7;
	bra.uni 	$L__BB15_4;

$L__BB15_6:
	shl.b64 	%rd58, %rd69, 4;
	add.s64 	%rd59, %rd1, %rd58;
	ld.global.u32 	%r36, [%rd59+8];
	mul.wide.u32 	%rd60, %r36, 4;
	add.s64 	%rd57, %rd18, %rd60;
	mov.u32 	%r35, 1;
	// begin inline asm
	cvta.to.global.u64 %rd56, %rd57;atom.global.add.u32 %r34, [%rd56], %r35;
	// end inline asm
	cvta.to.global.u64 	%rd61, %rd19;
	mul.wide.u32 	%rd62, %r34, 4;
	add.s64 	%rd63, %rd61, %rd62;
	st.global.u32 	[%rd63], %r1;

$L__BB15_7:
	ret;

}
	// .globl	write_blocks_multiplicity_to_scan_value
.visible .entry write_blocks_multiplicity_to_scan_value(
	.param .align 8 .b8 write_blocks_multiplicity_to_scan_value_param_0[72],
	.param .u64 write_blocks_multiplicity_to_scan_value_param_1,
	.param .u64 write_blocks_multiplicity_to_scan_value_param_2,
	.param .u32 write_blocks_multiplicity_to_scan_value_param_3
)
{
	.reg .pred 	%p<5>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<36>;
	.reg .b64 	%rd<24>;


	ld.param.u64 	%rd8, [write_blocks_multiplicity_to_scan_value_param_1];
	ld.param.u64 	%rd9, [write_blocks_multiplicity_to_scan_value_param_2];
	ld.param.u32 	%r4, [write_blocks_multiplicity_to_scan_value_param_3];
	ld.param.u64 	%rd3, [write_blocks_multiplicity_to_scan_value_param_0+24];
	ld.param.u64 	%rd2, [write_blocks_multiplicity_to_scan_value_param_0+16];
	cvta.to.global.u64 	%rd10, %rd3;
	mov.u32 	%r5, %ntid.z;
	mov.u32 	%r6, %ntid.y;
	mov.u32 	%r7, %ntid.x;
	mov.b64 	%rd11, {%r7, %r6};
	mov.u32 	%r8, %ctaid.z;
	mov.u32 	%r9, %nctaid.y;
	mov.u32 	%r10, %ctaid.y;
	mad.lo.s32 	%r11, %r8, %r9, %r10;
	mov.u32 	%r12, %nctaid.x;
	mov.u32 	%r13, %ctaid.x;
	mad.lo.s32 	%r14, %r11, %r12, %r13;
	and.b64  	%rd12, %rd11, 4294967295;
	cvt.u64.u32 	%rd13, %r6;
	bfi.b64 	%rd14, %rd13, %rd12, 32, 32;
	cvt.u64.u32 	%rd15, %r5;
	mov.b64 	{%r15, %r16}, %rd14;
	mov.b64 	{%r17, %r18}, %rd15;
	mul.lo.s32 	%r19, %r15, %r14;
	mul.lo.s32 	%r20, %r19, %r16;
	mov.u32 	%r21, %tid.z;
	mov.u32 	%r22, %tid.y;
	mad.lo.s32 	%r23, %r21, %r6, %r22;
	mov.u32 	%r24, %tid.x;
	mad.lo.s32 	%r25, %r23, %r7, %r24;
	mad.lo.s32 	%r1, %r20, %r17, %r25;
	ld.global.u32 	%r26, [%rd10];
	setp.ge.u32 	%p1, %r1, %r26;
	@%p1 bra 	$L__BB16_3;

	setp.eq.s32 	%p2, %r4, 0;
	@%p2 bra 	$L__BB16_4;

	cvta.to.global.u64 	%rd16, %rd2;
	mul.wide.u32 	%rd17, %r1, 24;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.u32 	%r27, [%rd18+12];
	div.u32 	%r28, %r27, %r4;
	mul.lo.s32 	%r29, %r28, %r4;
	setp.ne.s32 	%p3, %r27, %r29;
	selp.u32 	%r30, 1, 0, %p3;
	add.s32 	%r31, %r28, %r30;
	ld.global.u32 	%r32, [%rd18+16];
	and.b32  	%r33, %r32, 3;
	setp.eq.s32 	%p4, %r33, 0;
	selp.b32 	%r34, %r31, 0, %p4;
	selp.b32 	%r35, 0, %r31, %p4;
	cvta.to.global.u64 	%rd19, %rd8;
	mul.wide.u32 	%rd20, %r1, 4;
	add.s64 	%rd21, %rd19, %rd20;
	st.global.u32 	[%rd21], %r34;
	cvta.to.global.u64 	%rd22, %rd9;
	add.s64 	%rd23, %rd22, %rd20;
	st.global.u32 	[%rd23], %r35;

$L__BB16_3:
	ret;

$L__BB16_4:
	trap;

}
	// .globl	init_gpu_dispatch_blocks_mapping
.visible .entry init_gpu_dispatch_blocks_mapping(
	.param .align 8 .b8 init_gpu_dispatch_blocks_mapping_param_0[72],
	.param .u64 init_gpu_dispatch_blocks_mapping_param_1,
	.param .u64 init_gpu_dispatch_blocks_mapping_param_2,
	.param .u32 init_gpu_dispatch_blocks_mapping_param_3
)
{
	.reg .pred 	%p<6>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<2>;
	.reg .b32 	%r<19>;
	.reg .b64 	%rd<23>;


	ld.param.u64 	%rd11, [init_gpu_dispatch_blocks_mapping_param_1];
	ld.param.u64 	%rd12, [init_gpu_dispatch_blocks_mapping_param_2];
	ld.param.u32 	%r11, [init_gpu_dispatch_blocks_mapping_param_3];
	ld.param.u64 	%rd9, [init_gpu_dispatch_blocks_mapping_param_0+56];
	ld.param.u64 	%rd8, [init_gpu_dispatch_blocks_mapping_param_0+48];
	ld.param.u64 	%rd5, [init_gpu_dispatch_blocks_mapping_param_0+16];
	mov.u32 	%r18, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	setp.eq.s32 	%p1, %r11, 0;
	@%p1 bra 	$L__BB17_5;

	cvt.u64.u32 	%rd1, %r2;
	cvta.to.global.u64 	%rd13, %rd5;
	mul.wide.u32 	%rd14, %r2, 24;
	add.s64 	%rd15, %rd13, %rd14;
	add.s64 	%rd2, %rd15, 16;
	ld.global.u32 	%r12, [%rd15+12];
	div.u32 	%r13, %r12, %r11;
	mul.lo.s32 	%r14, %r13, %r11;
	setp.ne.s32 	%p2, %r12, %r14;
	selp.u32 	%r15, 1, 0, %p2;
	add.s32 	%r3, %r13, %r15;
	setp.ge.u32 	%p3, %r18, %r3;
	@%p3 bra 	$L__BB17_4;

	ld.global.u32 	%r4, [%rd2+-8];
	ld.global.u8 	%rs1, [%rd2];
	and.b16  	%rs2, %rs1, 3;
	setp.ne.s16 	%p4, %rs2, 0;
	selp.b64 	%rd16, %rd12, %rd11, %p4;
	cvta.to.global.u64 	%rd17, %rd16;
	shl.b64 	%rd18, %rd1, 2;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.u32 	%r5, [%rd19];
	mov.u32 	%r6, %ntid.x;
	selp.b64 	%rd20, %rd9, %rd8, %p4;
	cvta.to.global.u64 	%rd3, %rd20;

$L__BB17_3:
	mad.lo.s32 	%r16, %r18, %r11, %r4;
	add.s32 	%r17, %r18, %r5;
	mul.wide.u32 	%rd21, %r17, 8;
	add.s64 	%rd22, %rd3, %rd21;
	st.global.u32 	[%rd22], %r2;
	st.global.u32 	[%rd22+4], %r16;
	add.s32 	%r18, %r18, %r6;
	setp.lt.u32 	%p5, %r18, %r3;
	@%p5 bra 	$L__BB17_3;

$L__BB17_4:
	ret;

$L__BB17_5:
	trap;

}
	// .globl	estimate_timestep_length
.visible .entry estimate_timestep_length(
	.param .f32 estimate_timestep_length_param_0,
	.param .f32 estimate_timestep_length_param_1,
	.param .u64 estimate_timestep_length_param_2,
	.param .u64 estimate_timestep_length_param_3,
	.param .u64 estimate_timestep_length_param_4,
	.param .u64 estimate_timestep_length_param_5,
	.param .u64 estimate_timestep_length_param_6,
	.param .f32 estimate_timestep_length_param_7,
	.param .u64 estimate_timestep_length_param_8
)
{
	.reg .pred 	%p<38>;
	.reg .b16 	%rs<3>;
	.reg .f32 	%f<233>;
	.reg .b32 	%r<50>;
	.reg .b64 	%rd<38>;


	ld.param.f32 	%f33, [estimate_timestep_length_param_1];
	ld.param.u64 	%rd9, [estimate_timestep_length_param_2];
	ld.param.u64 	%rd10, [estimate_timestep_length_param_3];
	ld.param.u64 	%rd11, [estimate_timestep_length_param_4];
	ld.param.u64 	%rd12, [estimate_timestep_length_param_6];
	ld.param.f32 	%f34, [estimate_timestep_length_param_7];
	mov.u32 	%r4, %ntid.z;
	mov.u32 	%r5, %ntid.y;
	mov.u32 	%r6, %ntid.x;
	mov.b64 	%rd14, {%r6, %r5};
	mov.u32 	%r7, %ctaid.z;
	mov.u32 	%r8, %nctaid.y;
	mov.u32 	%r9, %ctaid.y;
	mad.lo.s32 	%r10, %r7, %r8, %r9;
	mov.u32 	%r11, %nctaid.x;
	mov.u32 	%r12, %ctaid.x;
	mad.lo.s32 	%r13, %r10, %r11, %r12;
	and.b64  	%rd15, %rd14, 4294967295;
	cvt.u64.u32 	%rd16, %r5;
	bfi.b64 	%rd17, %rd16, %rd15, 32, 32;
	cvt.u64.u32 	%rd18, %r4;
	mov.b64 	{%r14, %r15}, %rd17;
	mov.b64 	{%r16, %r17}, %rd18;
	mul.lo.s32 	%r18, %r14, %r13;
	mul.lo.s32 	%r19, %r18, %r15;
	mov.u32 	%r20, %tid.z;
	mov.u32 	%r21, %tid.y;
	mad.lo.s32 	%r22, %r20, %r5, %r21;
	mov.u32 	%r23, %tid.x;
	mad.lo.s32 	%r24, %r22, %r6, %r23;
	mad.lo.s32 	%r1, %r19, %r16, %r24;
	ld.param.u32 	%r25, [estimate_timestep_length_param_5];
	setp.ge.u32 	%p2, %r1, %r25;
	@%p2 bra 	$L__BB18_27;

	cvt.u64.u32 	%rd1, %r1;
	cvta.to.global.u64 	%rd19, %rd9;
	mul.wide.u32 	%rd20, %r1, 24;
	add.s64 	%rd2, %rd19, %rd20;
	ld.global.u8 	%rs1, [%rd2];
	setp.ne.s16 	%p3, %rs1, 0;
	@%p3 bra 	$L__BB18_27;

	ld.global.u64 	%rd3, [%rd2+16];
	cvta.to.global.u64 	%rd21, %rd12;
	mul.lo.s64 	%rd22, %rd3, 96;
	add.s64 	%rd4, %rd21, %rd22;
	ld.global.u32 	%r2, [%rd4];
	setp.eq.s32 	%p4, %r2, 3;
	@%p4 bra 	$L__BB18_25;
	bra.uni 	$L__BB18_3;

$L__BB18_25:
	mov.f32 	%f200, 0f7F7FFFFF;
	min.f32 	%f232, %f33, %f200;
	bra.uni 	$L__BB18_26;

$L__BB18_3:
	shl.b64 	%rd23, %rd1, 5;
	shl.b64 	%rd24, %rd1, 3;
	cvt.u16.u32 	%rs2, %r2;
	cvta.to.global.u64 	%rd25, %rd11;
	add.s64 	%rd7, %rd25, %rd24;
	cvta.to.global.u64 	%rd26, %rd10;
	add.s64 	%rd8, %rd26, %rd23;
	setp.eq.s16 	%p5, %rs2, 1;
	@%p5 bra 	$L__BB18_22;

	setp.eq.s16 	%p6, %rs2, 2;
	@%p6 bra 	$L__BB18_7;

	setp.ne.s16 	%p7, %rs2, 3;
	@%p7 bra 	$L__BB18_23;

	ld.global.f32 	%f36, [%rd7];
	ld.global.f32 	%f37, [%rd7+4];
	mul.f32 	%f38, %f37, %f37;
	fma.rn.f32 	%f39, %f36, %f36, %f38;
	add.f32 	%f230, %f39, 0f00000000;
	mov.f32 	%f231, 0f00000000;
	bra.uni 	$L__BB18_24;

$L__BB18_22:
	ld.global.u64 	%rd27, [%rd4+24];
	shl.b64 	%rd28, %rd1, 4;
	add.s64 	%rd29, %rd27, %rd28;
	ld.f32 	%f153, [%rd29+8];
	ld.global.f32 	%f154, [%rd8+4];
	ld.global.f32 	%f155, [%rd8];
	div.rn.f32 	%f156, %f155, %f154;
	ld.global.f32 	%f157, [%rd4+16];
	add.f32 	%f158, %f157, %f157;
	div.rn.f32 	%f159, %f158, 0f40400000;
	ld.global.f32 	%f160, [%rd4+12];
	add.f32 	%f161, %f160, %f159;
	mul.f32 	%f162, %f161, %f34;
	mul.f32 	%f163, %f157, %f34;
	fma.rn.f32 	%f164, %f163, 0f3FAAAAAB, %f162;
	div.rn.f32 	%f165, %f164, %f156;
	sqrt.rn.f32 	%f166, %f165;
	ld.global.f32 	%f167, [%rd7];
	ld.global.f32 	%f168, [%rd7+4];
	mul.f32 	%f169, %f168, %f168;
	fma.rn.f32 	%f170, %f167, %f167, %f169;
	add.f32 	%f230, %f170, 0f00000000;
	sqrt.rn.f32 	%f171, %f230;
	max.f32 	%f172, %f171, %f166;
	ld.global.f32 	%f173, [%rd4+8];
	mul.f32 	%f174, %f153, %f173;
	div.rn.f32 	%f231, %f174, %f172;
	bra.uni 	$L__BB18_24;

$L__BB18_7:
	ld.global.f32 	%f43, [%rd8+4];
	ld.global.f32 	%f44, [%rd8];
	div.rn.f32 	%f2, %f44, %f43;
	ld.global.f32 	%f3, [%rd8+12];
	div.rn.f32 	%f45, %f2, %f3;
	ld.global.f32 	%f4, [%rd4+8];
	div.rn.f32 	%f5, %f45, %f2;
	ld.global.u32 	%r3, [%rd4+12];
	cvt.rn.f32.s32 	%f6, %r3;
	abs.f32 	%f8, %f5;
	setp.lt.f32 	%p8, %f8, 0f00800000;
	mul.f32 	%f50, %f8, 0f4B800000;
	selp.f32 	%f51, %f50, %f8, %p8;
	selp.f32 	%f52, 0fC3170000, 0fC2FE0000, %p8;
	mov.b32 	%r26, %f51;
	and.b32  	%r27, %r26, 8388607;
	or.b32  	%r28, %r27, 1065353216;
	mov.b32 	%f53, %r28;
	shr.u32 	%r29, %r26, 23;
	cvt.rn.f32.u32 	%f54, %r29;
	add.f32 	%f55, %f52, %f54;
	setp.gt.f32 	%p9, %f53, 0f3FB504F3;
	mul.f32 	%f56, %f53, 0f3F000000;
	add.f32 	%f57, %f55, 0f3F800000;
	selp.f32 	%f58, %f57, %f55, %p9;
	selp.f32 	%f59, %f56, %f53, %p9;
	add.f32 	%f60, %f59, 0fBF800000;
	add.f32 	%f41, %f59, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f40,%f41;
	// end inline asm
	add.f32 	%f61, %f60, %f60;
	mul.f32 	%f62, %f40, %f61;
	mul.f32 	%f63, %f62, %f62;
	mov.f32 	%f64, 0f3C4CAF63;
	mov.f32 	%f65, 0f3B18F0FE;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3DAAAABD;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mul.rn.f32 	%f69, %f68, %f63;
	mul.rn.f32 	%f70, %f69, %f62;
	sub.f32 	%f71, %f60, %f62;
	add.f32 	%f72, %f71, %f71;
	neg.f32 	%f73, %f62;
	fma.rn.f32 	%f74, %f73, %f60, %f72;
	mul.rn.f32 	%f75, %f40, %f74;
	add.f32 	%f76, %f70, %f62;
	sub.f32 	%f77, %f62, %f76;
	add.f32 	%f78, %f70, %f77;
	add.f32 	%f79, %f75, %f78;
	add.f32 	%f80, %f76, %f79;
	sub.f32 	%f81, %f76, %f80;
	add.f32 	%f82, %f79, %f81;
	mov.f32 	%f83, 0f3F317200;
	mul.rn.f32 	%f84, %f58, %f83;
	mov.f32 	%f85, 0f35BFBE8E;
	mul.rn.f32 	%f86, %f58, %f85;
	add.f32 	%f87, %f84, %f80;
	sub.f32 	%f88, %f84, %f87;
	add.f32 	%f89, %f80, %f88;
	add.f32 	%f90, %f82, %f89;
	add.f32 	%f91, %f86, %f90;
	add.f32 	%f92, %f87, %f91;
	sub.f32 	%f93, %f87, %f92;
	add.f32 	%f94, %f91, %f93;
	abs.f32 	%f9, %f6;
	setp.gt.f32 	%p10, %f9, 0f77F684DF;
	mul.f32 	%f95, %f6, 0f39000000;
	selp.f32 	%f96, %f95, %f6, %p10;
	mul.rn.f32 	%f97, %f96, %f92;
	neg.f32 	%f98, %f97;
	fma.rn.f32 	%f99, %f96, %f92, %f98;
	fma.rn.f32 	%f100, %f96, %f94, %f99;
	mov.f32 	%f101, 0f00000000;
	fma.rn.f32 	%f102, %f101, %f92, %f100;
	add.rn.f32 	%f103, %f97, %f102;
	neg.f32 	%f104, %f103;
	add.rn.f32 	%f105, %f97, %f104;
	add.rn.f32 	%f106, %f105, %f102;
	mov.b32 	%r30, %f103;
	setp.eq.s32 	%p11, %r30, 1118925336;
	add.s32 	%r31, %r30, -1;
	mov.b32 	%f107, %r31;
	add.f32 	%f108, %f106, 0f37000000;
	selp.f32 	%f10, %f108, %f106, %p11;
	selp.f32 	%f109, %f107, %f103, %p11;
	mov.f32 	%f110, 0f3FB8AA3B;
	mul.rn.f32 	%f111, %f109, %f110;
	cvt.rzi.f32.f32 	%f112, %f111;
	abs.f32 	%f113, %f112;
	setp.gt.f32 	%p12, %f113, 0f42FC0000;
	mov.b32 	%r32, %f112;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r33, 1123811328;
	mov.b32 	%f114, %r34;
	selp.f32 	%f115, %f114, %f112, %p12;
	mov.f32 	%f116, 0fBF317218;
	fma.rn.f32 	%f117, %f115, %f116, %f109;
	mov.f32 	%f118, 0f3102E308;
	fma.rn.f32 	%f119, %f115, %f118, %f117;
	mul.f32 	%f120, %f119, 0f3FB8AA3B;
	add.f32 	%f121, %f115, 0f4B40007F;
	mov.b32 	%r35, %f121;
	shl.b32 	%r36, %r35, 23;
	mov.b32 	%f122, %r36;
	ex2.approx.ftz.f32 	%f123, %f120;
	mul.f32 	%f11, %f123, %f122;
	setp.eq.f32 	%p13, %f11, 0f7F800000;
	mov.f32 	%f227, 0f7F800000;
	@%p13 bra 	$L__BB18_9;

	fma.rn.f32 	%f227, %f11, %f10, %f11;

$L__BB18_9:
	cvt.rn.f32.s32 	%f226, %r3;
	mul.f32 	%f225, %f226, 0f3F000000;
	cvt.rzi.f32.f32 	%f224, %f225;
	add.f32 	%f223, %f224, %f224;
	sub.f32 	%f222, %f226, %f223;
	abs.f32 	%f221, %f222;
	setp.lt.f32 	%p14, %f5, 0f00000000;
	setp.eq.f32 	%p15, %f221, 0f3F800000;
	and.pred  	%p1, %p14, %p15;
	setp.eq.f32 	%p16, %f5, 0f00000000;
	@%p16 bra 	$L__BB18_13;
	bra.uni 	$L__BB18_10;

$L__BB18_13:
	add.f32 	%f127, %f5, %f5;
	mov.b32 	%r39, %f127;
	selp.b32 	%r40, %r39, 0, %p15;
	or.b32  	%r41, %r40, 2139095040;
	setp.lt.s32 	%p20, %r3, 0;
	selp.b32 	%r42, %r41, %r40, %p20;
	mov.b32 	%f229, %r42;
	bra.uni 	$L__BB18_14;

$L__BB18_23:
	ld.global.u64 	%rd30, [%rd4+24];
	shl.b64 	%rd31, %rd1, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.f32 	%f175, [%rd32+8];
	ld.global.f32 	%f176, [%rd8+4];
	ld.global.f32 	%f177, [%rd8];
	div.rn.f32 	%f178, %f177, %f176;
	ld.global.f32 	%f179, [%rd4+20];
	add.f32 	%f180, %f179, %f179;
	div.rn.f32 	%f181, %f180, 0f40400000;
	ld.global.f32 	%f182, [%rd4+16];
	add.f32 	%f183, %f182, %f181;
	mul.f32 	%f184, %f175, %f183;
	mul.f32 	%f185, %f175, %f179;
	fma.rn.f32 	%f186, %f185, 0f3FAAAAAB, %f184;
	div.rn.f32 	%f187, %f186, %f178;
	sqrt.rn.f32 	%f188, %f187;
	ld.global.f32 	%f189, [%rd7];
	ld.global.f32 	%f190, [%rd7+4];
	mul.f32 	%f191, %f190, %f190;
	fma.rn.f32 	%f192, %f189, %f189, %f191;
	add.f32 	%f230, %f192, 0f00000000;
	sqrt.rn.f32 	%f193, %f230;
	max.f32 	%f194, %f193, %f188;
	ld.global.f32 	%f195, [%rd4+12];
	mul.f32 	%f196, %f195, %f34;
	div.rn.f32 	%f231, %f196, %f194;
	bra.uni 	$L__BB18_24;

$L__BB18_10:
	mov.b32 	%r37, %f227;
	xor.b32  	%r38, %r37, -2147483648;
	mov.b32 	%f124, %r38;
	selp.f32 	%f229, %f124, %f227, %p1;
	setp.geu.f32 	%p17, %f5, 0f00000000;
	@%p17 bra 	$L__BB18_14;

	cvt.rn.f32.s32 	%f220, %r3;
	cvt.rzi.f32.f32 	%f125, %f220;
	setp.eq.f32 	%p18, %f125, %f220;
	@%p18 bra 	$L__BB18_14;

	mov.f32 	%f229, 0f7FFFFFFF;

$L__BB18_14:
	cvt.rn.f32.s32 	%f206, %r3;
	abs.f32 	%f205, %f206;
	abs.f32 	%f204, %f5;
	add.f32 	%f128, %f204, %f205;
	mov.b32 	%r43, %f128;
	setp.lt.s32 	%p21, %r43, 2139095040;
	@%p21 bra 	$L__BB18_21;

	cvt.rn.f32.s32 	%f214, %r3;
	abs.f32 	%f213, %f214;
	abs.f32 	%f212, %f5;
	setp.gtu.f32 	%p22, %f212, 0f7F800000;
	setp.gtu.f32 	%p23, %f213, 0f7F800000;
	or.pred  	%p24, %p22, %p23;
	@%p24 bra 	$L__BB18_20;
	bra.uni 	$L__BB18_16;

$L__BB18_20:
	cvt.rn.f32.s32 	%f219, %r3;
	add.f32 	%f229, %f5, %f219;
	bra.uni 	$L__BB18_21;

$L__BB18_16:
	cvt.rn.f32.s32 	%f216, %r3;
	abs.f32 	%f215, %f216;
	setp.eq.f32 	%p25, %f215, 0f7F800000;
	@%p25 bra 	$L__BB18_19;
	bra.uni 	$L__BB18_17;

$L__BB18_19:
	abs.f32 	%f218, %f5;
	setp.gt.f32 	%p28, %f218, 0f3F800000;
	selp.b32 	%r47, 2139095040, 0, %p28;
	xor.b32  	%r48, %r47, 2139095040;
	setp.lt.s32 	%p29, %r3, 0;
	selp.b32 	%r49, %r48, %r47, %p29;
	mov.b32 	%f129, %r49;
	setp.eq.f32 	%p30, %f5, 0fBF800000;
	selp.f32 	%f229, 0f3F800000, %f129, %p30;
	bra.uni 	$L__BB18_21;

$L__BB18_17:
	abs.f32 	%f217, %f5;
	setp.neu.f32 	%p26, %f217, 0f7F800000;
	@%p26 bra 	$L__BB18_21;

	setp.gt.s32 	%p27, %r3, -1;
	selp.b32 	%r44, 2139095040, 0, %p27;
	or.b32  	%r45, %r44, -2147483648;
	selp.b32 	%r46, %r45, %r44, %p1;
	mov.b32 	%f229, %r46;

$L__BB18_21:
	ld.param.f32 	%f207, [estimate_timestep_length_param_7];
	setp.eq.s32 	%p31, %r3, 0;
	setp.eq.f32 	%p32, %f5, 0f3F800000;
	mov.f32 	%f130, 0f3F800000;
	or.pred  	%p33, %p32, %p31;
	add.f32 	%f131, %f229, 0fBF800000;
	selp.f32 	%f132, 0f00000000, %f131, %p33;
	mul.f32 	%f133, %f4, %f132;
	ld.global.f32 	%f134, [%rd4+20];
	neg.f32 	%f135, %f134;
	max.f32 	%f136, %f133, %f135;
	add.f32 	%f137, %f3, 0fBF800000;
	mul.f32 	%f138, %f137, %f2;
	mul.f32 	%f139, %f136, 0fC0C00000;
	fma.rn.f32 	%f140, %f136, 0fC0C00000, %f139;
	div.rn.f32 	%f141, %f138, %f140;
	sqrt.rn.f32 	%f142, %f141;
	div.rn.f32 	%f143, %f207, %f3;
	mul.f32 	%f144, %f143, %f142;
	ld.global.f32 	%f145, [%rd7];
	ld.global.f32 	%f146, [%rd7+4];
	mul.f32 	%f147, %f146, %f146;
	fma.rn.f32 	%f148, %f145, %f145, %f147;
	add.f32 	%f230, %f148, 0f00000000;
	max.f32 	%f149, %f230, %f130;
	div.rn.f32 	%f150, %f149, 0f3DCCCCCD;
	sqrt.rn.f32 	%f151, %f150;
	div.rn.f32 	%f152, %f207, %f151;
	min.f32 	%f231, %f144, %f152;

$L__BB18_24:
	ld.param.f32 	%f209, [estimate_timestep_length_param_1];
	ld.param.f32 	%f208, [estimate_timestep_length_param_7];
	sqrt.rn.f32 	%f197, %f230;
	div.rn.f32 	%f198, %f208, %f197;
	min.f32 	%f199, %f209, %f231;
	min.f32 	%f232, %f199, %f198;

$L__BB18_26:
	ld.param.u64 	%rd37, [estimate_timestep_length_param_8];
	ld.param.f32 	%f211, [estimate_timestep_length_param_0];
	ld.param.f32 	%f210, [estimate_timestep_length_param_1];
	setp.gt.f32 	%p34, %f210, %f211;
	setp.lt.f32 	%p35, %f232, %f211;
	and.pred  	%p36, %p34, %p35;
	selp.f32 	%f201, %f211, %f232, %p36;
	mul.f32 	%f202, %f201, 0f5368D4A5;
	setp.gt.f32 	%p37, %f202, 0f5F7FFFFF;
	max.f32 	%f203, %f202, 0f00000000;
	cvt.rzi.u64.f32 	%rd36, %f203;
	selp.b64 	%rd35, -1, %rd36, %p37;
	// begin inline asm
	cvta.to.global.u64 %rd33, %rd37;red.global.min.u64 [%rd33], %rd35;
	// end inline asm

$L__BB18_27:
	ret;

}
	// .globl	update_cdf
.visible .entry update_cdf(
	.param .align 8 .b8 update_cdf_param_0[72],
	.param .align 8 .b8 update_cdf_param_1[32]
)
{



	trap;

}

