$date
	Sat Nov 01 14:54:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 32 ! es_o_alu_pc [31:0] $end
$var wire 32 " es_o_alu_value [31:0] $end
$var wire 1 # es_o_ce $end
$var wire 1 $ es_o_change_pc $end
$var wire 6 % es_o_opcode [5:0] $end
$var reg 1 & clk $end
$var reg 6 ' es_i_alu_funct [5:0] $end
$var reg 6 ( es_i_alu_op [5:0] $end
$var reg 1 ) es_i_alu_src $end
$var reg 1 * es_i_ce $end
$var reg 32 + es_i_data_rs [31:0] $end
$var reg 32 , es_i_data_rt [31:0] $end
$var reg 16 - es_i_imm [15:0] $end
$var reg 1 . es_i_jal $end
$var reg 26 / es_i_jal_addr [25:0] $end
$var reg 1 0 es_i_jr $end
$var reg 32 1 es_i_pc [31:0] $end
$var reg 1 2 rst $end
$scope module uut $end
$var wire 5 3 alu_control [4:0] $end
$var wire 32 4 alu_pc [31:0] $end
$var wire 32 5 alu_value [31:0] $end
$var wire 1 6 change_pc $end
$var wire 6 7 es_i_alu_funct [5:0] $end
$var wire 6 8 es_i_alu_op [5:0] $end
$var wire 1 9 es_i_alu_src $end
$var wire 1 : es_i_ce $end
$var wire 32 ; es_i_data_rs [31:0] $end
$var wire 32 < es_i_data_rt [31:0] $end
$var wire 16 = es_i_imm [15:0] $end
$var wire 1 > es_i_jal $end
$var wire 26 ? es_i_jal_addr [25:0] $end
$var wire 1 @ es_i_jr $end
$var wire 32 A es_i_pc [31:0] $end
$var wire 32 B es_o_alu_pc [31:0] $end
$var wire 1 $ es_o_change_pc $end
$var wire 1 C take_jal $end
$var wire 1 D take_jr $end
$var wire 32 E temp_alu_value [31:0] $end
$var wire 1 F temp_jal_change_pc $end
$var wire 32 G temp_pc [31:0] $end
$var wire 32 H temp_ra [31:0] $end
$var reg 32 I es_o_alu_value [31:0] $end
$var reg 1 J es_o_ce $end
$var reg 6 K es_o_opcode [5:0] $end
$scope module ac $end
$var wire 6 L ac_i_funct [5:0] $end
$var wire 6 M ac_i_opcode [5:0] $end
$var reg 5 N ac_o_control [4:0] $end
$upscope $end
$scope module a $end
$var wire 1 9 a_i_alu_src $end
$var wire 32 O a_i_data_rs [31:0] $end
$var wire 32 P a_i_data_rt [31:0] $end
$var wire 5 Q a_i_funct [4:0] $end
$var wire 16 R a_i_imm [15:0] $end
$var wire 32 S a_i_pc [31:0] $end
$var wire 32 T a_imm [31:0] $end
$var wire 32 U a_o_data_2 [31:0] $end
$var wire 1 V funct_add $end
$var wire 1 W funct_addu $end
$var wire 1 X funct_and $end
$var wire 1 Y funct_eq $end
$var wire 1 Z funct_ge $end
$var wire 1 [ funct_geu $end
$var wire 1 \ funct_jr $end
$var wire 1 ] funct_lui $end
$var wire 1 ^ funct_neq $end
$var wire 1 _ funct_nor $end
$var wire 1 ` funct_or $end
$var wire 1 a funct_sll $end
$var wire 1 b funct_slt $end
$var wire 1 c funct_sltu $end
$var wire 1 d funct_sra $end
$var wire 1 e funct_srl $end
$var wire 1 f funct_sub $end
$var wire 1 g funct_subu $end
$var reg 1 h a_o_change_pc $end
$var reg 32 i alu_pc [31:0] $end
$var reg 32 j alu_value [31:0] $end
$upscope $end
$scope module tj $end
$var wire 32 k temp_jumpaddr [31:0] $end
$var wire 1 > tj_i_jal $end
$var wire 26 l tj_i_jal_addr [25:0] $end
$var wire 32 m tj_i_pc [31:0] $end
$var reg 1 n tj_o_change_pc $end
$var reg 32 o tj_o_pc [31:0] $end
$var reg 32 p tj_o_ra [31:0] $end
$upscope $end
$upscope $end
$scope task tick $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 p
b0 o
0n
b0 m
b0 l
b0 k
b0 j
b0 i
0h
0g
0f
0e
0d
0c
0b
1a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
b0 U
b0 T
b0 S
b0 R
b111 Q
b0 P
b0 O
b111 N
b0 M
b0 L
b0 K
0J
b0 I
b0 H
b0 G
0F
b0 E
0D
0C
b0 B
b0 A
0@
b0 ?
0>
b0 =
b0 <
b0 ;
0:
09
b0 8
b0 7
06
b0 5
b0 4
b111 3
12
b0 1
00
b0 /
0.
b0 -
b0 ,
b0 +
0*
0)
b0 (
b0 '
0&
b0 %
0$
0#
b0 "
b0 !
$end
#5
02
1&
#10
0&
#15
b101 I
b101 "
b101 E
1`
b11 N
0V
0a
b11 3
b11 Q
b100 U
b101 j
b101 5
1J
1#
b100101 '
b100101 7
b100101 L
b100 ,
b100 <
b100 P
b101 +
b101 ;
b101 O
1*
1:
1&
#20
0&
#25
b110 I
b110 "
1J
1#
b110 E
1f
b1 N
0V
0`
b1 3
b1 Q
b110 j
b110 5
b100010 '
b100010 7
b100010 L
b1010 +
b1010 ;
b1010 O
1&
#30
0&
#35
b1010 E
b0 N
1V
0f
b0 3
b0 Q
b100 K
b100 %
b1010 I
b1010 "
1J
1#
b101 U
b1010 j
b1010 5
b100 (
b100 8
b100 M
b101 ,
b101 <
b101 P
b101 +
b101 ;
b101 O
b1010 -
b1010 =
b1010 R
b1010 T
b1010 1
b1010 A
b1010 S
b1010 m
1&
#40
0&
#45
b111110100000 !
b111110100000 B
1$
b100 K
b100 %
b110110 I
b110110 "
1J
1#
b110110 E
b111110100000 o
b111110100000 G
1n
1F
b110110 p
b110110 H
b1111101000 /
b1111101000 ?
b1111101000 l
b111110100000 k
1.
1C
1>
b110010 1
b110010 A
b110010 S
b110010 m
1&
#50
0&
#55
1&
#60
0&
#65
1&
#70
0&
#75
1&
