LSE_CPS_ID_1 "d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd:8[4:9]"
LSE_CPS_ID_2 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_3 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_4 "d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd:8[4:9]"
LSE_CPS_ID_5 "d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd:9[4:10]"
LSE_CPS_ID_6 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_7 "d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd:22[3] 32[10]"
LSE_CPS_ID_8 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_9 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_10 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_11 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_12 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_13 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_14 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_15 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_16 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_17 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_18 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_19 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_20 "C:/lscc/diamond/3.14/ispfpga/vhdl_packages/numeric_std.vhd:1241[12:13]"
LSE_CPS_ID_21 "d:/rtl_fpga/sd2/verilog/aula7-divisor/div_clock.vhd:8[10:13]"
