{
  "Top": "conv1",
  "RtlTop": "conv1",
  "RtlPrefix": "",
  "RtlSubPrefix": "conv1_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inp_img": {
      "index": "0",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "inp_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out_img": {
      "index": "1",
      "direction": "inout",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_img_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "conv1"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "909366",
    "Latency": "909365"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "conv1",
    "Version": "1.0",
    "DisplayName": "Conv1",
    "Revision": "2113925985",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_conv1_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/AlexNet-FPGA-implementation\/Conv1\/src\/conv1.cpp",
      "..\/..\/AlexNet-FPGA-implementation\/Conv1\/src\/conv1.h",
      "..\/..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.h",
      "..\/..\/AlexNet-FPGA-implementation\/Conv2\/src\/conv2.cpp"
    ],
    "TestBench": [
      "..\/..\/'\/primary\/HLS\/AlexNet-FPGA-implementation\/Conv1\/src\/testbench.cpp'",
      "..\/..\/AlexNet-FPGA-implementation\/Conv1\/src\/testbench.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/conv1_control_s_axi.vhd",
      "impl\/vhdl\/conv1_conv1_Pipeline_L1.vhd",
      "impl\/vhdl\/conv1_conv1_Pipeline_L1_bias_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/conv1_conv1_Pipeline_L2_L3_L4.vhd",
      "impl\/vhdl\/conv1_conv1_Pipeline_L7.vhd",
      "impl\/vhdl\/conv1_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/conv1_fcmp_32ns_32ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/conv1_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/conv1_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/conv1_gmem_m_axi.vhd",
      "impl\/vhdl\/conv1_line_buffer_3D_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/conv1_mac_muladd_8ns_2ns_8ns_10_4_1.vhd",
      "impl\/vhdl\/conv1_mul_2ns_19ns_20_1_1.vhd",
      "impl\/vhdl\/conv1_mul_6ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/conv1_mul_8ns_9ns_16_1_1.vhd",
      "impl\/vhdl\/conv1_sparsemux_7_2_32_1_1.vhd",
      "impl\/vhdl\/conv1_sparsemux_193_7_32_1_1.vhd",
      "impl\/vhdl\/conv1.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/conv1_control_s_axi.v",
      "impl\/verilog\/conv1_conv1_Pipeline_L1.v",
      "impl\/verilog\/conv1_conv1_Pipeline_L1_bias_ROM_AUTO_1R.dat",
      "impl\/verilog\/conv1_conv1_Pipeline_L1_bias_ROM_AUTO_1R.v",
      "impl\/verilog\/conv1_conv1_Pipeline_L2_L3_L4.v",
      "impl\/verilog\/conv1_conv1_Pipeline_L7.v",
      "impl\/verilog\/conv1_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/conv1_fcmp_32ns_32ns_1_2_no_dsp_1.v",
      "impl\/verilog\/conv1_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/conv1_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/conv1_gmem_m_axi.v",
      "impl\/verilog\/conv1_line_buffer_3D_RAM_AUTO_1R1W.v",
      "impl\/verilog\/conv1_mac_muladd_8ns_2ns_8ns_10_4_1.v",
      "impl\/verilog\/conv1_mul_2ns_19ns_20_1_1.v",
      "impl\/verilog\/conv1_mul_6ns_7ns_12_1_1.v",
      "impl\/verilog\/conv1_mul_8ns_9ns_16_1_1.v",
      "impl\/verilog\/conv1_sparsemux_7_2_32_1_1.v",
      "impl\/verilog\/conv1_sparsemux_193_7_32_1_1.v",
      "impl\/verilog\/conv1.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/conv1_v1_0\/data\/conv1.mdd",
      "impl\/misc\/drivers\/conv1_v1_0\/data\/conv1.tcl",
      "impl\/misc\/drivers\/conv1_v1_0\/data\/conv1.yaml",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/xconv1.c",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/xconv1.h",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/xconv1_hw.h",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/xconv1_linux.c",
      "impl\/misc\/drivers\/conv1_v1_0\/src\/xconv1_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/conv1_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/conv1_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/conv1_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/conv1.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "conv1_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv1_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv1_fcmp_32ns_32ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name conv1_fcmp_32ns_32ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "conv1_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name conv1_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "inp_img_1",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 31 to 0 of inp_img"
            }]
        },
        {
          "offset": "0x14",
          "name": "inp_img_2",
          "access": "W",
          "description": "Data signal of inp_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "inp_img",
              "access": "W",
              "description": "Bit 63 to 32 of inp_img"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_img_1",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 31 to 0 of out_img"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_img_2",
          "access": "W",
          "description": "Data signal of out_img",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_img",
              "access": "W",
              "description": "Bit 63 to 32 of out_img"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out_img"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "inp_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "inp_img"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "out_img"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "out_img"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "conv1",
      "BindInstances": "line_buffer_3D_U line_buffer_3D_1_U line_buffer_3D_2_U line_buffer_3D_3_U line_buffer_3D_4_U line_buffer_3D_5_U line_buffer_3D_6_U add_ln107_2_fu_2438_p2 icmp_ln107_fu_2444_p2 add_ln107_1_fu_2450_p2 empty_fu_2460_p2 mul_6ns_7ns_12_1_1_U1945 mul_8ns_9ns_16_1_1_U1946 icmp_ln110_fu_2492_p2 add_ln110_1_fu_2498_p2 empty_40_fu_2513_p2 empty_41_fu_2520_p2 empty_42_fu_2527_p2 empty_43_fu_2534_p2 add_ln110_fu_2550_p2 add_ln107_fu_2556_p2 control_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "conv1_Pipeline_L2_L3_L4",
          "InstanceName": "grp_conv1_Pipeline_L2_L3_L4_fu_1629",
          "BindInstances": "icmp_ln91_fu_268_p2 add_ln91_2_fu_274_p2 add_ln91_1_fu_289_p2 icmp_ln93_fu_295_p2 select_ln91_fu_301_p3 first_iter_129_fu_309_p2 or_ln91_fu_315_p2 xor_ln91_fu_321_p2 icmp_ln95_fu_327_p2 and_ln91_fu_333_p2 select_ln91_1_fu_339_p3 add_ln93_fu_347_p2 empty_37_fu_353_p2 j_mid2_fu_359_p3 first_iter_1_mid2_fu_367_p3 select_ln93_fu_375_p3 first_iter_0_fu_383_p2 mul_2ns_19ns_20_1_1_U1 add_ln91_fu_403_p2 mac_muladd_8ns_2ns_8ns_10_4_1_U2 mac_muladd_8ns_2ns_8ns_10_4_1_U2 add_ln95_fu_428_p2 add_ln93_1_fu_434_p2 select_ln93_1_fu_440_p3"
        },
        {
          "ModuleName": "conv1_Pipeline_L7",
          "InstanceName": "grp_conv1_Pipeline_L7_fu_1651",
          "BindInstances": "cmp36_fu_6178_p2 icmp_ln114_fu_6202_p2 add_ln114_16_fu_6208_p2 add_ln132_10_fu_6231_p2 add_ln132_fu_6237_p2 add_ln132_1_fu_9760_p2 add_ln132_2_fu_9776_p2 add_ln132_3_fu_10242_p2 add_ln132_4_fu_10258_p2 add_ln132_5_fu_10694_p2 add_ln132_6_fu_10710_p2 add_ln132_7_fu_10987_p2 add_ln132_8_fu_11003_p2 add_ln132_9_fu_11229_p2 add_ln170_fu_6254_p2 add_ln170_1_fu_6270_p2 add_ln170_2_fu_9792_p2 add_ln170_3_fu_9807_p2 add_ln114_26_fu_6286_p2 add_ln114_17_fu_6296_p2 add_ln114_18_fu_11596_p2 add_ln114_fu_11605_p2 add_ln114_1_fu_11622_p2 add_ln114_19_fu_11455_p2 add_ln114_2_fu_11464_p2 add_ln114_3_fu_11481_p2 add_ln114_20_fu_10726_p2 add_ln114_4_fu_10735_p2 add_ln114_5_fu_10752_p2 add_ln114_21_fu_6304_p2 add_ln114_6_fu_6314_p2 add_ln114_7_fu_6332_p2 add_ln114_22_fu_12526_p2 add_ln114_8_fu_12535_p2 add_ln114_9_fu_12742_p2 add_ln114_23_fu_12540_p2 add_ln114_10_fu_12549_p2 add_ln114_11_fu_12566_p2 add_ln114_24_fu_12214_p2 add_ln114_12_fu_12223_p2 add_ln114_13_fu_12240_p2 add_ln114_25_fu_11717_p2 add_ln114_14_fu_11726_p2 add_ln114_15_fu_11743_p2 empty_31_fu_11952_p2 add_ln181_fu_11763_p2 add_ln181_1_fu_11780_p2 add_ln181_2_fu_11870_p2 add_ln181_3_fu_11887_p2 add_ln181_4_fu_11961_p2 add_ln181_5_fu_11978_p2 add_ln181_6_fu_12038_p2 add_ln181_7_fu_12054_p2 sparsemux_7_2_32_1_1_U14 sparsemux_7_2_32_1_1_U15 sparsemux_7_2_32_1_1_U16 sparsemux_7_2_32_1_1_U17 sparsemux_7_2_32_1_1_U18 sparsemux_7_2_32_1_1_U19 sparsemux_7_2_32_1_1_U20 sparsemux_7_2_32_1_1_U21 sparsemux_7_2_32_1_1_U22 sparsemux_7_2_32_1_1_U23 sparsemux_7_2_32_1_1_U24 sparsemux_7_2_32_1_1_U25 sparsemux_7_2_32_1_1_U26 sparsemux_7_2_32_1_1_U27 sparsemux_7_2_32_1_1_U28 sparsemux_7_2_32_1_1_U29 sparsemux_7_2_32_1_1_U30 sparsemux_7_2_32_1_1_U31 sparsemux_7_2_32_1_1_U32 sparsemux_7_2_32_1_1_U33 sparsemux_7_2_32_1_1_U34 sparsemux_7_2_32_1_1_U35 sparsemux_7_2_32_1_1_U36 sparsemux_7_2_32_1_1_U37 sparsemux_7_2_32_1_1_U38 sparsemux_7_2_32_1_1_U39 sparsemux_7_2_32_1_1_U40 sparsemux_7_2_32_1_1_U41 sparsemux_7_2_32_1_1_U42 sparsemux_7_2_32_1_1_U43 sparsemux_7_2_32_1_1_U44 sparsemux_7_2_32_1_1_U45 sparsemux_7_2_32_1_1_U46 sparsemux_7_2_32_1_1_U47 sparsemux_7_2_32_1_1_U48 sparsemux_7_2_32_1_1_U49 sparsemux_7_2_32_1_1_U50 sparsemux_7_2_32_1_1_U51 sparsemux_7_2_32_1_1_U52 sparsemux_7_2_32_1_1_U53 sparsemux_7_2_32_1_1_U54 sparsemux_7_2_32_1_1_U55 sparsemux_7_2_32_1_1_U56 sparsemux_7_2_32_1_1_U57 sparsemux_7_2_32_1_1_U58 sparsemux_7_2_32_1_1_U59 sparsemux_7_2_32_1_1_U60 sparsemux_7_2_32_1_1_U61 sparsemux_7_2_32_1_1_U62 sparsemux_7_2_32_1_1_U63 sparsemux_7_2_32_1_1_U64 sparsemux_7_2_32_1_1_U65 sparsemux_7_2_32_1_1_U66 sparsemux_7_2_32_1_1_U67 sparsemux_7_2_32_1_1_U68 sparsemux_7_2_32_1_1_U69 sparsemux_7_2_32_1_1_U70 sparsemux_7_2_32_1_1_U71 sparsemux_7_2_32_1_1_U72 sparsemux_7_2_32_1_1_U73 sparsemux_7_2_32_1_1_U74 sparsemux_7_2_32_1_1_U75 sparsemux_7_2_32_1_1_U76 sparsemux_7_2_32_1_1_U77 sparsemux_7_2_32_1_1_U78 sparsemux_7_2_32_1_1_U79 sparsemux_7_2_32_1_1_U80 sparsemux_7_2_32_1_1_U81 sparsemux_7_2_32_1_1_U82 sparsemux_7_2_32_1_1_U83 sparsemux_7_2_32_1_1_U84 sparsemux_7_2_32_1_1_U85 sparsemux_7_2_32_1_1_U86 sparsemux_7_2_32_1_1_U87 sparsemux_7_2_32_1_1_U88 sparsemux_7_2_32_1_1_U89 sparsemux_7_2_32_1_1_U90 add_ln144_fu_12923_p2 add_ln144_1_fu_12928_p2 add_ln144_2_fu_12965_p2 add_ln144_3_fu_13002_p2 add_ln144_4_fu_13039_p2"
        },
        {
          "ModuleName": "conv1_Pipeline_L1",
          "InstanceName": "grp_conv1_Pipeline_L1_fu_2040",
          "BindInstances": "icmp_ln212_fu_75911_p2 add_ln212_fu_75917_p2 sparsemux_193_7_32_1_1_U1210 fmul_32ns_32ns_32_3_max_dsp_1_U846 sparsemux_193_7_32_1_1_U1211 fmul_32ns_32ns_32_3_max_dsp_1_U847 sparsemux_193_7_32_1_1_U1212 fmul_32ns_32ns_32_3_max_dsp_1_U848 sparsemux_193_7_32_1_1_U1213 fmul_32ns_32ns_32_3_max_dsp_1_U849 sparsemux_193_7_32_1_1_U1214 fmul_32ns_32ns_32_3_max_dsp_1_U850 sparsemux_193_7_32_1_1_U1215 fmul_32ns_32ns_32_3_max_dsp_1_U851 sparsemux_193_7_32_1_1_U1216 fmul_32ns_32ns_32_3_max_dsp_1_U852 sparsemux_193_7_32_1_1_U1217 fmul_32ns_32ns_32_3_max_dsp_1_U853 sparsemux_193_7_32_1_1_U1218 fmul_32ns_32ns_32_3_max_dsp_1_U854 sparsemux_193_7_32_1_1_U1219 fmul_32ns_32ns_32_3_max_dsp_1_U855 sparsemux_193_7_32_1_1_U1220 fmul_32ns_32ns_32_3_max_dsp_1_U856 sparsemux_193_7_32_1_1_U1221 fmul_32ns_32ns_32_3_max_dsp_1_U857 sparsemux_193_7_32_1_1_U1222 fmul_32ns_32ns_32_3_max_dsp_1_U858 sparsemux_193_7_32_1_1_U1223 fmul_32ns_32ns_32_3_max_dsp_1_U859 sparsemux_193_7_32_1_1_U1224 fmul_32ns_32ns_32_3_max_dsp_1_U860 sparsemux_193_7_32_1_1_U1225 fmul_32ns_32ns_32_3_max_dsp_1_U861 sparsemux_193_7_32_1_1_U1226 fmul_32ns_32ns_32_3_max_dsp_1_U862 sparsemux_193_7_32_1_1_U1227 fmul_32ns_32ns_32_3_max_dsp_1_U863 sparsemux_193_7_32_1_1_U1228 fmul_32ns_32ns_32_3_max_dsp_1_U864 sparsemux_193_7_32_1_1_U1229 fmul_32ns_32ns_32_3_max_dsp_1_U865 sparsemux_193_7_32_1_1_U1230 fmul_32ns_32ns_32_3_max_dsp_1_U866 sparsemux_193_7_32_1_1_U1231 fmul_32ns_32ns_32_3_max_dsp_1_U867 sparsemux_193_7_32_1_1_U1232 fmul_32ns_32ns_32_3_max_dsp_1_U868 sparsemux_193_7_32_1_1_U1233 fmul_32ns_32ns_32_3_max_dsp_1_U869 sparsemux_193_7_32_1_1_U1234 fmul_32ns_32ns_32_3_max_dsp_1_U870 sparsemux_193_7_32_1_1_U1235 fmul_32ns_32ns_32_3_max_dsp_1_U871 sparsemux_193_7_32_1_1_U1236 fmul_32ns_32ns_32_3_max_dsp_1_U872 sparsemux_193_7_32_1_1_U1237 fmul_32ns_32ns_32_3_max_dsp_1_U873 sparsemux_193_7_32_1_1_U1238 fmul_32ns_32ns_32_3_max_dsp_1_U874 sparsemux_193_7_32_1_1_U1239 fmul_32ns_32ns_32_3_max_dsp_1_U875 sparsemux_193_7_32_1_1_U1240 fmul_32ns_32ns_32_3_max_dsp_1_U876 sparsemux_193_7_32_1_1_U1241 fmul_32ns_32ns_32_3_max_dsp_1_U877 sparsemux_193_7_32_1_1_U1242 fmul_32ns_32ns_32_3_max_dsp_1_U878 sparsemux_193_7_32_1_1_U1243 fmul_32ns_32ns_32_3_max_dsp_1_U879 sparsemux_193_7_32_1_1_U1244 fmul_32ns_32ns_32_3_max_dsp_1_U880 sparsemux_193_7_32_1_1_U1245 fmul_32ns_32ns_32_3_max_dsp_1_U881 sparsemux_193_7_32_1_1_U1246 fmul_32ns_32ns_32_3_max_dsp_1_U882 sparsemux_193_7_32_1_1_U1247 fmul_32ns_32ns_32_3_max_dsp_1_U883 sparsemux_193_7_32_1_1_U1248 fmul_32ns_32ns_32_3_max_dsp_1_U884 sparsemux_193_7_32_1_1_U1249 fmul_32ns_32ns_32_3_max_dsp_1_U885 sparsemux_193_7_32_1_1_U1250 fmul_32ns_32ns_32_3_max_dsp_1_U886 sparsemux_193_7_32_1_1_U1251 fmul_32ns_32ns_32_3_max_dsp_1_U887 sparsemux_193_7_32_1_1_U1252 fmul_32ns_32ns_32_3_max_dsp_1_U888 sparsemux_193_7_32_1_1_U1253 fmul_32ns_32ns_32_3_max_dsp_1_U889 sparsemux_193_7_32_1_1_U1254 fmul_32ns_32ns_32_3_max_dsp_1_U890 sparsemux_193_7_32_1_1_U1255 fmul_32ns_32ns_32_3_max_dsp_1_U891 sparsemux_193_7_32_1_1_U1256 fmul_32ns_32ns_32_3_max_dsp_1_U892 sparsemux_193_7_32_1_1_U1257 fmul_32ns_32ns_32_3_max_dsp_1_U893 sparsemux_193_7_32_1_1_U1258 fmul_32ns_32ns_32_3_max_dsp_1_U894 sparsemux_193_7_32_1_1_U1259 fmul_32ns_32ns_32_3_max_dsp_1_U895 sparsemux_193_7_32_1_1_U1260 fmul_32ns_32ns_32_3_max_dsp_1_U896 sparsemux_193_7_32_1_1_U1261 fmul_32ns_32ns_32_3_max_dsp_1_U897 sparsemux_193_7_32_1_1_U1262 fmul_32ns_32ns_32_3_max_dsp_1_U898 sparsemux_193_7_32_1_1_U1263 fmul_32ns_32ns_32_3_max_dsp_1_U899 sparsemux_193_7_32_1_1_U1264 fmul_32ns_32ns_32_3_max_dsp_1_U900 sparsemux_193_7_32_1_1_U1265 fmul_32ns_32ns_32_3_max_dsp_1_U901 sparsemux_193_7_32_1_1_U1266 fmul_32ns_32ns_32_3_max_dsp_1_U902 sparsemux_193_7_32_1_1_U1267 fmul_32ns_32ns_32_3_max_dsp_1_U903 sparsemux_193_7_32_1_1_U1268 fmul_32ns_32ns_32_3_max_dsp_1_U904 sparsemux_193_7_32_1_1_U1269 fmul_32ns_32ns_32_3_max_dsp_1_U905 sparsemux_193_7_32_1_1_U1270 fmul_32ns_32ns_32_3_max_dsp_1_U906 sparsemux_193_7_32_1_1_U1271 fmul_32ns_32ns_32_3_max_dsp_1_U907 sparsemux_193_7_32_1_1_U1272 fmul_32ns_32ns_32_3_max_dsp_1_U908 sparsemux_193_7_32_1_1_U1273 fmul_32ns_32ns_32_3_max_dsp_1_U909 sparsemux_193_7_32_1_1_U1274 fmul_32ns_32ns_32_3_max_dsp_1_U910 sparsemux_193_7_32_1_1_U1275 fmul_32ns_32ns_32_3_max_dsp_1_U911 sparsemux_193_7_32_1_1_U1276 fmul_32ns_32ns_32_3_max_dsp_1_U912 sparsemux_193_7_32_1_1_U1277 fmul_32ns_32ns_32_3_max_dsp_1_U913 sparsemux_193_7_32_1_1_U1278 fmul_32ns_32ns_32_3_max_dsp_1_U914 sparsemux_193_7_32_1_1_U1279 fmul_32ns_32ns_32_3_max_dsp_1_U915 sparsemux_193_7_32_1_1_U1280 fmul_32ns_32ns_32_3_max_dsp_1_U916 sparsemux_193_7_32_1_1_U1281 fmul_32ns_32ns_32_3_max_dsp_1_U917 sparsemux_193_7_32_1_1_U1282 fmul_32ns_32ns_32_3_max_dsp_1_U918 sparsemux_193_7_32_1_1_U1283 fmul_32ns_32ns_32_3_max_dsp_1_U919 sparsemux_193_7_32_1_1_U1284 fmul_32ns_32ns_32_3_max_dsp_1_U920 sparsemux_193_7_32_1_1_U1285 fmul_32ns_32ns_32_3_max_dsp_1_U921 sparsemux_193_7_32_1_1_U1286 fmul_32ns_32ns_32_3_max_dsp_1_U922 sparsemux_193_7_32_1_1_U1287 fmul_32ns_32ns_32_3_max_dsp_1_U923 sparsemux_193_7_32_1_1_U1288 fmul_32ns_32ns_32_3_max_dsp_1_U924 sparsemux_193_7_32_1_1_U1289 fmul_32ns_32ns_32_3_max_dsp_1_U925 sparsemux_193_7_32_1_1_U1290 fmul_32ns_32ns_32_3_max_dsp_1_U926 sparsemux_193_7_32_1_1_U1291 fmul_32ns_32ns_32_3_max_dsp_1_U927 sparsemux_193_7_32_1_1_U1292 fmul_32ns_32ns_32_3_max_dsp_1_U928 sparsemux_193_7_32_1_1_U1293 fmul_32ns_32ns_32_3_max_dsp_1_U929 sparsemux_193_7_32_1_1_U1294 fmul_32ns_32ns_32_3_max_dsp_1_U930 sparsemux_193_7_32_1_1_U1295 fmul_32ns_32ns_32_3_max_dsp_1_U931 sparsemux_193_7_32_1_1_U1296 fmul_32ns_32ns_32_3_max_dsp_1_U932 sparsemux_193_7_32_1_1_U1297 fmul_32ns_32ns_32_3_max_dsp_1_U933 sparsemux_193_7_32_1_1_U1298 fmul_32ns_32ns_32_3_max_dsp_1_U934 sparsemux_193_7_32_1_1_U1299 fmul_32ns_32ns_32_3_max_dsp_1_U935 sparsemux_193_7_32_1_1_U1300 fmul_32ns_32ns_32_3_max_dsp_1_U936 sparsemux_193_7_32_1_1_U1301 fmul_32ns_32ns_32_3_max_dsp_1_U937 sparsemux_193_7_32_1_1_U1302 fmul_32ns_32ns_32_3_max_dsp_1_U938 sparsemux_193_7_32_1_1_U1303 fmul_32ns_32ns_32_3_max_dsp_1_U939 sparsemux_193_7_32_1_1_U1304 fmul_32ns_32ns_32_3_max_dsp_1_U940 sparsemux_193_7_32_1_1_U1305 fmul_32ns_32ns_32_3_max_dsp_1_U941 sparsemux_193_7_32_1_1_U1306 fmul_32ns_32ns_32_3_max_dsp_1_U942 sparsemux_193_7_32_1_1_U1307 fmul_32ns_32ns_32_3_max_dsp_1_U943 sparsemux_193_7_32_1_1_U1308 fmul_32ns_32ns_32_3_max_dsp_1_U944 sparsemux_193_7_32_1_1_U1309 fmul_32ns_32ns_32_3_max_dsp_1_U945 sparsemux_193_7_32_1_1_U1310 fmul_32ns_32ns_32_3_max_dsp_1_U946 sparsemux_193_7_32_1_1_U1311 fmul_32ns_32ns_32_3_max_dsp_1_U947 sparsemux_193_7_32_1_1_U1312 fmul_32ns_32ns_32_3_max_dsp_1_U948 sparsemux_193_7_32_1_1_U1313 fmul_32ns_32ns_32_3_max_dsp_1_U949 sparsemux_193_7_32_1_1_U1314 fmul_32ns_32ns_32_3_max_dsp_1_U950 sparsemux_193_7_32_1_1_U1315 fmul_32ns_32ns_32_3_max_dsp_1_U951 sparsemux_193_7_32_1_1_U1316 fmul_32ns_32ns_32_3_max_dsp_1_U952 sparsemux_193_7_32_1_1_U1317 fmul_32ns_32ns_32_3_max_dsp_1_U953 sparsemux_193_7_32_1_1_U1318 fmul_32ns_32ns_32_3_max_dsp_1_U954 sparsemux_193_7_32_1_1_U1319 fmul_32ns_32ns_32_3_max_dsp_1_U955 sparsemux_193_7_32_1_1_U1320 fmul_32ns_32ns_32_3_max_dsp_1_U956 sparsemux_193_7_32_1_1_U1321 fmul_32ns_32ns_32_3_max_dsp_1_U957 sparsemux_193_7_32_1_1_U1322 fmul_32ns_32ns_32_3_max_dsp_1_U958 sparsemux_193_7_32_1_1_U1323 fmul_32ns_32ns_32_3_max_dsp_1_U959 sparsemux_193_7_32_1_1_U1324 fmul_32ns_32ns_32_3_max_dsp_1_U960 sparsemux_193_7_32_1_1_U1325 fmul_32ns_32ns_32_3_max_dsp_1_U961 sparsemux_193_7_32_1_1_U1326 fmul_32ns_32ns_32_3_max_dsp_1_U962 sparsemux_193_7_32_1_1_U1327 fmul_32ns_32ns_32_3_max_dsp_1_U963 sparsemux_193_7_32_1_1_U1328 fmul_32ns_32ns_32_3_max_dsp_1_U964 sparsemux_193_7_32_1_1_U1329 fmul_32ns_32ns_32_3_max_dsp_1_U965 sparsemux_193_7_32_1_1_U1330 fmul_32ns_32ns_32_3_max_dsp_1_U966 fadd_32ns_32ns_32_4_full_dsp_1_U473 fadd_32ns_32ns_32_4_full_dsp_1_U474 fadd_32ns_32ns_32_4_full_dsp_1_U475 fadd_32ns_32ns_32_4_full_dsp_1_U476 fadd_32ns_32ns_32_4_full_dsp_1_U477 fadd_32ns_32ns_32_4_full_dsp_1_U478 fadd_32ns_32ns_32_4_full_dsp_1_U479 fadd_32ns_32ns_32_4_full_dsp_1_U480 fadd_32ns_32ns_32_4_full_dsp_1_U481 fadd_32ns_32ns_32_4_full_dsp_1_U482 fadd_32ns_32ns_32_4_full_dsp_1_U483 fadd_32ns_32ns_32_4_full_dsp_1_U484 fadd_32ns_32ns_32_4_full_dsp_1_U485 fadd_32ns_32ns_32_4_full_dsp_1_U486 fadd_32ns_32ns_32_4_full_dsp_1_U487 fadd_32ns_32ns_32_4_full_dsp_1_U488 fadd_32ns_32ns_32_4_full_dsp_1_U489 fadd_32ns_32ns_32_4_full_dsp_1_U490 fadd_32ns_32ns_32_4_full_dsp_1_U491 fadd_32ns_32ns_32_4_full_dsp_1_U492 fadd_32ns_32ns_32_4_full_dsp_1_U493 fadd_32ns_32ns_32_4_full_dsp_1_U494 fadd_32ns_32ns_32_4_full_dsp_1_U495 fadd_32ns_32ns_32_4_full_dsp_1_U496 fadd_32ns_32ns_32_4_full_dsp_1_U497 fadd_32ns_32ns_32_4_full_dsp_1_U498 fadd_32ns_32ns_32_4_full_dsp_1_U499 fadd_32ns_32ns_32_4_full_dsp_1_U500 fadd_32ns_32ns_32_4_full_dsp_1_U501 fadd_32ns_32ns_32_4_full_dsp_1_U502 fadd_32ns_32ns_32_4_full_dsp_1_U503 fadd_32ns_32ns_32_4_full_dsp_1_U504 fadd_32ns_32ns_32_4_full_dsp_1_U505 fadd_32ns_32ns_32_4_full_dsp_1_U506 fadd_32ns_32ns_32_4_full_dsp_1_U507 fadd_32ns_32ns_32_4_full_dsp_1_U508 fadd_32ns_32ns_32_4_full_dsp_1_U509 fadd_32ns_32ns_32_4_full_dsp_1_U510 fadd_32ns_32ns_32_4_full_dsp_1_U511 fadd_32ns_32ns_32_4_full_dsp_1_U512 fadd_32ns_32ns_32_4_full_dsp_1_U513 fadd_32ns_32ns_32_4_full_dsp_1_U514 fadd_32ns_32ns_32_4_full_dsp_1_U515 fadd_32ns_32ns_32_4_full_dsp_1_U516 fadd_32ns_32ns_32_4_full_dsp_1_U517 fadd_32ns_32ns_32_4_full_dsp_1_U518 fadd_32ns_32ns_32_4_full_dsp_1_U519 fadd_32ns_32ns_32_4_full_dsp_1_U520 fadd_32ns_32ns_32_4_full_dsp_1_U521 fadd_32ns_32ns_32_4_full_dsp_1_U522 fadd_32ns_32ns_32_4_full_dsp_1_U523 fadd_32ns_32ns_32_4_full_dsp_1_U524 fadd_32ns_32ns_32_4_full_dsp_1_U525 fadd_32ns_32ns_32_4_full_dsp_1_U526 fadd_32ns_32ns_32_4_full_dsp_1_U527 fadd_32ns_32ns_32_4_full_dsp_1_U528 fadd_32ns_32ns_32_4_full_dsp_1_U529 fadd_32ns_32ns_32_4_full_dsp_1_U530 fadd_32ns_32ns_32_4_full_dsp_1_U531 fadd_32ns_32ns_32_4_full_dsp_1_U532 fadd_32ns_32ns_32_4_full_dsp_1_U533 fadd_32ns_32ns_32_4_full_dsp_1_U656 fadd_32ns_32ns_32_4_full_dsp_1_U657 fadd_32ns_32ns_32_4_full_dsp_1_U658 fadd_32ns_32ns_32_4_full_dsp_1_U659 fadd_32ns_32ns_32_4_full_dsp_1_U660 fadd_32ns_32ns_32_4_full_dsp_1_U661 fadd_32ns_32ns_32_4_full_dsp_1_U662 fadd_32ns_32ns_32_4_full_dsp_1_U663 fadd_32ns_32ns_32_4_full_dsp_1_U664 fadd_32ns_32ns_32_4_full_dsp_1_U665 fadd_32ns_32ns_32_4_full_dsp_1_U666 fadd_32ns_32ns_32_4_full_dsp_1_U667 fadd_32ns_32ns_32_4_full_dsp_1_U668 fadd_32ns_32ns_32_4_full_dsp_1_U669 fadd_32ns_32ns_32_4_full_dsp_1_U670 fadd_32ns_32ns_32_4_full_dsp_1_U671 fadd_32ns_32ns_32_4_full_dsp_1_U672 fadd_32ns_32ns_32_4_full_dsp_1_U673 fadd_32ns_32ns_32_4_full_dsp_1_U674 fadd_32ns_32ns_32_4_full_dsp_1_U675 fadd_32ns_32ns_32_4_full_dsp_1_U676 fadd_32ns_32ns_32_4_full_dsp_1_U677 fadd_32ns_32ns_32_4_full_dsp_1_U678 fadd_32ns_32ns_32_4_full_dsp_1_U679 fadd_32ns_32ns_32_4_full_dsp_1_U680 fadd_32ns_32ns_32_4_full_dsp_1_U681 fadd_32ns_32ns_32_4_full_dsp_1_U682 fadd_32ns_32ns_32_4_full_dsp_1_U683 fadd_32ns_32ns_32_4_full_dsp_1_U684 fadd_32ns_32ns_32_4_full_dsp_1_U685 fadd_32ns_32ns_32_4_full_dsp_1_U686 fadd_32ns_32ns_32_4_full_dsp_1_U749 fadd_32ns_32ns_32_4_full_dsp_1_U750 fadd_32ns_32ns_32_4_full_dsp_1_U751 fadd_32ns_32ns_32_4_full_dsp_1_U752 fadd_32ns_32ns_32_4_full_dsp_1_U753 fadd_32ns_32ns_32_4_full_dsp_1_U754 fadd_32ns_32ns_32_4_full_dsp_1_U755 fadd_32ns_32ns_32_4_full_dsp_1_U756 fadd_32ns_32ns_32_4_full_dsp_1_U757 fadd_32ns_32ns_32_4_full_dsp_1_U758 fadd_32ns_32ns_32_4_full_dsp_1_U759 fadd_32ns_32ns_32_4_full_dsp_1_U760 fadd_32ns_32ns_32_4_full_dsp_1_U761 fadd_32ns_32ns_32_4_full_dsp_1_U762 fadd_32ns_32ns_32_4_full_dsp_1_U763 fadd_32ns_32ns_32_4_full_dsp_1_U764 fadd_32ns_32ns_32_4_full_dsp_1_U797 fadd_32ns_32ns_32_4_full_dsp_1_U798 fadd_32ns_32ns_32_4_full_dsp_1_U799 fadd_32ns_32ns_32_4_full_dsp_1_U800 fadd_32ns_32ns_32_4_full_dsp_1_U801 fadd_32ns_32ns_32_4_full_dsp_1_U802 fadd_32ns_32ns_32_4_full_dsp_1_U803 fadd_32ns_32ns_32_4_full_dsp_1_U804 fadd_32ns_32ns_32_4_full_dsp_1_U821 fadd_32ns_32ns_32_4_full_dsp_1_U822 fadd_32ns_32ns_32_4_full_dsp_1_U823 fadd_32ns_32ns_32_4_full_dsp_1_U824 fadd_32ns_32ns_32_4_full_dsp_1_U833 fadd_32ns_32ns_32_4_full_dsp_1_U834 fadd_32ns_32ns_32_4_full_dsp_1_U839 fadd_32ns_32ns_32_4_full_dsp_1_U842 sparsemux_193_7_32_1_1_U1331 fmul_32ns_32ns_32_3_max_dsp_1_U967 sparsemux_193_7_32_1_1_U1332 fmul_32ns_32ns_32_3_max_dsp_1_U968 sparsemux_193_7_32_1_1_U1333 fmul_32ns_32ns_32_3_max_dsp_1_U969 sparsemux_193_7_32_1_1_U1334 fmul_32ns_32ns_32_3_max_dsp_1_U970 sparsemux_193_7_32_1_1_U1335 fmul_32ns_32ns_32_3_max_dsp_1_U971 sparsemux_193_7_32_1_1_U1336 fmul_32ns_32ns_32_3_max_dsp_1_U972 sparsemux_193_7_32_1_1_U1337 fmul_32ns_32ns_32_3_max_dsp_1_U973 sparsemux_193_7_32_1_1_U1338 fmul_32ns_32ns_32_3_max_dsp_1_U974 sparsemux_193_7_32_1_1_U1339 fmul_32ns_32ns_32_3_max_dsp_1_U975 sparsemux_193_7_32_1_1_U1340 fmul_32ns_32ns_32_3_max_dsp_1_U976 sparsemux_193_7_32_1_1_U1341 fmul_32ns_32ns_32_3_max_dsp_1_U977 sparsemux_193_7_32_1_1_U1342 fmul_32ns_32ns_32_3_max_dsp_1_U978 sparsemux_193_7_32_1_1_U1343 fmul_32ns_32ns_32_3_max_dsp_1_U979 sparsemux_193_7_32_1_1_U1344 fmul_32ns_32ns_32_3_max_dsp_1_U980 sparsemux_193_7_32_1_1_U1345 fmul_32ns_32ns_32_3_max_dsp_1_U981 sparsemux_193_7_32_1_1_U1346 fmul_32ns_32ns_32_3_max_dsp_1_U982 sparsemux_193_7_32_1_1_U1347 fmul_32ns_32ns_32_3_max_dsp_1_U983 sparsemux_193_7_32_1_1_U1348 fmul_32ns_32ns_32_3_max_dsp_1_U984 sparsemux_193_7_32_1_1_U1349 fmul_32ns_32ns_32_3_max_dsp_1_U985 sparsemux_193_7_32_1_1_U1350 fmul_32ns_32ns_32_3_max_dsp_1_U986 sparsemux_193_7_32_1_1_U1351 fmul_32ns_32ns_32_3_max_dsp_1_U987 sparsemux_193_7_32_1_1_U1352 fmul_32ns_32ns_32_3_max_dsp_1_U988 sparsemux_193_7_32_1_1_U1353 fmul_32ns_32ns_32_3_max_dsp_1_U989 sparsemux_193_7_32_1_1_U1354 fmul_32ns_32ns_32_3_max_dsp_1_U990 sparsemux_193_7_32_1_1_U1355 fmul_32ns_32ns_32_3_max_dsp_1_U991 sparsemux_193_7_32_1_1_U1356 fmul_32ns_32ns_32_3_max_dsp_1_U992 sparsemux_193_7_32_1_1_U1357 fmul_32ns_32ns_32_3_max_dsp_1_U993 sparsemux_193_7_32_1_1_U1358 fmul_32ns_32ns_32_3_max_dsp_1_U994 sparsemux_193_7_32_1_1_U1359 fmul_32ns_32ns_32_3_max_dsp_1_U995 sparsemux_193_7_32_1_1_U1360 fmul_32ns_32ns_32_3_max_dsp_1_U996 sparsemux_193_7_32_1_1_U1361 fmul_32ns_32ns_32_3_max_dsp_1_U997 sparsemux_193_7_32_1_1_U1362 fmul_32ns_32ns_32_3_max_dsp_1_U998 sparsemux_193_7_32_1_1_U1363 fmul_32ns_32ns_32_3_max_dsp_1_U999 sparsemux_193_7_32_1_1_U1364 fmul_32ns_32ns_32_3_max_dsp_1_U1000 sparsemux_193_7_32_1_1_U1365 fmul_32ns_32ns_32_3_max_dsp_1_U1001 sparsemux_193_7_32_1_1_U1366 fmul_32ns_32ns_32_3_max_dsp_1_U1002 sparsemux_193_7_32_1_1_U1367 fmul_32ns_32ns_32_3_max_dsp_1_U1003 sparsemux_193_7_32_1_1_U1368 fmul_32ns_32ns_32_3_max_dsp_1_U1004 sparsemux_193_7_32_1_1_U1369 fmul_32ns_32ns_32_3_max_dsp_1_U1005 sparsemux_193_7_32_1_1_U1370 fmul_32ns_32ns_32_3_max_dsp_1_U1006 sparsemux_193_7_32_1_1_U1371 fmul_32ns_32ns_32_3_max_dsp_1_U1007 sparsemux_193_7_32_1_1_U1372 fmul_32ns_32ns_32_3_max_dsp_1_U1008 sparsemux_193_7_32_1_1_U1373 fmul_32ns_32ns_32_3_max_dsp_1_U1009 sparsemux_193_7_32_1_1_U1374 fmul_32ns_32ns_32_3_max_dsp_1_U1010 sparsemux_193_7_32_1_1_U1375 fmul_32ns_32ns_32_3_max_dsp_1_U1011 sparsemux_193_7_32_1_1_U1376 fmul_32ns_32ns_32_3_max_dsp_1_U1012 sparsemux_193_7_32_1_1_U1377 fmul_32ns_32ns_32_3_max_dsp_1_U1013 sparsemux_193_7_32_1_1_U1378 fmul_32ns_32ns_32_3_max_dsp_1_U1014 sparsemux_193_7_32_1_1_U1379 fmul_32ns_32ns_32_3_max_dsp_1_U1015 sparsemux_193_7_32_1_1_U1380 fmul_32ns_32ns_32_3_max_dsp_1_U1016 sparsemux_193_7_32_1_1_U1381 fmul_32ns_32ns_32_3_max_dsp_1_U1017 sparsemux_193_7_32_1_1_U1382 fmul_32ns_32ns_32_3_max_dsp_1_U1018 sparsemux_193_7_32_1_1_U1383 fmul_32ns_32ns_32_3_max_dsp_1_U1019 sparsemux_193_7_32_1_1_U1384 fmul_32ns_32ns_32_3_max_dsp_1_U1020 sparsemux_193_7_32_1_1_U1385 fmul_32ns_32ns_32_3_max_dsp_1_U1021 sparsemux_193_7_32_1_1_U1386 fmul_32ns_32ns_32_3_max_dsp_1_U1022 sparsemux_193_7_32_1_1_U1387 fmul_32ns_32ns_32_3_max_dsp_1_U1023 sparsemux_193_7_32_1_1_U1388 fmul_32ns_32ns_32_3_max_dsp_1_U1024 sparsemux_193_7_32_1_1_U1389 fmul_32ns_32ns_32_3_max_dsp_1_U1025 sparsemux_193_7_32_1_1_U1390 fmul_32ns_32ns_32_3_max_dsp_1_U1026 sparsemux_193_7_32_1_1_U1391 fmul_32ns_32ns_32_3_max_dsp_1_U1027 sparsemux_193_7_32_1_1_U1392 fmul_32ns_32ns_32_3_max_dsp_1_U1028 sparsemux_193_7_32_1_1_U1393 fmul_32ns_32ns_32_3_max_dsp_1_U1029 sparsemux_193_7_32_1_1_U1394 fmul_32ns_32ns_32_3_max_dsp_1_U1030 sparsemux_193_7_32_1_1_U1395 fmul_32ns_32ns_32_3_max_dsp_1_U1031 sparsemux_193_7_32_1_1_U1396 fmul_32ns_32ns_32_3_max_dsp_1_U1032 sparsemux_193_7_32_1_1_U1397 fmul_32ns_32ns_32_3_max_dsp_1_U1033 sparsemux_193_7_32_1_1_U1398 fmul_32ns_32ns_32_3_max_dsp_1_U1034 sparsemux_193_7_32_1_1_U1399 fmul_32ns_32ns_32_3_max_dsp_1_U1035 sparsemux_193_7_32_1_1_U1400 fmul_32ns_32ns_32_3_max_dsp_1_U1036 sparsemux_193_7_32_1_1_U1401 fmul_32ns_32ns_32_3_max_dsp_1_U1037 sparsemux_193_7_32_1_1_U1402 fmul_32ns_32ns_32_3_max_dsp_1_U1038 sparsemux_193_7_32_1_1_U1403 fmul_32ns_32ns_32_3_max_dsp_1_U1039 sparsemux_193_7_32_1_1_U1404 fmul_32ns_32ns_32_3_max_dsp_1_U1040 sparsemux_193_7_32_1_1_U1405 fmul_32ns_32ns_32_3_max_dsp_1_U1041 sparsemux_193_7_32_1_1_U1406 fmul_32ns_32ns_32_3_max_dsp_1_U1042 sparsemux_193_7_32_1_1_U1407 fmul_32ns_32ns_32_3_max_dsp_1_U1043 sparsemux_193_7_32_1_1_U1408 fmul_32ns_32ns_32_3_max_dsp_1_U1044 sparsemux_193_7_32_1_1_U1409 fmul_32ns_32ns_32_3_max_dsp_1_U1045 sparsemux_193_7_32_1_1_U1410 fmul_32ns_32ns_32_3_max_dsp_1_U1046 sparsemux_193_7_32_1_1_U1411 fmul_32ns_32ns_32_3_max_dsp_1_U1047 sparsemux_193_7_32_1_1_U1412 fmul_32ns_32ns_32_3_max_dsp_1_U1048 sparsemux_193_7_32_1_1_U1413 fmul_32ns_32ns_32_3_max_dsp_1_U1049 sparsemux_193_7_32_1_1_U1414 fmul_32ns_32ns_32_3_max_dsp_1_U1050 sparsemux_193_7_32_1_1_U1415 fmul_32ns_32ns_32_3_max_dsp_1_U1051 sparsemux_193_7_32_1_1_U1416 fmul_32ns_32ns_32_3_max_dsp_1_U1052 sparsemux_193_7_32_1_1_U1417 fmul_32ns_32ns_32_3_max_dsp_1_U1053 sparsemux_193_7_32_1_1_U1418 fmul_32ns_32ns_32_3_max_dsp_1_U1054 sparsemux_193_7_32_1_1_U1419 fmul_32ns_32ns_32_3_max_dsp_1_U1055 sparsemux_193_7_32_1_1_U1420 fmul_32ns_32ns_32_3_max_dsp_1_U1056 sparsemux_193_7_32_1_1_U1421 fmul_32ns_32ns_32_3_max_dsp_1_U1057 sparsemux_193_7_32_1_1_U1422 fmul_32ns_32ns_32_3_max_dsp_1_U1058 sparsemux_193_7_32_1_1_U1423 fmul_32ns_32ns_32_3_max_dsp_1_U1059 sparsemux_193_7_32_1_1_U1424 fmul_32ns_32ns_32_3_max_dsp_1_U1060 sparsemux_193_7_32_1_1_U1425 fmul_32ns_32ns_32_3_max_dsp_1_U1061 sparsemux_193_7_32_1_1_U1426 fmul_32ns_32ns_32_3_max_dsp_1_U1062 sparsemux_193_7_32_1_1_U1427 fmul_32ns_32ns_32_3_max_dsp_1_U1063 sparsemux_193_7_32_1_1_U1428 fmul_32ns_32ns_32_3_max_dsp_1_U1064 sparsemux_193_7_32_1_1_U1429 fmul_32ns_32ns_32_3_max_dsp_1_U1065 sparsemux_193_7_32_1_1_U1430 fmul_32ns_32ns_32_3_max_dsp_1_U1066 sparsemux_193_7_32_1_1_U1431 fmul_32ns_32ns_32_3_max_dsp_1_U1067 sparsemux_193_7_32_1_1_U1432 fmul_32ns_32ns_32_3_max_dsp_1_U1068 sparsemux_193_7_32_1_1_U1433 fmul_32ns_32ns_32_3_max_dsp_1_U1069 sparsemux_193_7_32_1_1_U1434 fmul_32ns_32ns_32_3_max_dsp_1_U1070 sparsemux_193_7_32_1_1_U1435 fmul_32ns_32ns_32_3_max_dsp_1_U1071 sparsemux_193_7_32_1_1_U1436 fmul_32ns_32ns_32_3_max_dsp_1_U1072 sparsemux_193_7_32_1_1_U1437 fmul_32ns_32ns_32_3_max_dsp_1_U1073 sparsemux_193_7_32_1_1_U1438 fmul_32ns_32ns_32_3_max_dsp_1_U1074 sparsemux_193_7_32_1_1_U1439 fmul_32ns_32ns_32_3_max_dsp_1_U1075 sparsemux_193_7_32_1_1_U1440 fmul_32ns_32ns_32_3_max_dsp_1_U1076 sparsemux_193_7_32_1_1_U1441 fmul_32ns_32ns_32_3_max_dsp_1_U1077 sparsemux_193_7_32_1_1_U1442 fmul_32ns_32ns_32_3_max_dsp_1_U1078 sparsemux_193_7_32_1_1_U1443 fmul_32ns_32ns_32_3_max_dsp_1_U1079 sparsemux_193_7_32_1_1_U1444 fmul_32ns_32ns_32_3_max_dsp_1_U1080 sparsemux_193_7_32_1_1_U1445 fmul_32ns_32ns_32_3_max_dsp_1_U1081 sparsemux_193_7_32_1_1_U1446 fmul_32ns_32ns_32_3_max_dsp_1_U1082 sparsemux_193_7_32_1_1_U1447 fmul_32ns_32ns_32_3_max_dsp_1_U1083 sparsemux_193_7_32_1_1_U1448 fmul_32ns_32ns_32_3_max_dsp_1_U1084 sparsemux_193_7_32_1_1_U1449 fmul_32ns_32ns_32_3_max_dsp_1_U1085 sparsemux_193_7_32_1_1_U1450 fmul_32ns_32ns_32_3_max_dsp_1_U1086 sparsemux_193_7_32_1_1_U1451 fmul_32ns_32ns_32_3_max_dsp_1_U1087 fadd_32ns_32ns_32_4_full_dsp_1_U534 fadd_32ns_32ns_32_4_full_dsp_1_U535 fadd_32ns_32ns_32_4_full_dsp_1_U536 fadd_32ns_32ns_32_4_full_dsp_1_U537 fadd_32ns_32ns_32_4_full_dsp_1_U538 fadd_32ns_32ns_32_4_full_dsp_1_U539 fadd_32ns_32ns_32_4_full_dsp_1_U540 fadd_32ns_32ns_32_4_full_dsp_1_U541 fadd_32ns_32ns_32_4_full_dsp_1_U542 fadd_32ns_32ns_32_4_full_dsp_1_U543 fadd_32ns_32ns_32_4_full_dsp_1_U544 fadd_32ns_32ns_32_4_full_dsp_1_U545 fadd_32ns_32ns_32_4_full_dsp_1_U546 fadd_32ns_32ns_32_4_full_dsp_1_U547 fadd_32ns_32ns_32_4_full_dsp_1_U548 fadd_32ns_32ns_32_4_full_dsp_1_U549 fadd_32ns_32ns_32_4_full_dsp_1_U550 fadd_32ns_32ns_32_4_full_dsp_1_U551 fadd_32ns_32ns_32_4_full_dsp_1_U552 fadd_32ns_32ns_32_4_full_dsp_1_U553 fadd_32ns_32ns_32_4_full_dsp_1_U554 fadd_32ns_32ns_32_4_full_dsp_1_U555 fadd_32ns_32ns_32_4_full_dsp_1_U556 fadd_32ns_32ns_32_4_full_dsp_1_U557 fadd_32ns_32ns_32_4_full_dsp_1_U558 fadd_32ns_32ns_32_4_full_dsp_1_U559 fadd_32ns_32ns_32_4_full_dsp_1_U560 fadd_32ns_32ns_32_4_full_dsp_1_U561 fadd_32ns_32ns_32_4_full_dsp_1_U562 fadd_32ns_32ns_32_4_full_dsp_1_U563 fadd_32ns_32ns_32_4_full_dsp_1_U564 fadd_32ns_32ns_32_4_full_dsp_1_U565 fadd_32ns_32ns_32_4_full_dsp_1_U566 fadd_32ns_32ns_32_4_full_dsp_1_U567 fadd_32ns_32ns_32_4_full_dsp_1_U568 fadd_32ns_32ns_32_4_full_dsp_1_U569 fadd_32ns_32ns_32_4_full_dsp_1_U570 fadd_32ns_32ns_32_4_full_dsp_1_U571 fadd_32ns_32ns_32_4_full_dsp_1_U572 fadd_32ns_32ns_32_4_full_dsp_1_U573 fadd_32ns_32ns_32_4_full_dsp_1_U574 fadd_32ns_32ns_32_4_full_dsp_1_U575 fadd_32ns_32ns_32_4_full_dsp_1_U576 fadd_32ns_32ns_32_4_full_dsp_1_U577 fadd_32ns_32ns_32_4_full_dsp_1_U578 fadd_32ns_32ns_32_4_full_dsp_1_U579 fadd_32ns_32ns_32_4_full_dsp_1_U580 fadd_32ns_32ns_32_4_full_dsp_1_U581 fadd_32ns_32ns_32_4_full_dsp_1_U582 fadd_32ns_32ns_32_4_full_dsp_1_U583 fadd_32ns_32ns_32_4_full_dsp_1_U584 fadd_32ns_32ns_32_4_full_dsp_1_U585 fadd_32ns_32ns_32_4_full_dsp_1_U586 fadd_32ns_32ns_32_4_full_dsp_1_U587 fadd_32ns_32ns_32_4_full_dsp_1_U588 fadd_32ns_32ns_32_4_full_dsp_1_U589 fadd_32ns_32ns_32_4_full_dsp_1_U590 fadd_32ns_32ns_32_4_full_dsp_1_U591 fadd_32ns_32ns_32_4_full_dsp_1_U592 fadd_32ns_32ns_32_4_full_dsp_1_U593 fadd_32ns_32ns_32_4_full_dsp_1_U594 fadd_32ns_32ns_32_4_full_dsp_1_U687 fadd_32ns_32ns_32_4_full_dsp_1_U688 fadd_32ns_32ns_32_4_full_dsp_1_U689 fadd_32ns_32ns_32_4_full_dsp_1_U690 fadd_32ns_32ns_32_4_full_dsp_1_U691 fadd_32ns_32ns_32_4_full_dsp_1_U692 fadd_32ns_32ns_32_4_full_dsp_1_U693 fadd_32ns_32ns_32_4_full_dsp_1_U694 fadd_32ns_32ns_32_4_full_dsp_1_U695 fadd_32ns_32ns_32_4_full_dsp_1_U696 fadd_32ns_32ns_32_4_full_dsp_1_U697 fadd_32ns_32ns_32_4_full_dsp_1_U698 fadd_32ns_32ns_32_4_full_dsp_1_U699 fadd_32ns_32ns_32_4_full_dsp_1_U700 fadd_32ns_32ns_32_4_full_dsp_1_U701 fadd_32ns_32ns_32_4_full_dsp_1_U702 fadd_32ns_32ns_32_4_full_dsp_1_U703 fadd_32ns_32ns_32_4_full_dsp_1_U704 fadd_32ns_32ns_32_4_full_dsp_1_U705 fadd_32ns_32ns_32_4_full_dsp_1_U706 fadd_32ns_32ns_32_4_full_dsp_1_U707 fadd_32ns_32ns_32_4_full_dsp_1_U708 fadd_32ns_32ns_32_4_full_dsp_1_U709 fadd_32ns_32ns_32_4_full_dsp_1_U710 fadd_32ns_32ns_32_4_full_dsp_1_U711 fadd_32ns_32ns_32_4_full_dsp_1_U712 fadd_32ns_32ns_32_4_full_dsp_1_U713 fadd_32ns_32ns_32_4_full_dsp_1_U714 fadd_32ns_32ns_32_4_full_dsp_1_U715 fadd_32ns_32ns_32_4_full_dsp_1_U716 fadd_32ns_32ns_32_4_full_dsp_1_U717 fadd_32ns_32ns_32_4_full_dsp_1_U765 fadd_32ns_32ns_32_4_full_dsp_1_U766 fadd_32ns_32ns_32_4_full_dsp_1_U767 fadd_32ns_32ns_32_4_full_dsp_1_U768 fadd_32ns_32ns_32_4_full_dsp_1_U769 fadd_32ns_32ns_32_4_full_dsp_1_U770 fadd_32ns_32ns_32_4_full_dsp_1_U771 fadd_32ns_32ns_32_4_full_dsp_1_U772 fadd_32ns_32ns_32_4_full_dsp_1_U773 fadd_32ns_32ns_32_4_full_dsp_1_U774 fadd_32ns_32ns_32_4_full_dsp_1_U775 fadd_32ns_32ns_32_4_full_dsp_1_U776 fadd_32ns_32ns_32_4_full_dsp_1_U777 fadd_32ns_32ns_32_4_full_dsp_1_U778 fadd_32ns_32ns_32_4_full_dsp_1_U779 fadd_32ns_32ns_32_4_full_dsp_1_U780 fadd_32ns_32ns_32_4_full_dsp_1_U805 fadd_32ns_32ns_32_4_full_dsp_1_U806 fadd_32ns_32ns_32_4_full_dsp_1_U807 fadd_32ns_32ns_32_4_full_dsp_1_U808 fadd_32ns_32ns_32_4_full_dsp_1_U809 fadd_32ns_32ns_32_4_full_dsp_1_U810 fadd_32ns_32ns_32_4_full_dsp_1_U811 fadd_32ns_32ns_32_4_full_dsp_1_U812 fadd_32ns_32ns_32_4_full_dsp_1_U825 fadd_32ns_32ns_32_4_full_dsp_1_U826 fadd_32ns_32ns_32_4_full_dsp_1_U827 fadd_32ns_32ns_32_4_full_dsp_1_U828 fadd_32ns_32ns_32_4_full_dsp_1_U835 fadd_32ns_32ns_32_4_full_dsp_1_U836 fadd_32ns_32ns_32_4_full_dsp_1_U840 fadd_32ns_32ns_32_4_full_dsp_1_U843 sparsemux_193_7_32_1_1_U1452 fmul_32ns_32ns_32_3_max_dsp_1_U1088 sparsemux_193_7_32_1_1_U1453 fmul_32ns_32ns_32_3_max_dsp_1_U1089 sparsemux_193_7_32_1_1_U1454 fmul_32ns_32ns_32_3_max_dsp_1_U1090 sparsemux_193_7_32_1_1_U1455 fmul_32ns_32ns_32_3_max_dsp_1_U1091 sparsemux_193_7_32_1_1_U1456 fmul_32ns_32ns_32_3_max_dsp_1_U1092 sparsemux_193_7_32_1_1_U1457 fmul_32ns_32ns_32_3_max_dsp_1_U1093 sparsemux_193_7_32_1_1_U1458 fmul_32ns_32ns_32_3_max_dsp_1_U1094 sparsemux_193_7_32_1_1_U1459 fmul_32ns_32ns_32_3_max_dsp_1_U1095 sparsemux_193_7_32_1_1_U1460 fmul_32ns_32ns_32_3_max_dsp_1_U1096 sparsemux_193_7_32_1_1_U1461 fmul_32ns_32ns_32_3_max_dsp_1_U1097 sparsemux_193_7_32_1_1_U1462 fmul_32ns_32ns_32_3_max_dsp_1_U1098 sparsemux_193_7_32_1_1_U1463 fmul_32ns_32ns_32_3_max_dsp_1_U1099 sparsemux_193_7_32_1_1_U1464 fmul_32ns_32ns_32_3_max_dsp_1_U1100 sparsemux_193_7_32_1_1_U1465 fmul_32ns_32ns_32_3_max_dsp_1_U1101 sparsemux_193_7_32_1_1_U1466 fmul_32ns_32ns_32_3_max_dsp_1_U1102 sparsemux_193_7_32_1_1_U1467 fmul_32ns_32ns_32_3_max_dsp_1_U1103 sparsemux_193_7_32_1_1_U1468 fmul_32ns_32ns_32_3_max_dsp_1_U1104 sparsemux_193_7_32_1_1_U1469 fmul_32ns_32ns_32_3_max_dsp_1_U1105 sparsemux_193_7_32_1_1_U1470 fmul_32ns_32ns_32_3_max_dsp_1_U1106 sparsemux_193_7_32_1_1_U1471 fmul_32ns_32ns_32_3_max_dsp_1_U1107 sparsemux_193_7_32_1_1_U1472 fmul_32ns_32ns_32_3_max_dsp_1_U1108 sparsemux_193_7_32_1_1_U1473 fmul_32ns_32ns_32_3_max_dsp_1_U1109 sparsemux_193_7_32_1_1_U1474 fmul_32ns_32ns_32_3_max_dsp_1_U1110 sparsemux_193_7_32_1_1_U1475 fmul_32ns_32ns_32_3_max_dsp_1_U1111 sparsemux_193_7_32_1_1_U1476 fmul_32ns_32ns_32_3_max_dsp_1_U1112 sparsemux_193_7_32_1_1_U1477 fmul_32ns_32ns_32_3_max_dsp_1_U1113 sparsemux_193_7_32_1_1_U1478 fmul_32ns_32ns_32_3_max_dsp_1_U1114 sparsemux_193_7_32_1_1_U1479 fmul_32ns_32ns_32_3_max_dsp_1_U1115 sparsemux_193_7_32_1_1_U1480 fmul_32ns_32ns_32_3_max_dsp_1_U1116 sparsemux_193_7_32_1_1_U1481 fmul_32ns_32ns_32_3_max_dsp_1_U1117 sparsemux_193_7_32_1_1_U1482 fmul_32ns_32ns_32_3_max_dsp_1_U1118 sparsemux_193_7_32_1_1_U1483 fmul_32ns_32ns_32_3_max_dsp_1_U1119 sparsemux_193_7_32_1_1_U1484 fmul_32ns_32ns_32_3_max_dsp_1_U1120 sparsemux_193_7_32_1_1_U1485 fmul_32ns_32ns_32_3_max_dsp_1_U1121 sparsemux_193_7_32_1_1_U1486 fmul_32ns_32ns_32_3_max_dsp_1_U1122 sparsemux_193_7_32_1_1_U1487 fmul_32ns_32ns_32_3_max_dsp_1_U1123 sparsemux_193_7_32_1_1_U1488 fmul_32ns_32ns_32_3_max_dsp_1_U1124 sparsemux_193_7_32_1_1_U1489 fmul_32ns_32ns_32_3_max_dsp_1_U1125 sparsemux_193_7_32_1_1_U1490 fmul_32ns_32ns_32_3_max_dsp_1_U1126 sparsemux_193_7_32_1_1_U1491 fmul_32ns_32ns_32_3_max_dsp_1_U1127 sparsemux_193_7_32_1_1_U1492 fmul_32ns_32ns_32_3_max_dsp_1_U1128 sparsemux_193_7_32_1_1_U1493 fmul_32ns_32ns_32_3_max_dsp_1_U1129 sparsemux_193_7_32_1_1_U1494 fmul_32ns_32ns_32_3_max_dsp_1_U1130 sparsemux_193_7_32_1_1_U1495 fmul_32ns_32ns_32_3_max_dsp_1_U1131 sparsemux_193_7_32_1_1_U1496 fmul_32ns_32ns_32_3_max_dsp_1_U1132 sparsemux_193_7_32_1_1_U1497 fmul_32ns_32ns_32_3_max_dsp_1_U1133 sparsemux_193_7_32_1_1_U1498 fmul_32ns_32ns_32_3_max_dsp_1_U1134 sparsemux_193_7_32_1_1_U1499 fmul_32ns_32ns_32_3_max_dsp_1_U1135 sparsemux_193_7_32_1_1_U1500 fmul_32ns_32ns_32_3_max_dsp_1_U1136 sparsemux_193_7_32_1_1_U1501 fmul_32ns_32ns_32_3_max_dsp_1_U1137 sparsemux_193_7_32_1_1_U1502 fmul_32ns_32ns_32_3_max_dsp_1_U1138 sparsemux_193_7_32_1_1_U1503 fmul_32ns_32ns_32_3_max_dsp_1_U1139 sparsemux_193_7_32_1_1_U1504 fmul_32ns_32ns_32_3_max_dsp_1_U1140 sparsemux_193_7_32_1_1_U1505 fmul_32ns_32ns_32_3_max_dsp_1_U1141 sparsemux_193_7_32_1_1_U1506 fmul_32ns_32ns_32_3_max_dsp_1_U1142 sparsemux_193_7_32_1_1_U1507 fmul_32ns_32ns_32_3_max_dsp_1_U1143 sparsemux_193_7_32_1_1_U1508 fmul_32ns_32ns_32_3_max_dsp_1_U1144 sparsemux_193_7_32_1_1_U1509 fmul_32ns_32ns_32_3_max_dsp_1_U1145 sparsemux_193_7_32_1_1_U1510 fmul_32ns_32ns_32_3_max_dsp_1_U1146 sparsemux_193_7_32_1_1_U1511 fmul_32ns_32ns_32_3_max_dsp_1_U1147 sparsemux_193_7_32_1_1_U1512 fmul_32ns_32ns_32_3_max_dsp_1_U1148 sparsemux_193_7_32_1_1_U1513 fmul_32ns_32ns_32_3_max_dsp_1_U1149 sparsemux_193_7_32_1_1_U1514 fmul_32ns_32ns_32_3_max_dsp_1_U1150 sparsemux_193_7_32_1_1_U1515 fmul_32ns_32ns_32_3_max_dsp_1_U1151 sparsemux_193_7_32_1_1_U1516 fmul_32ns_32ns_32_3_max_dsp_1_U1152 sparsemux_193_7_32_1_1_U1517 fmul_32ns_32ns_32_3_max_dsp_1_U1153 sparsemux_193_7_32_1_1_U1518 fmul_32ns_32ns_32_3_max_dsp_1_U1154 sparsemux_193_7_32_1_1_U1519 fmul_32ns_32ns_32_3_max_dsp_1_U1155 sparsemux_193_7_32_1_1_U1520 fmul_32ns_32ns_32_3_max_dsp_1_U1156 sparsemux_193_7_32_1_1_U1521 fmul_32ns_32ns_32_3_max_dsp_1_U1157 sparsemux_193_7_32_1_1_U1522 fmul_32ns_32ns_32_3_max_dsp_1_U1158 sparsemux_193_7_32_1_1_U1523 fmul_32ns_32ns_32_3_max_dsp_1_U1159 sparsemux_193_7_32_1_1_U1524 fmul_32ns_32ns_32_3_max_dsp_1_U1160 sparsemux_193_7_32_1_1_U1525 fmul_32ns_32ns_32_3_max_dsp_1_U1161 sparsemux_193_7_32_1_1_U1526 fmul_32ns_32ns_32_3_max_dsp_1_U1162 sparsemux_193_7_32_1_1_U1527 fmul_32ns_32ns_32_3_max_dsp_1_U1163 sparsemux_193_7_32_1_1_U1528 fmul_32ns_32ns_32_3_max_dsp_1_U1164 sparsemux_193_7_32_1_1_U1529 fmul_32ns_32ns_32_3_max_dsp_1_U1165 sparsemux_193_7_32_1_1_U1530 fmul_32ns_32ns_32_3_max_dsp_1_U1166 sparsemux_193_7_32_1_1_U1531 fmul_32ns_32ns_32_3_max_dsp_1_U1167 sparsemux_193_7_32_1_1_U1532 fmul_32ns_32ns_32_3_max_dsp_1_U1168 sparsemux_193_7_32_1_1_U1533 fmul_32ns_32ns_32_3_max_dsp_1_U1169 sparsemux_193_7_32_1_1_U1534 fmul_32ns_32ns_32_3_max_dsp_1_U1170 sparsemux_193_7_32_1_1_U1535 fmul_32ns_32ns_32_3_max_dsp_1_U1171 sparsemux_193_7_32_1_1_U1536 fmul_32ns_32ns_32_3_max_dsp_1_U1172 sparsemux_193_7_32_1_1_U1537 fmul_32ns_32ns_32_3_max_dsp_1_U1173 sparsemux_193_7_32_1_1_U1538 fmul_32ns_32ns_32_3_max_dsp_1_U1174 sparsemux_193_7_32_1_1_U1539 fmul_32ns_32ns_32_3_max_dsp_1_U1175 sparsemux_193_7_32_1_1_U1540 fmul_32ns_32ns_32_3_max_dsp_1_U1176 sparsemux_193_7_32_1_1_U1541 fmul_32ns_32ns_32_3_max_dsp_1_U1177 sparsemux_193_7_32_1_1_U1542 fmul_32ns_32ns_32_3_max_dsp_1_U1178 sparsemux_193_7_32_1_1_U1543 fmul_32ns_32ns_32_3_max_dsp_1_U1179 sparsemux_193_7_32_1_1_U1544 fmul_32ns_32ns_32_3_max_dsp_1_U1180 sparsemux_193_7_32_1_1_U1545 fmul_32ns_32ns_32_3_max_dsp_1_U1181 sparsemux_193_7_32_1_1_U1546 fmul_32ns_32ns_32_3_max_dsp_1_U1182 sparsemux_193_7_32_1_1_U1547 fmul_32ns_32ns_32_3_max_dsp_1_U1183 sparsemux_193_7_32_1_1_U1548 fmul_32ns_32ns_32_3_max_dsp_1_U1184 sparsemux_193_7_32_1_1_U1549 fmul_32ns_32ns_32_3_max_dsp_1_U1185 sparsemux_193_7_32_1_1_U1550 fmul_32ns_32ns_32_3_max_dsp_1_U1186 sparsemux_193_7_32_1_1_U1551 fmul_32ns_32ns_32_3_max_dsp_1_U1187 sparsemux_193_7_32_1_1_U1552 fmul_32ns_32ns_32_3_max_dsp_1_U1188 sparsemux_193_7_32_1_1_U1553 fmul_32ns_32ns_32_3_max_dsp_1_U1189 sparsemux_193_7_32_1_1_U1554 fmul_32ns_32ns_32_3_max_dsp_1_U1190 sparsemux_193_7_32_1_1_U1555 fmul_32ns_32ns_32_3_max_dsp_1_U1191 sparsemux_193_7_32_1_1_U1556 fmul_32ns_32ns_32_3_max_dsp_1_U1192 sparsemux_193_7_32_1_1_U1557 fmul_32ns_32ns_32_3_max_dsp_1_U1193 sparsemux_193_7_32_1_1_U1558 fmul_32ns_32ns_32_3_max_dsp_1_U1194 sparsemux_193_7_32_1_1_U1559 fmul_32ns_32ns_32_3_max_dsp_1_U1195 sparsemux_193_7_32_1_1_U1560 fmul_32ns_32ns_32_3_max_dsp_1_U1196 sparsemux_193_7_32_1_1_U1561 fmul_32ns_32ns_32_3_max_dsp_1_U1197 sparsemux_193_7_32_1_1_U1562 fmul_32ns_32ns_32_3_max_dsp_1_U1198 sparsemux_193_7_32_1_1_U1563 fmul_32ns_32ns_32_3_max_dsp_1_U1199 sparsemux_193_7_32_1_1_U1564 fmul_32ns_32ns_32_3_max_dsp_1_U1200 sparsemux_193_7_32_1_1_U1565 fmul_32ns_32ns_32_3_max_dsp_1_U1201 sparsemux_193_7_32_1_1_U1566 fmul_32ns_32ns_32_3_max_dsp_1_U1202 sparsemux_193_7_32_1_1_U1567 fmul_32ns_32ns_32_3_max_dsp_1_U1203 sparsemux_193_7_32_1_1_U1568 fmul_32ns_32ns_32_3_max_dsp_1_U1204 sparsemux_193_7_32_1_1_U1569 fmul_32ns_32ns_32_3_max_dsp_1_U1205 sparsemux_193_7_32_1_1_U1570 fmul_32ns_32ns_32_3_max_dsp_1_U1206 sparsemux_193_7_32_1_1_U1571 fmul_32ns_32ns_32_3_max_dsp_1_U1207 sparsemux_193_7_32_1_1_U1572 fmul_32ns_32ns_32_3_max_dsp_1_U1208 fadd_32ns_32ns_32_4_full_dsp_1_U595 fadd_32ns_32ns_32_4_full_dsp_1_U596 fadd_32ns_32ns_32_4_full_dsp_1_U597 fadd_32ns_32ns_32_4_full_dsp_1_U598 fadd_32ns_32ns_32_4_full_dsp_1_U599 fadd_32ns_32ns_32_4_full_dsp_1_U600 fadd_32ns_32ns_32_4_full_dsp_1_U601 fadd_32ns_32ns_32_4_full_dsp_1_U602 fadd_32ns_32ns_32_4_full_dsp_1_U603 fadd_32ns_32ns_32_4_full_dsp_1_U604 fadd_32ns_32ns_32_4_full_dsp_1_U605 fadd_32ns_32ns_32_4_full_dsp_1_U606 fadd_32ns_32ns_32_4_full_dsp_1_U607 fadd_32ns_32ns_32_4_full_dsp_1_U608 fadd_32ns_32ns_32_4_full_dsp_1_U609 fadd_32ns_32ns_32_4_full_dsp_1_U610 fadd_32ns_32ns_32_4_full_dsp_1_U611 fadd_32ns_32ns_32_4_full_dsp_1_U612 fadd_32ns_32ns_32_4_full_dsp_1_U613 fadd_32ns_32ns_32_4_full_dsp_1_U614 fadd_32ns_32ns_32_4_full_dsp_1_U615 fadd_32ns_32ns_32_4_full_dsp_1_U616 fadd_32ns_32ns_32_4_full_dsp_1_U617 fadd_32ns_32ns_32_4_full_dsp_1_U618 fadd_32ns_32ns_32_4_full_dsp_1_U619 fadd_32ns_32ns_32_4_full_dsp_1_U620 fadd_32ns_32ns_32_4_full_dsp_1_U621 fadd_32ns_32ns_32_4_full_dsp_1_U622 fadd_32ns_32ns_32_4_full_dsp_1_U623 fadd_32ns_32ns_32_4_full_dsp_1_U624 fadd_32ns_32ns_32_4_full_dsp_1_U625 fadd_32ns_32ns_32_4_full_dsp_1_U626 fadd_32ns_32ns_32_4_full_dsp_1_U627 fadd_32ns_32ns_32_4_full_dsp_1_U628 fadd_32ns_32ns_32_4_full_dsp_1_U629 fadd_32ns_32ns_32_4_full_dsp_1_U630 fadd_32ns_32ns_32_4_full_dsp_1_U631 fadd_32ns_32ns_32_4_full_dsp_1_U632 fadd_32ns_32ns_32_4_full_dsp_1_U633 fadd_32ns_32ns_32_4_full_dsp_1_U634 fadd_32ns_32ns_32_4_full_dsp_1_U635 fadd_32ns_32ns_32_4_full_dsp_1_U636 fadd_32ns_32ns_32_4_full_dsp_1_U637 fadd_32ns_32ns_32_4_full_dsp_1_U638 fadd_32ns_32ns_32_4_full_dsp_1_U639 fadd_32ns_32ns_32_4_full_dsp_1_U640 fadd_32ns_32ns_32_4_full_dsp_1_U641 fadd_32ns_32ns_32_4_full_dsp_1_U642 fadd_32ns_32ns_32_4_full_dsp_1_U643 fadd_32ns_32ns_32_4_full_dsp_1_U644 fadd_32ns_32ns_32_4_full_dsp_1_U645 fadd_32ns_32ns_32_4_full_dsp_1_U646 fadd_32ns_32ns_32_4_full_dsp_1_U647 fadd_32ns_32ns_32_4_full_dsp_1_U648 fadd_32ns_32ns_32_4_full_dsp_1_U649 fadd_32ns_32ns_32_4_full_dsp_1_U650 fadd_32ns_32ns_32_4_full_dsp_1_U651 fadd_32ns_32ns_32_4_full_dsp_1_U652 fadd_32ns_32ns_32_4_full_dsp_1_U653 fadd_32ns_32ns_32_4_full_dsp_1_U654 fadd_32ns_32ns_32_4_full_dsp_1_U655 fadd_32ns_32ns_32_4_full_dsp_1_U718 fadd_32ns_32ns_32_4_full_dsp_1_U719 fadd_32ns_32ns_32_4_full_dsp_1_U720 fadd_32ns_32ns_32_4_full_dsp_1_U721 fadd_32ns_32ns_32_4_full_dsp_1_U722 fadd_32ns_32ns_32_4_full_dsp_1_U723 fadd_32ns_32ns_32_4_full_dsp_1_U724 fadd_32ns_32ns_32_4_full_dsp_1_U725 fadd_32ns_32ns_32_4_full_dsp_1_U726 fadd_32ns_32ns_32_4_full_dsp_1_U727 fadd_32ns_32ns_32_4_full_dsp_1_U728 fadd_32ns_32ns_32_4_full_dsp_1_U729 fadd_32ns_32ns_32_4_full_dsp_1_U730 fadd_32ns_32ns_32_4_full_dsp_1_U731 fadd_32ns_32ns_32_4_full_dsp_1_U732 fadd_32ns_32ns_32_4_full_dsp_1_U733 fadd_32ns_32ns_32_4_full_dsp_1_U734 fadd_32ns_32ns_32_4_full_dsp_1_U735 fadd_32ns_32ns_32_4_full_dsp_1_U736 fadd_32ns_32ns_32_4_full_dsp_1_U737 fadd_32ns_32ns_32_4_full_dsp_1_U738 fadd_32ns_32ns_32_4_full_dsp_1_U739 fadd_32ns_32ns_32_4_full_dsp_1_U740 fadd_32ns_32ns_32_4_full_dsp_1_U741 fadd_32ns_32ns_32_4_full_dsp_1_U742 fadd_32ns_32ns_32_4_full_dsp_1_U743 fadd_32ns_32ns_32_4_full_dsp_1_U744 fadd_32ns_32ns_32_4_full_dsp_1_U745 fadd_32ns_32ns_32_4_full_dsp_1_U746 fadd_32ns_32ns_32_4_full_dsp_1_U747 fadd_32ns_32ns_32_4_full_dsp_1_U748 fadd_32ns_32ns_32_4_full_dsp_1_U781 fadd_32ns_32ns_32_4_full_dsp_1_U782 fadd_32ns_32ns_32_4_full_dsp_1_U783 fadd_32ns_32ns_32_4_full_dsp_1_U784 fadd_32ns_32ns_32_4_full_dsp_1_U785 fadd_32ns_32ns_32_4_full_dsp_1_U786 fadd_32ns_32ns_32_4_full_dsp_1_U787 fadd_32ns_32ns_32_4_full_dsp_1_U788 fadd_32ns_32ns_32_4_full_dsp_1_U789 fadd_32ns_32ns_32_4_full_dsp_1_U790 fadd_32ns_32ns_32_4_full_dsp_1_U791 fadd_32ns_32ns_32_4_full_dsp_1_U792 fadd_32ns_32ns_32_4_full_dsp_1_U793 fadd_32ns_32ns_32_4_full_dsp_1_U794 fadd_32ns_32ns_32_4_full_dsp_1_U795 fadd_32ns_32ns_32_4_full_dsp_1_U796 fadd_32ns_32ns_32_4_full_dsp_1_U813 fadd_32ns_32ns_32_4_full_dsp_1_U814 fadd_32ns_32ns_32_4_full_dsp_1_U815 fadd_32ns_32ns_32_4_full_dsp_1_U816 fadd_32ns_32ns_32_4_full_dsp_1_U817 fadd_32ns_32ns_32_4_full_dsp_1_U818 fadd_32ns_32ns_32_4_full_dsp_1_U819 fadd_32ns_32ns_32_4_full_dsp_1_U820 fadd_32ns_32ns_32_4_full_dsp_1_U829 fadd_32ns_32ns_32_4_full_dsp_1_U830 fadd_32ns_32ns_32_4_full_dsp_1_U831 fadd_32ns_32ns_32_4_full_dsp_1_U832 fadd_32ns_32ns_32_4_full_dsp_1_U837 fadd_32ns_32ns_32_4_full_dsp_1_U838 fadd_32ns_32ns_32_4_full_dsp_1_U841 fadd_32ns_32ns_32_4_full_dsp_1_U844 fadd_32ns_32ns_32_4_full_dsp_1_U845 icmp_ln270_fu_218306_p2 icmp_ln270_1_fu_218312_p2 or_ln270_fu_218318_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U1209 and_ln270_fu_218324_p2 add_ln274_3_fu_218231_p2 add_ln274_1_fu_218259_p2 empty_fu_218330_p3 bias_U"
        }
      ]
    },
    "Info": {
      "conv1_Pipeline_L2_L3_L4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv1_Pipeline_L7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv1_Pipeline_L1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "conv1_Pipeline_L2_L3_L4": {
        "Latency": {
          "LatencyBest": "4778",
          "LatencyAvg": "4778",
          "LatencyWorst": "4778",
          "PipelineII": "4768",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L2_L3_L4",
            "TripCount": "4767",
            "Latency": "4776",
            "PipelineII": "1",
            "PipelineDepth": "11"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "367",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "469",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv1_Pipeline_L7": {
        "Latency": {
          "LatencyBest": "143",
          "LatencyAvg": "143",
          "LatencyWorst": "143",
          "PipelineII": "142",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L7",
            "TripCount": "3",
            "Latency": "141",
            "PipelineII": "44",
            "PipelineDepth": "54"
          }],
        "Area": {
          "FF": "15759",
          "AVAIL_FF": "460800",
          "UTIL_FF": "3",
          "LUT": "8039",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv1_Pipeline_L1": {
        "Latency": {
          "LatencyBest": "152",
          "LatencyAvg": "152",
          "LatencyWorst": "152",
          "PipelineII": "97",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L1",
            "TripCount": "96",
            "Latency": "150",
            "PipelineII": "1",
            "PipelineDepth": "56"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "1835",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "106",
          "FF": "166817",
          "AVAIL_FF": "460800",
          "UTIL_FF": "36",
          "LUT": "303850",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "131",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "conv1": {
        "Latency": {
          "LatencyBest": "909365",
          "LatencyAvg": "909365",
          "LatencyWorst": "909365",
          "PipelineII": "909366",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "L5",
            "TripCount": "55",
            "Latency": "904585",
            "PipelineII": "",
            "PipelineDepth": "16447",
            "Loops": [{
                "Name": "L6",
                "TripCount": "55",
                "Latency": "16445",
                "PipelineII": "",
                "PipelineDepth": "299"
              }]
          }],
        "Area": {
          "BRAM_18K": "19",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "3",
          "DSP": "1836",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "106",
          "FF": "184241",
          "AVAIL_FF": "460800",
          "UTIL_FF": "39",
          "LUT": "314285",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "136",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-25 13:45:29 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
