Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.3.1 (win64) Build 1034051 Fri Oct  3 17:14:12 MDT 2014
| Date             : Sun Jul 03 17:19:27 2016
| Host             : SG102 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file styxcpu_soc_power_routed.rpt -pb styxcpu_soc_power_summary_routed.pb
| Design           : styxcpu_soc
| Device           : xc7k160tffg676-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.134 |
| Dynamic (W)              | 0.018 |
| Device Static (W)        | 0.116 |
| Total Off-Chip Power (W) | 0.000 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 84.7  |
| Junction Temperature (C) | 25.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     7901 |       --- |             --- |
|   LUT as Logic           |     0.004 |     4240 |    101400 |            4.18 |
|   CARRY4                 |    <0.001 |      242 |     25350 |            0.95 |
|   Register               |    <0.001 |     2521 |    202800 |            1.24 |
|   BUFG                   |    <0.001 |       10 |        32 |           31.25 |
|   LUT as Distributed RAM |    <0.001 |       64 |     35000 |            0.18 |
|   F7/F8 Muxes            |    <0.001 |       50 |    101400 |            0.04 |
|   Others                 |     0.000 |      107 |       --- |             --- |
| Signals                  |     0.006 |     6561 |       --- |             --- |
| DSPs                     |     0.000 |        4 |       600 |            0.66 |
| I/O                      |     0.005 |       83 |       400 |           20.75 |
| Static Power             |     0.116 |          |           |                 |
| Total                    |     0.134 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.053 |       0.012 |      0.040 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk100 |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| styxcpu_soc                  |     0.018 |
|   ROM                        |    <0.001 |
|   bd_disp_top                |     0.001 |
|     P2S_SEG                  |     0.001 |
|   sram_top0                  |    <0.001 |
|   styxcputop0                |     0.006 |
|     LLbit_reg0               |     0.000 |
|     cp0_reg0                 |    <0.001 |
|     ctrl0                    |    <0.001 |
|     div0                     |     0.001 |
|     dwishbone_bus_if         |     0.001 |
|     ex0                      |    <0.001 |
|     ex_mem0                  |     0.001 |
|     hilo_reg0                |     0.000 |
|     id0                      |    <0.001 |
|     id_ex0                   |    <0.001 |
|     if_id0                   |    <0.001 |
|     iwishbone_bus_if         |    <0.001 |
|     mem0                     |    <0.001 |
|     mem_wb0                  |    <0.001 |
|     pc_reg0                  |    <0.001 |
|     regfile1                 |    <0.001 |
|       regs_reg_r1_0_31_0_5   |     0.000 |
|       regs_reg_r1_0_31_12_17 |     0.000 |
|       regs_reg_r1_0_31_18_23 |     0.000 |
|       regs_reg_r1_0_31_24_29 |     0.000 |
|       regs_reg_r1_0_31_30_31 |     0.000 |
|       regs_reg_r1_0_31_6_11  |    <0.001 |
|       regs_reg_r2_0_31_0_5   |     0.000 |
|       regs_reg_r2_0_31_12_17 |     0.000 |
|       regs_reg_r2_0_31_18_23 |    <0.001 |
|       regs_reg_r2_0_31_24_29 |     0.000 |
|       regs_reg_r2_0_31_30_31 |     0.000 |
|       regs_reg_r2_0_31_6_11  |    <0.001 |
|   uart_top0                  |     0.002 |
|     regs                     |     0.001 |
|       i_uart_sync_flops      |    <0.001 |
|       receiver               |    <0.001 |
|         fifo_rx              |    <0.001 |
|           rfifo              |    <0.001 |
|             ram_reg_0_15_0_5 |    <0.001 |
|             ram_reg_0_15_6_7 |    <0.001 |
|       transmitter            |    <0.001 |
|         fifo_tx              |    <0.001 |
|           tfifo              |    <0.001 |
|             ram_reg_0_15_0_5 |     0.000 |
|             ram_reg_0_15_6_7 |     0.000 |
|     wb_interface             |     0.001 |
|   wb_conmax_top0             |    <0.001 |
|     m0                       |    <0.001 |
|     m1                       |    <0.001 |
|     rf                       |    <0.001 |
|     s0                       |    <0.001 |
|       msel                   |    <0.001 |
|         arb0                 |    <0.001 |
|         arb1                 |    <0.001 |
|         arb2                 |    <0.001 |
|         arb3                 |    <0.001 |
|     s1                       |    <0.001 |
|       msel                   |    <0.001 |
|         arb0                 |    <0.001 |
|         arb1                 |    <0.001 |
|         arb2                 |    <0.001 |
|         arb3                 |    <0.001 |
|     s15                      |    <0.001 |
|       msel                   |    <0.001 |
|         arb0                 |    <0.001 |
|         arb1                 |    <0.001 |
|         arb2                 |    <0.001 |
|         arb3                 |    <0.001 |
|     s3                       |    <0.001 |
|       msel                   |    <0.001 |
|         arb0                 |    <0.001 |
|         arb1                 |    <0.001 |
|         arb2                 |    <0.001 |
|         arb3                 |    <0.001 |
|   wbs_data_o_reg[0]_i_1      |     0.000 |
|   wbs_data_o_reg[10]_i_1     |    <0.001 |
|   wbs_data_o_reg[11]_i_1     |    <0.001 |
|   wbs_data_o_reg[12]_i_1     |    <0.001 |
|   wbs_data_o_reg[13]_i_1     |    <0.001 |
|   wbs_data_o_reg[14]_i_1     |    <0.001 |
|   wbs_data_o_reg[15]_i_1     |    <0.001 |
|   wbs_data_o_reg[16]_i_1     |     0.000 |
|   wbs_data_o_reg[17]_i_1     |     0.000 |
|   wbs_data_o_reg[18]_i_1     |    <0.001 |
|   wbs_data_o_reg[19]_i_1     |    <0.001 |
|   wbs_data_o_reg[1]_i_1      |    <0.001 |
|   wbs_data_o_reg[20]_i_1     |     0.000 |
|   wbs_data_o_reg[21]_i_1     |    <0.001 |
|   wbs_data_o_reg[22]_i_1     |     0.000 |
|   wbs_data_o_reg[23]_i_1     |    <0.001 |
|   wbs_data_o_reg[24]_i_1     |    <0.001 |
|   wbs_data_o_reg[25]_i_1     |    <0.001 |
|   wbs_data_o_reg[26]_i_1     |     0.000 |
|   wbs_data_o_reg[27]_i_1     |     0.000 |
|   wbs_data_o_reg[28]_i_1     |    <0.001 |
|   wbs_data_o_reg[29]_i_1     |    <0.001 |
|   wbs_data_o_reg[2]_i_1      |    <0.001 |
|   wbs_data_o_reg[30]_i_1     |     0.000 |
|   wbs_data_o_reg[31]_i_2     |    <0.001 |
|   wbs_data_o_reg[3]_i_1      |    <0.001 |
|   wbs_data_o_reg[4]_i_1      |    <0.001 |
|   wbs_data_o_reg[5]_i_1      |    <0.001 |
|   wbs_data_o_reg[6]_i_1      |    <0.001 |
|   wbs_data_o_reg[7]_i_1      |    <0.001 |
|   wbs_data_o_reg[8]_i_1      |    <0.001 |
|   wbs_data_o_reg[9]_i_1      |    <0.001 |
+------------------------------+-----------+


