{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 0.4600"
  ],
  "cts__clock__skew__hold": 0.00408137,
  "cts__clock__skew__hold__post_repair": 0.00403946,
  "cts__clock__skew__hold__pre_repair": 0.00403946,
  "cts__clock__skew__setup": 0.00408137,
  "cts__clock__skew__setup__post_repair": 0.00403946,
  "cts__clock__skew__setup__pre_repair": 0.00403946,
  "cts__cpu__total": 7.93,
  "cts__design__core__area": 904.932,
  "cts__design__core__area__post_repair": 904.932,
  "cts__design__core__area__pre_repair": 904.932,
  "cts__design__die__area": 1087.02,
  "cts__design__die__area__post_repair": 1087.02,
  "cts__design__die__area__pre_repair": 1087.02,
  "cts__design__instance__area": 658.616,
  "cts__design__instance__area__macros": 0,
  "cts__design__instance__area__macros__post_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0,
  "cts__design__instance__area__post_repair": 543.704,
  "cts__design__instance__area__pre_repair": 543.704,
  "cts__design__instance__area__stdcell": 658.616,
  "cts__design__instance__area__stdcell__post_repair": 543.704,
  "cts__design__instance__area__stdcell__pre_repair": 543.704,
  "cts__design__instance__count": 475,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 429,
  "cts__design__instance__count__pre_repair": 429,
  "cts__design__instance__count__setup_buffer": 41,
  "cts__design__instance__count__stdcell": 475,
  "cts__design__instance__count__stdcell__post_repair": 429,
  "cts__design__instance__count__stdcell__pre_repair": 429,
  "cts__design__instance__displacement__max": 5.3095,
  "cts__design__instance__displacement__mean": 0.538,
  "cts__design__instance__displacement__total": 255.694,
  "cts__design__instance__utilization": 0.727807,
  "cts__design__instance__utilization__post_repair": 0.600823,
  "cts__design__instance__utilization__pre_repair": 0.600823,
  "cts__design__instance__utilization__stdcell": 0.727807,
  "cts__design__instance__utilization__stdcell__post_repair": 0.600823,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.600823,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__mem__peak": 82720.0,
  "cts__power__internal__total": 0.00147434,
  "cts__power__internal__total__post_repair": 0.00127508,
  "cts__power__internal__total__pre_repair": 0.00127508,
  "cts__power__leakage__total": 1.59374e-05,
  "cts__power__leakage__total__post_repair": 1.22348e-05,
  "cts__power__leakage__total__pre_repair": 1.22348e-05,
  "cts__power__switching__total": 0.000952676,
  "cts__power__switching__total__post_repair": 0.000792408,
  "cts__power__switching__total__pre_repair": 0.000792408,
  "cts__power__total": 0.00244296,
  "cts__power__total__post_repair": 0.00207973,
  "cts__power__total__pre_repair": 0.00207973,
  "cts__route__wirelength__estimated": 2349.51,
  "cts__runtime__total": "0:12.10",
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.0923432,
  "cts__timing__drv__max_cap_limit__post_repair": 0.0934828,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.0934828,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 0,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.377152,
  "cts__timing__drv__max_slew_limit__post_repair": 0.377891,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.377891,
  "cts__timing__drv__setup_violation_count": 44,
  "cts__timing__drv__setup_violation_count__post_repair": 41,
  "cts__timing__drv__setup_violation_count__pre_repair": 41,
  "cts__timing__setup__tns": -2.93493,
  "cts__timing__setup__tns__post_repair": -1.50375,
  "cts__timing__setup__tns__pre_repair": -1.50375,
  "cts__timing__setup__ws": -0.102415,
  "cts__timing__setup__ws__post_repair": -0.16476,
  "cts__timing__setup__ws__pre_repair": -0.16476,
  "design__io__hpwl": 1078411,
  "detailedplace__cpu__total": 0.67,
  "detailedplace__design__core__area": 904.932,
  "detailedplace__design__die__area": 1087.02,
  "detailedplace__design__instance__area": 537.054,
  "detailedplace__design__instance__area__macros": 0,
  "detailedplace__design__instance__area__stdcell": 537.054,
  "detailedplace__design__instance__count": 424,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 424,
  "detailedplace__design__instance__displacement__max": 3.275,
  "detailedplace__design__instance__displacement__mean": 0.8885,
  "detailedplace__design__instance__displacement__total": 376.885,
  "detailedplace__design__instance__utilization": 0.593474,
  "detailedplace__design__instance__utilization__stdcell": 0.593474,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 76960.0,
  "detailedplace__power__internal__total": 0.00116606,
  "detailedplace__power__leakage__total": 1.2082e-05,
  "detailedplace__power__switching__total": 0.000645518,
  "detailedplace__power__total": 0.00182366,
  "detailedplace__route__wirelength__estimated": 1887.42,
  "detailedplace__runtime__total": "0:01.89",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.0934828,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 0,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.377988,
  "detailedplace__timing__drv__setup_violation_count": 39,
  "detailedplace__timing__setup__tns": -0.72776,
  "detailedplace__timing__setup__ws": -0.0912071,
  "detailedroute__cpu__total": 92.02,
  "detailedroute__mem__peak": 793748.0,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 181,
  "detailedroute__route__drc_errors__iter:2": 24,
  "detailedroute__route__drc_errors__iter:3": 24,
  "detailedroute__route__drc_errors__iter:4": 4,
  "detailedroute__route__drc_errors__iter:5": 0,
  "detailedroute__route__net": 508,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2555,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2555,
  "detailedroute__route__wirelength": 2903,
  "detailedroute__route__wirelength__iter:1": 2958,
  "detailedroute__route__wirelength__iter:2": 2909,
  "detailedroute__route__wirelength__iter:3": 2902,
  "detailedroute__route__wirelength__iter:4": 2904,
  "detailedroute__route__wirelength__iter:5": 2903,
  "detailedroute__runtime__total": "0:16.11",
  "fillcell__cpu__total": 0.47,
  "fillcell__mem__peak": 74280.0,
  "fillcell__runtime__total": "0:00.68",
  "finish__clock__skew__hold": 0.00403884,
  "finish__clock__skew__setup": 0.00403884,
  "finish__cpu__total": 2.23,
  "finish__design__core__area": 904.932,
  "finish__design__die__area": 1087.02,
  "finish__design__instance__area": 634.676,
  "finish__design__instance__area__macros": 0,
  "finish__design__instance__area__stdcell": 634.676,
  "finish__design__instance__count": 479,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 479,
  "finish__design__instance__utilization": 0.701352,
  "finish__design__instance__utilization__stdcell": 0.701352,
  "finish__design__io": 54,
  "finish__design_powergrid__drop__average__net:VDD__corner:default": 0.00650726,
  "finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00626436,
  "finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0156383,
  "finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0154128,
  "finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.08436,
  "finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0154128,
  "finish__mem__peak": 145472.0,
  "finish__power__internal__total": 0.00154165,
  "finish__power__leakage__total": 1.53943e-05,
  "finish__power__switching__total": 0.00101819,
  "finish__power__total": 0.00257524,
  "finish__runtime__total": "0:04.27",
  "finish__timing__drv__hold_violation_count": 0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.0811087,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 0,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.377174,
  "finish__timing__drv__setup_violation_count": 44,
  "finish__timing__setup__tns": -3.50307,
  "finish__timing__setup__ws": -0.0945197,
  "finish__timing__wns_percent_delay": -20.432432,
  "finish_merge__cpu__total": 1.18,
  "finish_merge__mem__peak": 249096.0,
  "finish_merge__runtime__total": "0:01.46",
  "floorplan__cpu__total": 0.54,
  "floorplan__design__core__area": 904.932,
  "floorplan__design__die__area": 1087.02,
  "floorplan__design__instance__area": 507.528,
  "floorplan__design__instance__area__macros": 0,
  "floorplan__design__instance__area__stdcell": 507.528,
  "floorplan__design__instance__count": 329,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 329,
  "floorplan__design__instance__utilization": 0.560847,
  "floorplan__design__instance__utilization__stdcell": 0.560847,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 74472.0,
  "floorplan__power__internal__total": 0.0011174,
  "floorplan__power__leakage__total": 1.1522e-05,
  "floorplan__power__switching__total": 0.000643235,
  "floorplan__power__total": 0.00177216,
  "floorplan__runtime__total": "0:01.58",
  "floorplan__timing__setup__tns": -0.626943,
  "floorplan__timing__setup__ws": -0.0590969,
  "floorplan_io__cpu__total": 0.31,
  "floorplan_io__mem__peak": 73616.0,
  "floorplan_io__runtime__total": "0:00.46",
  "floorplan_macro__cpu__total": 0.51,
  "floorplan_macro__mem__peak": 74768.0,
  "floorplan_macro__runtime__total": "0:00.67",
  "floorplan_pdn__cpu__total": 0.4,
  "floorplan_pdn__mem__peak": 74708.0,
  "floorplan_pdn__runtime__total": "0:00.52",
  "floorplan_tap__cpu__total": 0.36,
  "floorplan_tap__mem__peak": 73244.0,
  "floorplan_tap__runtime__total": "0:00.49",
  "floorplan_tdms__cpu__total": 0.38,
  "floorplan_tdms__mem__peak": 71280.0,
  "floorplan_tdms__runtime__total": "0:00.66",
  "globalplace__cpu__total": 1.07,
  "globalplace__design__core__area": 904.932,
  "globalplace__design__die__area": 1087.02,
  "globalplace__design__instance__area": 518.7,
  "globalplace__design__instance__area__macros": 0,
  "globalplace__design__instance__area__stdcell": 518.7,
  "globalplace__design__instance__count": 371,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 371,
  "globalplace__design__instance__utilization": 0.573192,
  "globalplace__design__instance__utilization__stdcell": 0.573192,
  "globalplace__design__io": 54,
  "globalplace__mem__peak": 176580.0,
  "globalplace__power__internal__total": 0.00112222,
  "globalplace__power__leakage__total": 1.1522e-05,
  "globalplace__power__switching__total": 0.000710887,
  "globalplace__power__total": 0.00184463,
  "globalplace__runtime__total": "0:01.74",
  "globalplace__timing__setup__tns": -1.90967,
  "globalplace__timing__setup__ws": -0.12799,
  "globalplace_io__cpu__total": 0.44,
  "globalplace_io__mem__peak": 71876.0,
  "globalplace_io__runtime__total": "0:00.58",
  "globalplace_skip_io__cpu__total": 0.42,
  "globalplace_skip_io__mem__peak": 74324.0,
  "globalplace_skip_io__runtime__total": "0:00.54",
  "globalroute__antenna__violating__nets": 0,
  "globalroute__antenna__violating__pins": 0,
  "globalroute__clock__skew__hold": 0.0039556,
  "globalroute__clock__skew__setup": 0.0039556,
  "globalroute__cpu__total": 2.09,
  "globalroute__design__core__area": 904.932,
  "globalroute__design__die__area": 1087.02,
  "globalroute__design__instance__area": 634.676,
  "globalroute__design__instance__area__macros": 0,
  "globalroute__design__instance__area__stdcell": 634.676,
  "globalroute__design__instance__count": 479,
  "globalroute__design__instance__count__hold_buffer": 0,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__setup_buffer": 4,
  "globalroute__design__instance__count__stdcell": 479,
  "globalroute__design__instance__displacement__max": 3.11,
  "globalroute__design__instance__displacement__mean": 0.0585,
  "globalroute__design__instance__displacement__total": 28.04,
  "globalroute__design__instance__utilization": 0.701352,
  "globalroute__design__instance__utilization__stdcell": 0.701352,
  "globalroute__design__io": 54,
  "globalroute__design__violations": 0,
  "globalroute__mem__peak": 179256.0,
  "globalroute__power__internal__total": 0.00153258,
  "globalroute__power__leakage__total": 1.54608e-05,
  "globalroute__power__switching__total": 0.00103745,
  "globalroute__power__total": 0.00258549,
  "globalroute__route__wirelength__estimated": 2390.26,
  "globalroute__runtime__total": "0:07.67",
  "globalroute__timing__clock__slack": -0.097,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.0810208,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 0,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.370897,
  "globalroute__timing__drv__setup_violation_count": 45,
  "globalroute__timing__setup__tns": -3.63035,
  "globalroute__timing__setup__ws": -0.0969055,
  "placeopt__cpu__total": 0.83,
  "placeopt__design__core__area": 904.932,
  "placeopt__design__core__area__pre_opt": 904.932,
  "placeopt__design__die__area": 1087.02,
  "placeopt__design__die__area__pre_opt": 1087.02,
  "placeopt__design__instance__area": 537.054,
  "placeopt__design__instance__area__macros": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0,
  "placeopt__design__instance__area__pre_opt": 518.7,
  "placeopt__design__instance__area__stdcell": 537.054,
  "placeopt__design__instance__area__stdcell__pre_opt": 518.7,
  "placeopt__design__instance__count": 424,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 371,
  "placeopt__design__instance__count__stdcell": 424,
  "placeopt__design__instance__count__stdcell__pre_opt": 371,
  "placeopt__design__instance__utilization": 0.593474,
  "placeopt__design__instance__utilization__pre_opt": 0.573192,
  "placeopt__design__instance__utilization__stdcell": 0.593474,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.573192,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 81684.0,
  "placeopt__power__internal__total": 0.0010601,
  "placeopt__power__internal__total__pre_opt": 0.00112222,
  "placeopt__power__leakage__total": 1.21948e-05,
  "placeopt__power__leakage__total__pre_opt": 1.1522e-05,
  "placeopt__power__switching__total": 0.000629744,
  "placeopt__power__switching__total__pre_opt": 0.000710887,
  "placeopt__power__total": 0.00170204,
  "placeopt__power__total__pre_opt": 0.00184463,
  "placeopt__runtime__total": "0:02.81",
  "placeopt__timing__drv__floating__nets": 0,
  "placeopt__timing__drv__floating__pins": 0,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.100026,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 0,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.38322,
  "placeopt__timing__drv__setup_violation_count": 37,
  "placeopt__timing__setup__tns": -0.681442,
  "placeopt__timing__setup__tns__pre_opt": -1.90967,
  "placeopt__timing__setup__ws": -0.0898362,
  "placeopt__timing__setup__ws__pre_opt": -0.12799,
  "run__flow__design": "gcd",
  "run__flow__generate_date": "2024-03-01 06:46",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-12371-gf6da0454e",
  "run__flow__platform": "nangate45",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1nW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ns",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "8c01780cd417c99c59e3ffb694535f19fda76119",
  "run__flow__scripts_commit": "8c01780cd417c99c59e3ffb694535f19fda76119",
  "run__flow__uuid": "9cee350e-1f1c-4c70-8ad4-3023ca6887f0",
  "run__flow__variant": "base",
  "synth__cpu__total": 1.65,
  "synth__design__instance__area__stdcell": 527.478,
  "synth__design__instance__count__stdcell": 347.0,
  "synth__mem__peak": 30964.0,
  "synth__runtime__total": "0:02.49",
  "total_time": "0:00:56.720000"
}