Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Nov 26 15:17:18 2020
| Host         : DESKTOP-026M7H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.765        0.000                      0                   28        0.336        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.765        0.000                      0                   28        0.336        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.058ns (25.019%)  route 3.171ns (74.981%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.367     9.604    led_cnt[26]_i_3_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.326     9.930 r  led_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.930    led_cnt[1]
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.890    15.390    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[1]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.029    15.695    led_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.695    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.086ns (25.513%)  route 3.171ns (74.487%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.367     9.604    led_cnt[26]_i_3_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I0_O)        0.354     9.958 r  led_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.958    led_cnt[3]
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.890    15.390    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[3]/C
                         clock pessimism              0.311    15.701    
                         clock uncertainty           -0.035    15.666    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.075    15.741    led_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.741    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             6.044ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.058ns (26.970%)  route 2.865ns (73.030%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.061     9.298    led_cnt[26]_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.326     9.624 r  led_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.624    led_cnt[13]
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.887    15.387    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[13]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.029    15.668    led_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.668    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                  6.044    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.058ns (26.977%)  route 2.864ns (73.023%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.060     9.297    led_cnt[26]_i_3_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.326     9.623 r  led_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     9.623    led_cnt[12]
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.888    15.388    CLK_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[12]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.031    15.671    led_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.671    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.050ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 1.058ns (27.001%)  route 2.860ns (72.999%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.056     9.293    led_cnt[26]_i_3_n_0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.326     9.619 r  led_cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.619    led_cnt[24]
    SLICE_X0Y70          FDCE                                         r  led_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.887    15.387    CLK_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  led_cnt_reg[24]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.031    15.670    led_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -9.619    
  -------------------------------------------------------------------
                         slack                                  6.050    

Slack (MET) :             6.053ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 1.058ns (27.019%)  route 2.858ns (72.981%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.054     9.291    led_cnt[26]_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.326     9.617 r  led_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.617    led_cnt[14]
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.887    15.387    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[14]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.031    15.670    led_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.670    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                  6.053    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 1.086ns (27.487%)  route 2.865ns (72.513%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.061     9.298    led_cnt[26]_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.354     9.652 r  led_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.652    led_cnt[15]
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.887    15.387    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[15]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.075    15.714    led_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.714    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 1.086ns (27.495%)  route 2.864ns (72.505%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.060     9.297    led_cnt[26]_i_3_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I0_O)        0.354     9.651 r  led_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.651    led_cnt[6]
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.888    15.388    CLK_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[6]/C
                         clock pessimism              0.287    15.675    
                         clock uncertainty           -0.035    15.640    
    SLICE_X0Y68          FDCE (Setup_fdce_C_D)        0.075    15.715    led_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.715    
                         arrival time                          -9.651    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.088ns (27.556%)  route 2.860ns (72.444%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.056     9.293    led_cnt[26]_i_3_n_0
    SLICE_X0Y70          LUT4 (Prop_lut4_I0_O)        0.356     9.649 r  led_cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.649    led_cnt[25]
    SLICE_X0Y70          FDCE                                         r  led_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.887    15.387    CLK_IBUF_BUFG
    SLICE_X0Y70          FDCE                                         r  led_cnt_reg[25]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X0Y70          FDCE (Setup_fdce_C_D)        0.075    15.714    led_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.714    
                         arrival time                          -9.649    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.069ns  (required time - arrival time)
  Source:                 led_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 1.086ns (27.538%)  route 2.858ns (72.462%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.387ns = ( 15.387 - 10.000 ) 
    Source Clock Delay      (SCD):    5.701ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          2.016     5.701    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.456     6.157 f  led_cnt_reg[2]/Q
                         net (fo=2, routed)           0.811     6.968    led_cnt_reg_n_0_[2]
    SLICE_X0Y66          LUT4 (Prop_lut4_I0_O)        0.124     7.092 r  led_cnt[26]_i_8/O
                         net (fo=1, routed)           0.993     8.085    led_cnt[26]_i_8_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I4_O)        0.152     8.237 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          1.054     9.291    led_cnt[26]_i_3_n_0
    SLICE_X0Y69          LUT4 (Prop_lut4_I0_O)        0.354     9.645 r  led_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.645    led_cnt[16]
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.887    15.387    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[16]/C
                         clock pessimism              0.287    15.674    
                         clock uncertainty           -0.035    15.639    
    SLICE_X0Y69          FDCE (Setup_fdce_C_D)        0.075    15.714    led_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.714    
                         arrival time                          -9.645    
  -------------------------------------------------------------------
                         slack                                  6.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 led_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.410%)  route 0.242ns (56.590%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.183ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.715     1.660    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.141     1.801 r  led_out_reg/Q
                         net (fo=2, routed)           0.242     2.044    LED_OBUF
    SLICE_X0Y69          LUT4 (Prop_lut4_I3_O)        0.045     2.089 r  led_out_i_1/O
                         net (fo=1, routed)           0.000     2.089    led_out_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  led_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.990     2.183    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_out_reg/C
                         clock pessimism             -0.523     1.660    
    SLICE_X0Y69          FDCE (Hold_fdce_C_D)         0.092     1.752    led_out_reg
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 led_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.101%)  route 0.267ns (58.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.713     1.658    CLK_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.799 f  led_cnt_reg[0]/Q
                         net (fo=3, routed)           0.111     1.911    led_cnt_reg_n_0_[0]
    SLICE_X0Y71          LUT1 (Prop_lut1_I0_O)        0.045     1.956 r  led_cnt[0]_i_1/O
                         net (fo=1, routed)           0.155     2.111    led_cnt[0]
    SLICE_X1Y71          FDCE                                         r  led_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.988     2.181    CLK_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  led_cnt_reg[0]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X1Y71          FDCE (Hold_fdce_C_D)         0.063     1.721    led_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 led_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.296ns (49.223%)  route 0.305ns (50.777%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.713     1.658    CLK_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.799 f  led_cnt_reg[0]/Q
                         net (fo=3, routed)           0.111     1.911    led_cnt_reg_n_0_[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.959 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          0.194     2.153    led_cnt[26]_i_3_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.107     2.260 r  led_cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.260    led_cnt[23]
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.988     2.181    CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[23]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.107     1.778    led_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 led_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.277ns (45.827%)  route 0.327ns (54.173%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.715     1.660    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.128     1.788 f  led_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.907    led_cnt_reg_n_0_[16]
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.098     2.005 r  led_cnt[26]_i_5/O
                         net (fo=27, routed)          0.209     2.214    led_cnt[26]_i_5_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.051     2.265 r  led_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     2.265    led_cnt[9]
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.991     2.184    CLK_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[9]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.107     1.782    led_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 led_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.271ns (45.284%)  route 0.327ns (54.716%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.715     1.660    CLK_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  led_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDCE (Prop_fdce_C_Q)         0.128     1.788 f  led_cnt_reg[16]/Q
                         net (fo=2, routed)           0.119     1.907    led_cnt_reg_n_0_[16]
    SLICE_X0Y69          LUT5 (Prop_lut5_I1_O)        0.098     2.005 r  led_cnt[26]_i_5/O
                         net (fo=27, routed)          0.209     2.214    led_cnt[26]_i_5_n_0
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.045     2.259 r  led_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     2.259    led_cnt[8]
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.991     2.184    CLK_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[8]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.092     1.767    led_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 led_cnt_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.358ns (61.046%)  route 0.228ns (38.954%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.713     1.658    CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDCE (Prop_fdce_C_Q)         0.141     1.799 r  led_cnt_reg[22]/Q
                         net (fo=2, routed)           0.064     1.863    led_cnt_reg_n_0_[22]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.973 r  led_cnt_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.164     2.138    data0[22]
    SLICE_X0Y71          LUT4 (Prop_lut4_I3_O)        0.107     2.245 r  led_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     2.245    led_cnt[22]
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.988     2.181    CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[22]/C
                         clock pessimism             -0.523     1.658    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.092     1.750    led_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 led_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.300ns (48.720%)  route 0.316ns (51.280%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.713     1.658    CLK_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.799 f  led_cnt_reg[0]/Q
                         net (fo=3, routed)           0.111     1.911    led_cnt_reg_n_0_[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.959 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          0.205     2.163    led_cnt[26]_i_3_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.111     2.274 r  led_cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     2.274    led_cnt[26]
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.988     2.181    CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[26]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.107     1.778    led_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 led_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.296ns (48.385%)  route 0.316ns (51.615%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.713     1.658    CLK_IBUF_BUFG
    SLICE_X1Y71          FDCE                                         r  led_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDCE (Prop_fdce_C_Q)         0.141     1.799 f  led_cnt_reg[0]/Q
                         net (fo=3, routed)           0.111     1.911    led_cnt_reg_n_0_[0]
    SLICE_X0Y71          LUT5 (Prop_lut5_I2_O)        0.048     1.959 r  led_cnt[26]_i_3/O
                         net (fo=27, routed)          0.205     2.163    led_cnt[26]_i_3_n_0
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.107     2.270 r  led_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     2.270    led_cnt[21]
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.988     2.181    CLK_IBUF_BUFG
    SLICE_X0Y71          FDCE                                         r  led_cnt_reg[21]/C
                         clock pessimism             -0.510     1.671    
    SLICE_X0Y71          FDCE (Hold_fdce_C_D)         0.092     1.763    led_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 led_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.403ns (64.012%)  route 0.227ns (35.988%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.717     1.662    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.803 r  led_cnt_reg[5]/Q
                         net (fo=2, routed)           0.065     1.868    led_cnt_reg_n_0_[5]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.019 r  led_cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.162     2.181    data0[6]
    SLICE_X0Y68          LUT4 (Prop_lut4_I3_O)        0.111     2.292 r  led_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     2.292    led_cnt[6]
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.991     2.184    CLK_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[6]/C
                         clock pessimism             -0.509     1.675    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.107     1.782    led_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 led_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.229ns (36.041%)  route 0.406ns (63.959%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.716     1.661    CLK_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  led_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.141     1.802 r  led_cnt_reg[8]/Q
                         net (fo=2, routed)           0.160     1.962    led_cnt_reg_n_0_[8]
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.045     2.007 r  led_cnt[26]_i_4/O
                         net (fo=27, routed)          0.247     2.254    led_cnt[26]_i_4_n_0
    SLICE_X0Y67          LUT4 (Prop_lut4_I1_O)        0.043     2.297 r  led_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     2.297    led_cnt[4]
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.992     2.185    CLK_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  led_cnt_reg[4]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.107     1.783    led_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.297    
  -------------------------------------------------------------------
                         slack                                  0.513    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y71    led_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    led_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    led_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y68    led_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    led_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    led_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    led_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y69    led_cnt_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y70    led_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y71    led_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    led_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    led_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    led_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69    led_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    led_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    led_cnt_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    led_cnt_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y70    led_cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    led_cnt_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    led_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    led_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    led_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    led_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    led_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    led_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    led_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    led_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y68    led_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y67    led_cnt_reg[7]/C



