{
  "module_name": "Kconfig",
  "hash_id": "9f3eac9a6e2f893f206bc2b99f6ead4d76bdfc6ce6d948502d5bce364783d237",
  "original_prompt": "Ingested from linux-6.6.14/kernel/irq/Kconfig",
  "human_readable_source": "# SPDX-License-Identifier: GPL-2.0-only\nmenu \"IRQ subsystem\"\n# Options selectable by the architecture code\n\n# Make sparse irq Kconfig switch below available\nconfig MAY_HAVE_SPARSE_IRQ\n       bool\n\n# Legacy support, required for itanic\nconfig GENERIC_IRQ_LEGACY\n       bool\n\n# Enable the generic irq autoprobe mechanism\nconfig GENERIC_IRQ_PROBE\n\tbool\n\n# Use the generic /proc/interrupts implementation\nconfig GENERIC_IRQ_SHOW\n       bool\n\n# Print level/edge extra information\nconfig GENERIC_IRQ_SHOW_LEVEL\n       bool\n\n# Supports effective affinity mask\nconfig GENERIC_IRQ_EFFECTIVE_AFF_MASK\n       depends on SMP\n       bool\n\n# Support for delayed migration from interrupt context\nconfig GENERIC_PENDING_IRQ\n\tbool\n\n# Support for generic irq migrating off cpu before the cpu is offline.\nconfig GENERIC_IRQ_MIGRATION\n\tbool\n\n# Alpha specific irq affinity mechanism\nconfig AUTO_IRQ_AFFINITY\n       bool\n\n# Interrupt injection mechanism\nconfig GENERIC_IRQ_INJECTION\n\tbool\n\n# Tasklet based software resend for pending interrupts on enable_irq()\nconfig HARDIRQS_SW_RESEND\n       bool\n\n# Edge style eoi based handler (cell)\nconfig IRQ_EDGE_EOI_HANDLER\n       bool\n\n# Generic configurable interrupt chip implementation\nconfig GENERIC_IRQ_CHIP\n       bool\n       select IRQ_DOMAIN\n\n# Generic irq_domain hw <--> linux irq number translation\nconfig IRQ_DOMAIN\n\tbool\n\n# Support for simulated interrupts\nconfig IRQ_SIM\n\tbool\n\tselect IRQ_WORK\n\tselect IRQ_DOMAIN\n\n# Support for hierarchical irq domains\nconfig IRQ_DOMAIN_HIERARCHY\n\tbool\n\tselect IRQ_DOMAIN\n\n# Support for obsolete non-mapping irq domains\nconfig IRQ_DOMAIN_NOMAP\n\tbool\n\tselect IRQ_DOMAIN\n\n# Support for hierarchical fasteoi+edge and fasteoi+level handlers\nconfig IRQ_FASTEOI_HIERARCHY_HANDLERS\n\tbool\n\n# Generic IRQ IPI support\nconfig GENERIC_IRQ_IPI\n\tbool\n\tdepends on SMP\n\tselect IRQ_DOMAIN_HIERARCHY\n\n# Generic IRQ IPI Mux support\nconfig GENERIC_IRQ_IPI_MUX\n\tbool\n\tdepends on SMP\n\n# Generic MSI hierarchical interrupt domain support\nconfig GENERIC_MSI_IRQ\n\tbool\n\tselect IRQ_DOMAIN_HIERARCHY\n\nconfig IRQ_MSI_IOMMU\n\tbool\n\nconfig IRQ_TIMINGS\n\tbool\n\nconfig GENERIC_IRQ_MATRIX_ALLOCATOR\n\tbool\n\nconfig GENERIC_IRQ_RESERVATION_MODE\n\tbool\n\n# Support forced irq threading\nconfig IRQ_FORCED_THREADING\n       bool\n\nconfig SPARSE_IRQ\n\tbool \"Support sparse irq numbering\" if MAY_HAVE_SPARSE_IRQ\n\thelp\n\n\t  Sparse irq numbering is useful for distro kernels that want\n\t  to define a high CONFIG_NR_CPUS value but still want to have\n\t  low kernel memory footprint on smaller machines.\n\n\t  ( Sparse irqs can also be beneficial on NUMA boxes, as they spread\n\t    out the interrupt descriptors in a more NUMA-friendly way. )\n\n\t  If you don't know what to do here, say N.\n\nconfig GENERIC_IRQ_DEBUGFS\n\tbool \"Expose irq internals in debugfs\"\n\tdepends on DEBUG_FS\n\tselect GENERIC_IRQ_INJECTION\n\tdefault n\n\thelp\n\n\t  Exposes internal state information through debugfs. Mostly for\n\t  developers and debugging of hard to diagnose interrupt problems.\n\n\t  If you don't know what to do here, say N.\n\nendmenu\n\nconfig GENERIC_IRQ_MULTI_HANDLER\n\tbool\n\thelp\n\t  Allow to specify the low level IRQ handler at run time.\n\n# Cavium Octeon is the last system to use this deprecated option\n# Do not even think of enabling this on any new platform\nconfig DEPRECATED_IRQ_CPU_ONOFFLINE\n\tbool\n\tdepends on CAVIUM_OCTEON_SOC\n\tdefault CAVIUM_OCTEON_SOC\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}