# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../EAAES_coreips/pwm.vhd" \
"../../../../../EAAES_coreips/mux.vhd" \
"../../../../../EAAES_coreips/counter.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/sim/Block_design.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_pwm_prog_0_0/sim/Block_design_pwm_prog_0_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_mux2_0_0/sim/Block_design_mux2_0_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_counter_0_0/sim/Block_design_counter_0_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_axi_timer_0_0_1/sim/Block_design_axi_timer_0_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_rst_ps7_0_50M_0/sim/Block_design_rst_ps7_0_50M_0.vhd" \
"../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/src/pmod_rotary.vhdl" \
"../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0_S00_AXI.vhd" \
"../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/ipshared/47bf/hdl/encoder_v2_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_encoder_0_0_1/sim/Block_design_encoder_0_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0_drp_to_axi_stream.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0_xadc_core_drp.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0_axi_xadc.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_xadc_wiz_0_0/Block_design_xadc_wiz_0_0.vhd" \
"../../../../Miniproject_motor_control.ip_user_files/bd/Block_design/ip/Block_design_axi_gpio_0_0_1/sim/Block_design_axi_gpio_0_0.vhd" \
"../../../../Miniproject_motor_control.srcs/sources_1/bd/Block_design/hdl/Block_design_wrapper.vhd" \

# Do not sort compile order
nosort
