TimeQuest Timing Analyzer report for pc
Sat Jun 09 16:19:22 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. MTBF Summary
 24. Synchronizer Summary
 25. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 26. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 34. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 35. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. MTBF Summary
 45. Synchronizer Summary
 46. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 54. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 56. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Propagation Delay
 63. Minimum Propagation Delay
 64. MTBF Summary
 65. Synchronizer Summary
 66. Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Progagation Delay
 74. Minimum Progagation Delay
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Slow Corner Signal Integrity Metrics
 78. Fast Corner Signal Integrity Metrics
 79. Setup Transfers
 80. Hold Transfers
 81. Recovery Transfers
 82. Removal Transfers
 83. Report TCCS
 84. Report RSKM
 85. Unconstrained Paths
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pc                                                              ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; rtl/sub_system/nios2.sdc ; OK     ; Sat Jun 09 16:19:16 2012 ;
+--------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 66.93 MHz ; 66.93 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 42.529 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.011 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.888 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.487 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.529 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 7.687      ;
; 43.253 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 6.973      ;
; 43.403 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.812      ;
; 43.454 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 6.772      ;
; 43.469 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.746      ;
; 43.508 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.707      ;
; 43.655 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 6.551      ;
; 43.661 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.554      ;
; 43.665 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 6.538      ;
; 43.693 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 6.537      ;
; 43.830 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.385      ;
; 44.208 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.007      ;
; 45.034 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 5.190      ;
; 45.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 5.107      ;
; 45.228 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.988      ;
; 45.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 4.917      ;
; 45.388 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.828      ;
; 45.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 4.701      ;
; 45.992 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.215      ; 4.238      ;
; 46.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 3.720      ;
; 46.704 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.512      ;
; 46.975 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 3.254      ;
; 47.253 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.965      ;
; 47.296 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.197      ; 2.916      ;
; 47.492 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.188      ; 2.711      ;
; 47.519 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 2.710      ;
; 47.537 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 2.692      ;
; 47.539 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.685      ;
; 47.720 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.504      ;
; 47.765 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.460      ;
; 47.790 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.434      ;
; 47.829 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.195      ; 2.381      ;
; 47.907 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.206      ; 2.314      ;
; 48.084 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.142      ;
; 48.962 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.254      ;
; 49.032 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 1.179      ;
; 93.375 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 6.310      ;
; 93.471 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 6.204      ;
; 93.608 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.334     ; 6.073      ;
; 93.683 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.279      ;
; 93.722 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.240      ;
; 93.724 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.238      ;
; 93.724 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.238      ;
; 93.935 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.031      ;
; 93.960 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.002      ;
; 93.961 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.001      ;
; 93.962 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 6.000      ;
; 93.965 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 5.997      ;
; 93.967 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.999      ;
; 93.967 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.999      ;
; 93.970 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.996      ;
; 93.980 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.972      ;
; 94.005 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.310     ; 5.700      ;
; 94.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.940      ;
; 94.012 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.940      ;
; 94.015 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.937      ;
; 94.079 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.598      ;
; 94.163 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.512      ;
; 94.184 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 5.490      ;
; 94.199 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.767      ;
; 94.199 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.767      ;
; 94.200 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.766      ;
; 94.203 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.763      ;
; 94.232 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 5.444      ;
; 94.244 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.708      ;
; 94.244 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.708      ;
; 94.245 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.707      ;
; 94.248 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.704      ;
; 94.274 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 5.400      ;
; 94.301 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 5.378      ;
; 94.302 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.352     ; 5.361      ;
; 94.369 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.314     ; 5.332      ;
; 94.371 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.579      ;
; 94.378 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.572      ;
; 94.384 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.331     ; 5.300      ;
; 94.398 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 5.302      ;
; 94.429 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 5.269      ;
; 94.443 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.338     ; 5.234      ;
; 94.475 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.342     ; 5.198      ;
; 94.496 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 5.180      ;
; 94.534 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.416      ;
; 94.534 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.416      ;
; 94.535 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.415      ;
; 94.536 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.414      ;
; 94.537 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.413      ;
; 94.543 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 5.407      ;
; 94.544 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.411      ;
; 94.545 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.410      ;
; 94.545 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.410      ;
; 94.554 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 5.401      ;
; 94.563 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.312     ; 5.140      ;
; 94.629 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.312      ;
; 94.635 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 5.039      ;
; 94.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.218      ;
; 94.726 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.218      ;
; 94.729 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 5.215      ;
; 94.750 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.343     ; 4.922      ;
; 94.776 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 4.903      ;
; 94.801 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.158      ;
; 94.802 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 5.157      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                       ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.361 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.577      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.590      ;
; 0.374 ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|shadow_irf_reg[4][7]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.595      ;
; 0.377 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.598      ;
; 0.382 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[37]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.383 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.600      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.602      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.602      ;
; 0.386 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.603      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.011 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.214      ;
; 48.478 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 1.746      ;
; 48.965 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 1.251      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.861      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.857      ;
; 96.084 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.858      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.856      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.864      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 3.863      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.859      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.866      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.867      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.869      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.869      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.869      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.861      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.861      ;
; 96.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.861      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.888 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.104      ;
; 0.888 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.104      ;
; 0.888 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.104      ;
; 0.888 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.104      ;
; 0.928 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.145      ;
; 0.928 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.145      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.065 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.282      ;
; 1.249 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.466      ;
; 1.277 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[10]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.494      ;
; 1.277 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.494      ;
; 1.277 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.494      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.301 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.510      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.335 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.560      ;
; 1.339 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.562      ;
; 1.339 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.562      ;
; 1.339 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.562      ;
; 1.339 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.562      ;
; 1.339 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.562      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.549      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.549      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.549      ;
; 1.346 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.549      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.356 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.586      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.563 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.785      ;
; 1.580 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.802      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.589 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.812      ;
; 1.591 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.591 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.591 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.591 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.591 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.591 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.821      ;
; 1.598 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.823      ;
; 1.598 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.823      ;
; 1.598 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.823      ;
; 1.598 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.823      ;
; 1.598 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.823      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.491 ; 49.721       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                                          ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.492 ; 49.722       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                                           ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.493 ; 49.723       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.494 ; 49.724       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                                          ;
; 49.533 ; 49.749       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                 ;
; 49.534 ; 49.750       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.409 ; 3.572 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.606 ; 7.860 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.020  ; 0.803  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.644 ; -1.846 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.359 ; 12.370 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.180 ; 10.194 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+--------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.182 ; 17.187 ; 17.901 ; 17.906 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 17.650 ; 17.581 ; 18.367 ; 18.320 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.060 ; 17.024 ; 17.687 ; 17.642 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 16.712 ; 16.752 ; 17.326 ; 17.366 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 16.383 ; 16.388 ; 17.072 ; 17.077 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 17.224 ; 17.236 ; 17.909 ; 17.888 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 17.857 ; 17.798 ; 18.566 ; 18.526 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 16.980 ; 16.919 ; 17.696 ; 17.636 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 18.359 ; 18.288 ; 19.062 ; 18.991 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 16.646 ; 16.526 ; 17.260 ; 17.140 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 18.738 ; 18.841 ; 19.352 ; 19.455 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 17.284 ; 17.165 ; 17.898 ; 17.779 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 17.288 ; 17.249 ; 17.909 ; 17.870 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 18.137 ; 18.016 ; 18.751 ; 18.630 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 17.798 ; 17.804 ; 18.427 ; 18.436 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 14.233 ; 14.118 ; 14.866 ; 14.748 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 16.613 ; 16.618 ; 17.275 ; 17.280 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.081 ; 17.012 ; 17.741 ; 17.694 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 16.491 ; 16.455 ; 17.061 ; 17.016 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.143 ; 16.183 ; 16.700 ; 16.740 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 15.814 ; 15.819 ; 16.446 ; 16.451 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 16.655 ; 16.667 ; 17.283 ; 17.262 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 17.288 ; 17.229 ; 17.940 ; 17.900 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 16.411 ; 16.350 ; 17.070 ; 17.010 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 17.790 ; 17.719 ; 18.436 ; 18.365 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 16.077 ; 15.957 ; 16.634 ; 16.514 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 18.169 ; 18.272 ; 18.726 ; 18.829 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 16.715 ; 16.596 ; 17.272 ; 17.153 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 16.719 ; 16.680 ; 17.283 ; 17.244 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.568 ; 17.447 ; 18.125 ; 18.004 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 17.229 ; 17.235 ; 17.801 ; 17.810 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 13.664 ; 13.549 ; 14.240 ; 14.122 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.386 ; 16.391 ; 17.040 ; 17.045 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 16.854 ; 16.785 ; 17.506 ; 17.459 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 16.264 ; 16.228 ; 16.826 ; 16.781 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 15.916 ; 15.956 ; 16.465 ; 16.505 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 15.587 ; 15.592 ; 16.211 ; 16.216 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 16.428 ; 16.440 ; 17.048 ; 17.027 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.061 ; 17.002 ; 17.705 ; 17.665 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 16.184 ; 16.123 ; 16.835 ; 16.775 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 17.563 ; 17.492 ; 18.201 ; 18.130 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 15.850 ; 15.730 ; 16.399 ; 16.279 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 17.942 ; 18.045 ; 18.491 ; 18.594 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 16.488 ; 16.369 ; 17.037 ; 16.918 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 16.492 ; 16.453 ; 17.048 ; 17.009 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.341 ; 17.220 ; 17.890 ; 17.769 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 17.002 ; 17.008 ; 17.566 ; 17.575 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 13.437 ; 13.322 ; 14.005 ; 13.887 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 16.804 ; 16.809 ; 17.484 ; 17.489 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.272 ; 17.203 ; 17.950 ; 17.903 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 16.682 ; 16.646 ; 17.270 ; 17.225 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 16.334 ; 16.374 ; 16.909 ; 16.949 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 16.005 ; 16.010 ; 16.655 ; 16.660 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 16.846 ; 16.858 ; 17.492 ; 17.471 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 17.479 ; 17.420 ; 18.149 ; 18.109 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 16.602 ; 16.541 ; 17.279 ; 17.219 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 17.981 ; 17.910 ; 18.645 ; 18.574 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 16.268 ; 16.148 ; 16.843 ; 16.723 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 18.360 ; 18.463 ; 18.935 ; 19.038 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 16.906 ; 16.787 ; 17.481 ; 17.362 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 16.910 ; 16.871 ; 17.492 ; 17.453 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 17.759 ; 17.638 ; 18.334 ; 18.213 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 17.420 ; 17.426 ; 18.010 ; 18.019 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 13.855 ; 13.740 ; 14.449 ; 14.331 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 16.993 ; 16.998 ; 17.715 ; 17.720 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 17.461 ; 17.392 ; 18.181 ; 18.134 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 16.871 ; 16.835 ; 17.501 ; 17.456 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 16.523 ; 16.563 ; 17.140 ; 17.180 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 16.194 ; 16.199 ; 16.886 ; 16.891 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.035 ; 17.047 ; 17.723 ; 17.702 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.668 ; 17.609 ; 18.380 ; 18.340 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 16.791 ; 16.730 ; 17.510 ; 17.450 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 18.170 ; 18.099 ; 18.876 ; 18.805 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 16.457 ; 16.337 ; 17.074 ; 16.954 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 18.549 ; 18.652 ; 19.166 ; 19.269 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 17.095 ; 16.976 ; 17.712 ; 17.593 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 17.099 ; 17.060 ; 17.723 ; 17.684 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.948 ; 17.827 ; 18.565 ; 18.444 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 17.609 ; 17.615 ; 18.241 ; 18.250 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 14.044 ; 13.929 ; 14.680 ; 14.562 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.561 ; 16.566 ; 17.221 ; 17.226 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.029 ; 16.960 ; 17.687 ; 17.640 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 16.439 ; 16.403 ; 17.007 ; 16.962 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 16.091 ; 16.131 ; 16.646 ; 16.686 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 15.762 ; 15.767 ; 16.392 ; 16.397 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 16.603 ; 16.615 ; 17.229 ; 17.208 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.236 ; 17.177 ; 17.886 ; 17.846 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 16.359 ; 16.298 ; 17.016 ; 16.956 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 17.738 ; 17.667 ; 18.382 ; 18.311 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 16.025 ; 15.905 ; 16.580 ; 16.460 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 18.117 ; 18.220 ; 18.672 ; 18.775 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 16.663 ; 16.544 ; 17.218 ; 17.099 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 16.667 ; 16.628 ; 17.229 ; 17.190 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 17.516 ; 17.395 ; 18.071 ; 17.950 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 17.177 ; 17.183 ; 17.747 ; 17.756 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 13.612 ; 13.497 ; 14.186 ; 14.068 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 16.783 ; 16.788 ; 17.492 ; 17.497 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 17.251 ; 17.182 ; 17.958 ; 17.911 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 16.661 ; 16.625 ; 17.278 ; 17.233 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 16.313 ; 16.353 ; 16.917 ; 16.957 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 15.984 ; 15.989 ; 16.663 ; 16.668 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 16.825 ; 16.837 ; 17.500 ; 17.479 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.458 ; 17.399 ; 18.157 ; 18.117 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 16.581 ; 16.520 ; 17.287 ; 17.227 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 17.960 ; 17.889 ; 18.653 ; 18.582 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 16.247 ; 16.127 ; 16.851 ; 16.731 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 18.339 ; 18.442 ; 18.943 ; 19.046 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.885 ; 16.766 ; 17.489 ; 17.370 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 16.889 ; 16.850 ; 17.500 ; 17.461 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 17.738 ; 17.617 ; 18.342 ; 18.221 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 17.399 ; 17.405 ; 18.018 ; 18.027 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 13.834 ; 13.719 ; 14.457 ; 14.339 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 16.707 ; 16.712 ; 17.366 ; 17.371 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 17.175 ; 17.106 ; 17.832 ; 17.785 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 16.585 ; 16.549 ; 17.152 ; 17.107 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 16.237 ; 16.277 ; 16.791 ; 16.831 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 15.908 ; 15.913 ; 16.537 ; 16.542 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 16.749 ; 16.761 ; 17.374 ; 17.353 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.382 ; 17.323 ; 18.031 ; 17.991 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 16.505 ; 16.444 ; 17.161 ; 17.101 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 17.884 ; 17.813 ; 18.527 ; 18.456 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 16.171 ; 16.051 ; 16.725 ; 16.605 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 18.263 ; 18.366 ; 18.817 ; 18.920 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.809 ; 16.690 ; 17.363 ; 17.244 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 16.813 ; 16.774 ; 17.374 ; 17.335 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 17.662 ; 17.541 ; 18.216 ; 18.095 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 17.323 ; 17.329 ; 17.892 ; 17.901 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 13.758 ; 13.643 ; 14.331 ; 14.213 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 11.238 ; 11.218 ; 11.932 ; 11.839 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 11.380 ; 11.243 ; 12.015 ; 11.915 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 11.606 ; 11.543 ; 12.298 ; 12.139 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.808 ; 10.711 ; 11.430 ; 11.364 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 10.859 ; 10.780 ; 11.521 ; 11.472 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 11.024 ; 10.963 ; 11.661 ; 11.637 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 11.682 ; 11.537 ; 12.347 ; 12.233 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.966 ; 10.805 ; 11.602 ; 11.478 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.810 ; 10.715 ; 11.459 ; 11.395 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 10.393 ; 10.238 ; 11.062 ; 10.898 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 11.249 ; 11.189 ; 11.881 ; 11.883 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.238 ; 10.165 ; 10.963 ; 10.754 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 10.658 ; 10.553 ; 11.289 ; 11.221 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.829 ; 10.745 ; 11.573 ; 11.393 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 10.594 ; 10.527 ; 11.184 ; 11.147 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 11.003 ; 10.840 ; 11.469 ; 11.453 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 10.691 ; 10.671 ; 11.330 ; 11.237 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 10.833 ; 10.696 ; 11.413 ; 11.313 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 11.059 ; 10.996 ; 11.696 ; 11.537 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.261 ; 10.164 ; 10.828 ; 10.762 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 10.312 ; 10.233 ; 10.919 ; 10.870 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 10.477 ; 10.416 ; 11.059 ; 11.035 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 11.135 ; 10.990 ; 11.745 ; 11.631 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 10.419 ; 10.258 ; 11.000 ; 10.876 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 10.263 ; 10.168 ; 10.857 ; 10.793 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.846  ; 9.691  ; 10.460 ; 10.296 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 10.702 ; 10.642 ; 11.279 ; 11.281 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 9.691  ; 9.618  ; 10.361 ; 10.152 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 10.111 ; 10.006 ; 10.687 ; 10.619 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 10.282 ; 10.198 ; 10.971 ; 10.791 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 10.047 ; 9.980  ; 10.582 ; 10.545 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.456 ; 10.293 ; 10.867 ; 10.851 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 10.472 ; 10.452 ; 11.104 ; 11.011 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.614 ; 10.477 ; 11.187 ; 11.087 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.840 ; 10.777 ; 11.470 ; 11.311 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.042 ; 9.945  ; 10.602 ; 10.536 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 10.093 ; 10.014 ; 10.693 ; 10.644 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 10.258 ; 10.197 ; 10.833 ; 10.809 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 10.916 ; 10.771 ; 11.519 ; 11.405 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 10.200 ; 10.039 ; 10.774 ; 10.650 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 10.044 ; 9.949  ; 10.631 ; 10.567 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.627  ; 9.472  ; 10.234 ; 10.070 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 10.483 ; 10.423 ; 11.053 ; 11.055 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 9.472  ; 9.399  ; 10.135 ; 9.926  ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 9.892  ; 9.787  ; 10.461 ; 10.393 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 10.063 ; 9.979  ; 10.745 ; 10.565 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.828  ; 9.761  ; 10.356 ; 10.319 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 10.237 ; 10.074 ; 10.641 ; 10.625 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.875 ; 10.855 ; 11.533 ; 11.440 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 11.017 ; 10.880 ; 11.616 ; 11.516 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 11.243 ; 11.180 ; 11.899 ; 11.740 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.445 ; 10.348 ; 11.031 ; 10.965 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 10.496 ; 10.417 ; 11.122 ; 11.073 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 10.661 ; 10.600 ; 11.262 ; 11.238 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 11.319 ; 11.174 ; 11.948 ; 11.834 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 10.603 ; 10.442 ; 11.203 ; 11.079 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 10.447 ; 10.352 ; 11.060 ; 10.996 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 10.030 ; 9.875  ; 10.663 ; 10.499 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 10.886 ; 10.826 ; 11.482 ; 11.484 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 9.875  ; 9.802  ; 10.564 ; 10.355 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 10.295 ; 10.190 ; 10.890 ; 10.822 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.466 ; 10.382 ; 11.174 ; 10.994 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 10.231 ; 10.164 ; 10.785 ; 10.748 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.640 ; 10.477 ; 11.070 ; 11.054 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 11.058 ; 11.038 ; 11.755 ; 11.662 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 11.200 ; 11.063 ; 11.838 ; 11.738 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 11.426 ; 11.363 ; 12.121 ; 11.962 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.628 ; 10.531 ; 11.253 ; 11.187 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 10.679 ; 10.600 ; 11.344 ; 11.295 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.844 ; 10.783 ; 11.484 ; 11.460 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 11.502 ; 11.357 ; 12.170 ; 12.056 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.786 ; 10.625 ; 11.425 ; 11.301 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 10.630 ; 10.535 ; 11.282 ; 11.218 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 10.213 ; 10.058 ; 10.885 ; 10.721 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 11.069 ; 11.009 ; 11.704 ; 11.706 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 10.058 ; 9.985  ; 10.786 ; 10.577 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 10.478 ; 10.373 ; 11.112 ; 11.044 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 10.649 ; 10.565 ; 11.396 ; 11.216 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 10.414 ; 10.347 ; 11.007 ; 10.970 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 10.823 ; 10.660 ; 11.292 ; 11.276 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 10.642 ; 10.622 ; 11.280 ; 11.187 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.784 ; 10.647 ; 11.363 ; 11.263 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 11.010 ; 10.947 ; 11.646 ; 11.487 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.212 ; 10.115 ; 10.778 ; 10.712 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 10.263 ; 10.184 ; 10.869 ; 10.820 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 10.428 ; 10.367 ; 11.009 ; 10.985 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 11.086 ; 10.941 ; 11.695 ; 11.581 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 10.370 ; 10.209 ; 10.950 ; 10.826 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 10.214 ; 10.119 ; 10.807 ; 10.743 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.797  ; 9.642  ; 10.410 ; 10.246 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 10.653 ; 10.593 ; 11.229 ; 11.231 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 9.642  ; 9.569  ; 10.311 ; 10.102 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 10.062 ; 9.957  ; 10.637 ; 10.569 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 10.233 ; 10.149 ; 10.921 ; 10.741 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.998  ; 9.931  ; 10.532 ; 10.495 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 10.407 ; 10.244 ; 10.817 ; 10.801 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.856 ; 10.836 ; 11.541 ; 11.448 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.998 ; 10.861 ; 11.624 ; 11.524 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 11.224 ; 11.161 ; 11.907 ; 11.748 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.426 ; 10.329 ; 11.039 ; 10.973 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 10.477 ; 10.398 ; 11.130 ; 11.081 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 10.642 ; 10.581 ; 11.270 ; 11.246 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 11.300 ; 11.155 ; 11.956 ; 11.842 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.584 ; 10.423 ; 11.211 ; 11.087 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 10.428 ; 10.333 ; 11.068 ; 11.004 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 10.011 ; 9.856  ; 10.671 ; 10.507 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 10.867 ; 10.807 ; 11.490 ; 11.492 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 9.856  ; 9.783  ; 10.572 ; 10.363 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 10.276 ; 10.171 ; 10.898 ; 10.830 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 10.447 ; 10.363 ; 11.182 ; 11.002 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.212 ; 10.145 ; 10.793 ; 10.756 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 10.621 ; 10.458 ; 11.078 ; 11.062 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.784 ; 10.764 ; 11.421 ; 11.328 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.926 ; 10.789 ; 11.504 ; 11.404 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 11.152 ; 11.089 ; 11.787 ; 11.628 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.354 ; 10.257 ; 10.919 ; 10.853 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 10.405 ; 10.326 ; 11.010 ; 10.961 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 10.570 ; 10.509 ; 11.150 ; 11.126 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 11.228 ; 11.083 ; 11.836 ; 11.722 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.512 ; 10.351 ; 11.091 ; 10.967 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.356 ; 10.261 ; 10.948 ; 10.884 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.939  ; 9.784  ; 10.551 ; 10.387 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 10.795 ; 10.735 ; 11.370 ; 11.372 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 9.784  ; 9.711  ; 10.452 ; 10.243 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 10.204 ; 10.099 ; 10.778 ; 10.710 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 10.375 ; 10.291 ; 11.062 ; 10.882 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 10.140 ; 10.073 ; 10.673 ; 10.636 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.549 ; 10.386 ; 10.958 ; 10.942 ;
+------------+---------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.417 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 197.417                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.268       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.149       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 197.807                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.266       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.541       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 74.92 MHz ; 74.92 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.326 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.303 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.791 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.426 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.326 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 6.947      ;
; 43.978 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 6.305      ;
; 44.129 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 6.154      ;
; 44.143 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 6.130      ;
; 44.154 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 6.119      ;
; 44.201 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 6.072      ;
; 44.344 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 5.942      ;
; 44.351 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 5.922      ;
; 44.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.845      ;
; 44.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 5.840      ;
; 44.582 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 5.691      ;
; 44.814 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 5.459      ;
; 45.640 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 4.643      ;
; 45.656 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.609      ;
; 45.824 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 4.449      ;
; 45.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 4.389      ;
; 45.966 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 4.307      ;
; 46.038 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 4.227      ;
; 46.501 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 3.785      ;
; 46.916 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 3.346      ;
; 47.126 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 3.148      ;
; 47.394 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.891      ;
; 47.618 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.658      ;
; 47.664 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 2.606      ;
; 47.847 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.418      ;
; 47.860 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.425      ;
; 47.882 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.403      ;
; 47.885 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.397      ;
; 48.042 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.240      ;
; 48.084 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 2.195      ;
; 48.089 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.176      ;
; 48.096 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 2.186      ;
; 48.182 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 2.094      ;
; 48.356 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.927      ;
; 49.158 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 1.116      ;
; 49.220 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.046      ;
; 94.101 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.293     ; 5.621      ;
; 94.183 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 5.529      ;
; 94.298 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.296     ; 5.421      ;
; 94.309 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.657      ;
; 94.346 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.620      ;
; 94.347 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.619      ;
; 94.347 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.619      ;
; 94.507 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.462      ;
; 94.540 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.429      ;
; 94.542 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.427      ;
; 94.544 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.425      ;
; 94.546 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.420      ;
; 94.547 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.419      ;
; 94.547 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.419      ;
; 94.551 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 5.415      ;
; 94.554 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.402      ;
; 94.587 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.369      ;
; 94.589 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.367      ;
; 94.591 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.365      ;
; 94.649 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.277     ; 5.089      ;
; 94.701 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.300     ; 5.014      ;
; 94.732 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.237      ;
; 94.732 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.237      ;
; 94.733 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.236      ;
; 94.737 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 5.232      ;
; 94.741 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.971      ;
; 94.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.177      ;
; 94.779 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.177      ;
; 94.780 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.176      ;
; 94.784 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 4.929      ;
; 94.784 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 5.172      ;
; 94.792 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 4.919      ;
; 94.858 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.859      ;
; 94.891 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 4.809      ;
; 94.891 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.821      ;
; 94.951 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.281     ; 4.783      ;
; 94.956 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.279     ; 4.780      ;
; 94.971 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.295     ; 4.749      ;
; 94.982 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.971      ;
; 94.988 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.965      ;
; 95.001 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 4.732      ;
; 95.012 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.300     ; 4.703      ;
; 95.054 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.305     ; 4.656      ;
; 95.071 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.302     ; 4.642      ;
; 95.092 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.869      ;
; 95.092 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.869      ;
; 95.094 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.867      ;
; 95.107 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 4.854      ;
; 95.119 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.278     ; 4.618      ;
; 95.120 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.833      ;
; 95.121 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.832      ;
; 95.122 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.831      ;
; 95.122 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.831      ;
; 95.125 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.828      ;
; 95.128 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 4.825      ;
; 95.198 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.749      ;
; 95.200 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 4.512      ;
; 95.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.689      ;
; 95.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.689      ;
; 95.261 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 4.689      ;
; 95.272 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.692      ;
; 95.273 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.691      ;
; 95.276 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.688      ;
; 95.285 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 4.679      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                       ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.531      ;
; 0.337 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|shadow_irf_reg[4][7]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.543      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[37]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.547      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.303 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.976      ;
; 48.717 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.562      ;
; 49.149 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 1.124      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.473      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.473      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.473      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.471      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.471      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.473      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.473      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.476      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.478      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.478      ;
; 96.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.478      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 3.471      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.474      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.483 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.473      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.469      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.465      ;
; 96.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.466      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.485 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.464      ;
; 96.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.470      ;
; 96.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.470      ;
; 96.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.470      ;
; 96.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.470      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.791 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.990      ;
; 0.791 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.990      ;
; 0.791 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.990      ;
; 0.791 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.990      ;
; 0.836 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.035      ;
; 0.836 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.035      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 0.970 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.169      ;
; 1.126 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.326      ;
; 1.158 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[10]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.358      ;
; 1.158 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.358      ;
; 1.158 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.358      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.184 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.374      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.208 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.414      ;
; 1.215 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.419      ;
; 1.215 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.419      ;
; 1.215 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.419      ;
; 1.215 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.419      ;
; 1.215 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.419      ;
; 1.221 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.408      ;
; 1.221 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.408      ;
; 1.221 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.408      ;
; 1.221 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.408      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.223 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.434      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.418 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.621      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.640      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.437 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.641      ;
; 1.440 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.652      ;
; 1.440 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.652      ;
; 1.440 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.652      ;
; 1.440 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.652      ;
; 1.440 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.652      ;
; 1.440 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.652      ;
; 1.446 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.651      ;
; 1.446 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.651      ;
; 1.446 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.651      ;
; 1.446 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.651      ;
; 1.446 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.651      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.430 ; 49.660       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                                           ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.431 ; 49.661       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                                          ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                                           ;
; 49.432 ; 49.662       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.433 ; 49.663       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.434 ; 49.664       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.481 ; 49.697       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                 ;
; 49.483 ; 49.699       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.301 ; 3.579 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.477 ; 7.711 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.792  ; 0.550  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.819 ; -2.057 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.907 ; 11.915 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.748 ; 9.758 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 15.833 ; 15.754 ; 16.346 ; 16.263 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 16.288 ; 16.033 ; 16.846 ; 16.627 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 15.723 ; 15.546 ; 16.208 ; 16.031 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 15.402 ; 15.315 ; 15.891 ; 15.804 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 15.048 ; 14.990 ; 15.589 ; 15.529 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 15.830 ; 15.727 ; 16.388 ; 16.263 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 16.470 ; 16.314 ; 16.994 ; 16.863 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 15.668 ; 15.492 ; 16.167 ; 16.003 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 16.913 ; 16.799 ; 17.334 ; 17.206 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 15.278 ; 15.085 ; 15.767 ; 15.574 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 17.209 ; 17.178 ; 17.708 ; 17.667 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 15.842 ; 15.664 ; 16.331 ; 16.153 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 15.891 ; 15.796 ; 16.293 ; 16.202 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 16.642 ; 16.458 ; 17.131 ; 16.947 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 16.372 ; 16.319 ; 16.758 ; 16.709 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 13.110 ; 12.935 ; 13.694 ; 13.513 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 15.304 ; 15.225 ; 15.785 ; 15.702 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 15.759 ; 15.504 ; 16.285 ; 16.066 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 15.194 ; 15.017 ; 15.647 ; 15.470 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 14.873 ; 14.786 ; 15.330 ; 15.243 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 14.519 ; 14.461 ; 15.028 ; 14.968 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 15.301 ; 15.198 ; 15.827 ; 15.702 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 15.941 ; 15.785 ; 16.433 ; 16.302 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 15.139 ; 14.963 ; 15.606 ; 15.442 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 16.384 ; 16.270 ; 16.773 ; 16.645 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 14.749 ; 14.556 ; 15.206 ; 15.013 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 16.680 ; 16.649 ; 17.147 ; 17.106 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 15.313 ; 15.135 ; 15.770 ; 15.592 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 15.362 ; 15.267 ; 15.732 ; 15.641 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 16.113 ; 15.929 ; 16.570 ; 16.386 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 15.843 ; 15.790 ; 16.197 ; 16.148 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 12.581 ; 12.406 ; 13.133 ; 12.952 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 15.096 ; 15.017 ; 15.557 ; 15.474 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 15.551 ; 15.296 ; 16.057 ; 15.838 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 14.986 ; 14.809 ; 15.419 ; 15.242 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 14.665 ; 14.578 ; 15.102 ; 15.015 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 14.311 ; 14.253 ; 14.800 ; 14.740 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 15.093 ; 14.990 ; 15.599 ; 15.474 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 15.733 ; 15.577 ; 16.205 ; 16.074 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 14.931 ; 14.755 ; 15.378 ; 15.214 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 16.176 ; 16.062 ; 16.545 ; 16.417 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 14.541 ; 14.348 ; 14.978 ; 14.785 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 16.472 ; 16.441 ; 16.919 ; 16.878 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 15.105 ; 14.927 ; 15.542 ; 15.364 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 15.154 ; 15.059 ; 15.504 ; 15.413 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 15.905 ; 15.721 ; 16.342 ; 16.158 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 15.635 ; 15.582 ; 15.969 ; 15.920 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 12.373 ; 12.198 ; 12.905 ; 12.724 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 15.478 ; 15.399 ; 15.957 ; 15.874 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 15.933 ; 15.678 ; 16.457 ; 16.238 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 15.368 ; 15.191 ; 15.819 ; 15.642 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 15.047 ; 14.960 ; 15.502 ; 15.415 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 14.693 ; 14.635 ; 15.200 ; 15.140 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 15.475 ; 15.372 ; 15.999 ; 15.874 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 16.115 ; 15.959 ; 16.605 ; 16.474 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 15.313 ; 15.137 ; 15.778 ; 15.614 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 16.558 ; 16.444 ; 16.945 ; 16.817 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 14.923 ; 14.730 ; 15.378 ; 15.185 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 16.854 ; 16.823 ; 17.319 ; 17.278 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 15.487 ; 15.309 ; 15.942 ; 15.764 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 15.536 ; 15.441 ; 15.904 ; 15.813 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 16.287 ; 16.103 ; 16.742 ; 16.558 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 16.017 ; 15.964 ; 16.369 ; 16.320 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 12.755 ; 12.580 ; 13.305 ; 13.124 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 15.666 ; 15.587 ; 16.162 ; 16.079 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 16.121 ; 15.866 ; 16.662 ; 16.443 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 15.556 ; 15.379 ; 16.024 ; 15.847 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 15.235 ; 15.148 ; 15.707 ; 15.620 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 14.881 ; 14.823 ; 15.405 ; 15.345 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 15.663 ; 15.560 ; 16.204 ; 16.079 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 16.303 ; 16.147 ; 16.810 ; 16.679 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 15.501 ; 15.325 ; 15.983 ; 15.819 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 16.746 ; 16.632 ; 17.150 ; 17.022 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 15.111 ; 14.918 ; 15.583 ; 15.390 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 17.042 ; 17.011 ; 17.524 ; 17.483 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 15.675 ; 15.497 ; 16.147 ; 15.969 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 15.724 ; 15.629 ; 16.109 ; 16.018 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 16.475 ; 16.291 ; 16.947 ; 16.763 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 16.205 ; 16.152 ; 16.574 ; 16.525 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 12.943 ; 12.768 ; 13.510 ; 13.329 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 15.261 ; 15.182 ; 15.723 ; 15.640 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 15.716 ; 15.461 ; 16.223 ; 16.004 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 15.151 ; 14.974 ; 15.585 ; 15.408 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 14.830 ; 14.743 ; 15.268 ; 15.181 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 14.476 ; 14.418 ; 14.966 ; 14.906 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 15.258 ; 15.155 ; 15.765 ; 15.640 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 15.898 ; 15.742 ; 16.371 ; 16.240 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 15.096 ; 14.920 ; 15.544 ; 15.380 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 16.341 ; 16.227 ; 16.711 ; 16.583 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 14.706 ; 14.513 ; 15.144 ; 14.951 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 16.637 ; 16.606 ; 17.085 ; 17.044 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 15.270 ; 15.092 ; 15.708 ; 15.530 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 15.319 ; 15.224 ; 15.670 ; 15.579 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 16.070 ; 15.886 ; 16.508 ; 16.324 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 15.800 ; 15.747 ; 16.135 ; 16.086 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 12.538 ; 12.363 ; 13.071 ; 12.890 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 15.473 ; 15.394 ; 15.969 ; 15.886 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 15.928 ; 15.673 ; 16.469 ; 16.250 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 15.363 ; 15.186 ; 15.831 ; 15.654 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 15.042 ; 14.955 ; 15.514 ; 15.427 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 14.688 ; 14.630 ; 15.212 ; 15.152 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 15.470 ; 15.367 ; 16.011 ; 15.886 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 16.110 ; 15.954 ; 16.617 ; 16.486 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 15.308 ; 15.132 ; 15.790 ; 15.626 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 16.553 ; 16.439 ; 16.957 ; 16.829 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 14.918 ; 14.725 ; 15.390 ; 15.197 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 16.849 ; 16.818 ; 17.331 ; 17.290 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 15.482 ; 15.304 ; 15.954 ; 15.776 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 15.531 ; 15.436 ; 15.916 ; 15.825 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 16.282 ; 16.098 ; 16.754 ; 16.570 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 16.012 ; 15.959 ; 16.381 ; 16.332 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 12.750 ; 12.575 ; 13.317 ; 13.136 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 15.390 ; 15.311 ; 15.875 ; 15.792 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 15.845 ; 15.590 ; 16.375 ; 16.156 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 15.280 ; 15.103 ; 15.737 ; 15.560 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 14.959 ; 14.872 ; 15.420 ; 15.333 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 14.605 ; 14.547 ; 15.118 ; 15.058 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 15.387 ; 15.284 ; 15.917 ; 15.792 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 16.027 ; 15.871 ; 16.523 ; 16.392 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 15.225 ; 15.049 ; 15.696 ; 15.532 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 16.470 ; 16.356 ; 16.863 ; 16.735 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 14.835 ; 14.642 ; 15.296 ; 15.103 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 16.766 ; 16.735 ; 17.237 ; 17.196 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 15.399 ; 15.221 ; 15.860 ; 15.682 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 15.448 ; 15.353 ; 15.822 ; 15.731 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 16.199 ; 16.015 ; 16.660 ; 16.476 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 15.929 ; 15.876 ; 16.287 ; 16.238 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 12.667 ; 12.492 ; 13.223 ; 13.042 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 10.425 ; 10.345 ; 10.967 ; 10.829 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 10.562 ; 10.372 ; 11.056 ; 10.901 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.772 ; 10.661 ; 11.301 ; 11.097 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.055 ; 9.893  ; 10.528 ; 10.394 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 10.074 ; 9.949  ; 10.594 ; 10.497 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 10.227 ; 10.116 ; 10.723 ; 10.647 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 10.861 ; 10.663 ; 11.386 ; 11.216 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.190 ; 9.972  ; 10.666 ; 10.479 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.050 ; 9.910  ; 10.534 ; 10.422 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.674  ; 9.462  ; 10.178 ; 9.960  ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 10.432 ; 10.318 ; 10.922 ; 10.862 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 9.513  ; 9.388  ; 10.084 ; 9.836  ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 9.892  ; 9.745  ; 10.384 ; 10.272 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.056 ; 9.938  ; 10.622 ; 10.411 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 9.827  ; 9.720  ; 10.278 ; 10.199 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.153 ; 9.935  ; 10.621 ; 10.534 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 9.917  ; 9.837  ; 10.428 ; 10.290 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 10.054 ; 9.864  ; 10.517 ; 10.362 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.264 ; 10.153 ; 10.762 ; 10.558 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 9.547  ; 9.385  ; 9.989  ; 9.855  ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 9.566  ; 9.441  ; 10.055 ; 9.958  ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 9.719  ; 9.608  ; 10.184 ; 10.108 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 10.353 ; 10.155 ; 10.847 ; 10.677 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 9.682  ; 9.464  ; 10.127 ; 9.940  ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 9.542  ; 9.402  ; 9.995  ; 9.883  ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.166  ; 8.954  ; 9.639  ; 9.421  ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 9.924  ; 9.810  ; 10.383 ; 10.323 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 9.005  ; 8.880  ; 9.545  ; 9.297  ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 9.384  ; 9.237  ; 9.845  ; 9.733  ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 9.548  ; 9.430  ; 10.083 ; 9.872  ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 9.319  ; 9.212  ; 9.739  ; 9.660  ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 9.645  ; 9.427  ; 10.082 ; 9.995  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 9.716  ; 9.636  ; 10.208 ; 10.070 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 9.853  ; 9.663  ; 10.297 ; 10.142 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.063 ; 9.952  ; 10.542 ; 10.338 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 9.346  ; 9.184  ; 9.769  ; 9.635  ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 9.365  ; 9.240  ; 9.835  ; 9.738  ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 9.518  ; 9.407  ; 9.964  ; 9.888  ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 10.152 ; 9.954  ; 10.627 ; 10.457 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 9.481  ; 9.263  ; 9.907  ; 9.720  ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.341  ; 9.201  ; 9.775  ; 9.663  ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 8.965  ; 8.753  ; 9.419  ; 9.201  ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 9.723  ; 9.609  ; 10.163 ; 10.103 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 8.804  ; 8.679  ; 9.325  ; 9.077  ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 9.183  ; 9.036  ; 9.625  ; 9.513  ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 9.347  ; 9.229  ; 9.863  ; 9.652  ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.118  ; 9.011  ; 9.519  ; 9.440  ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 9.444  ; 9.226  ; 9.862  ; 9.775  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.085 ; 10.005 ; 10.594 ; 10.456 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 10.222 ; 10.032 ; 10.683 ; 10.528 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.432 ; 10.321 ; 10.928 ; 10.724 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 9.715  ; 9.553  ; 10.155 ; 10.021 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 9.734  ; 9.609  ; 10.221 ; 10.124 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 9.887  ; 9.776  ; 10.350 ; 10.274 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.521 ; 10.323 ; 11.013 ; 10.843 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 9.850  ; 9.632  ; 10.293 ; 10.106 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.710  ; 9.570  ; 10.161 ; 10.049 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.334  ; 9.122  ; 9.805  ; 9.587  ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 10.092 ; 9.978  ; 10.549 ; 10.489 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 9.173  ; 9.048  ; 9.711  ; 9.463  ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 9.552  ; 9.405  ; 10.011 ; 9.899  ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 9.716  ; 9.598  ; 10.249 ; 10.038 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.487  ; 9.380  ; 9.905  ; 9.826  ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 9.813  ; 9.595  ; 10.248 ; 10.161 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.266 ; 10.186 ; 10.792 ; 10.654 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.403 ; 10.213 ; 10.881 ; 10.726 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.613 ; 10.502 ; 11.126 ; 10.922 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 9.896  ; 9.734  ; 10.353 ; 10.219 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 9.915  ; 9.790  ; 10.419 ; 10.322 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.068 ; 9.957  ; 10.548 ; 10.472 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 10.702 ; 10.504 ; 11.211 ; 11.041 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.031 ; 9.813  ; 10.491 ; 10.304 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 9.891  ; 9.751  ; 10.359 ; 10.247 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 9.515  ; 9.303  ; 10.003 ; 9.785  ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 10.273 ; 10.159 ; 10.747 ; 10.687 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 9.354  ; 9.229  ; 9.909  ; 9.661  ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 9.733  ; 9.586  ; 10.209 ; 10.097 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 9.897  ; 9.779  ; 10.447 ; 10.236 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 9.668  ; 9.561  ; 10.103 ; 10.024 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 9.994  ; 9.776  ; 10.446 ; 10.359 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 9.876  ; 9.796  ; 10.369 ; 10.231 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.013 ; 9.823  ; 10.458 ; 10.303 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.223 ; 10.112 ; 10.703 ; 10.499 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 9.506  ; 9.344  ; 9.930  ; 9.796  ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 9.525  ; 9.400  ; 9.996  ; 9.899  ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 9.678  ; 9.567  ; 10.125 ; 10.049 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 10.312 ; 10.114 ; 10.788 ; 10.618 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 9.641  ; 9.423  ; 10.068 ; 9.881  ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 9.501  ; 9.361  ; 9.936  ; 9.824  ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.125  ; 8.913  ; 9.580  ; 9.362  ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 9.883  ; 9.769  ; 10.324 ; 10.264 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 8.964  ; 8.839  ; 9.486  ; 9.238  ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 9.343  ; 9.196  ; 9.786  ; 9.674  ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 9.507  ; 9.389  ; 10.024 ; 9.813  ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.278  ; 9.171  ; 9.680  ; 9.601  ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 9.604  ; 9.386  ; 10.023 ; 9.936  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.081 ; 10.001 ; 10.606 ; 10.468 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.218 ; 10.028 ; 10.695 ; 10.540 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.428 ; 10.317 ; 10.940 ; 10.736 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 9.711  ; 9.549  ; 10.167 ; 10.033 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 9.730  ; 9.605  ; 10.233 ; 10.136 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 9.883  ; 9.772  ; 10.362 ; 10.286 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 10.517 ; 10.319 ; 11.025 ; 10.855 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 9.846  ; 9.628  ; 10.305 ; 10.118 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 9.706  ; 9.566  ; 10.173 ; 10.061 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.330  ; 9.118  ; 9.817  ; 9.599  ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 10.088 ; 9.974  ; 10.561 ; 10.501 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 9.169  ; 9.044  ; 9.723  ; 9.475  ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 9.548  ; 9.401  ; 10.023 ; 9.911  ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 9.712  ; 9.594  ; 10.261 ; 10.050 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 9.483  ; 9.376  ; 9.917  ; 9.838  ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 9.809  ; 9.591  ; 10.260 ; 10.173 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.001 ; 9.921  ; 10.516 ; 10.378 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.138 ; 9.948  ; 10.605 ; 10.450 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.348 ; 10.237 ; 10.850 ; 10.646 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 9.631  ; 9.469  ; 10.077 ; 9.943  ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 9.650  ; 9.525  ; 10.143 ; 10.046 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 9.803  ; 9.692  ; 10.272 ; 10.196 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 10.437 ; 10.239 ; 10.935 ; 10.765 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 9.766  ; 9.548  ; 10.215 ; 10.028 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 9.626  ; 9.486  ; 10.083 ; 9.971  ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.250  ; 9.038  ; 9.727  ; 9.509  ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 10.008 ; 9.894  ; 10.471 ; 10.411 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 9.089  ; 8.964  ; 9.633  ; 9.385  ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 9.468  ; 9.321  ; 9.933  ; 9.821  ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 9.632  ; 9.514  ; 10.171 ; 9.960  ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.403  ; 9.296  ; 9.827  ; 9.748  ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 9.729  ; 9.511  ; 10.170 ; 10.083 ;
+------------+---------------+--------+--------+--------+--------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 197.695 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 197.695                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.350       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.345       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 198.039                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.350       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.689       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.035 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.177 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.496 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.280 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.035 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 4.427      ;
; 46.456 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 4.013      ;
; 46.513 ; sld_hub:auto_hub|irf_reg[4][4]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.949      ;
; 46.558 ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.904      ;
; 46.561 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 3.908      ;
; 46.615 ; sld_hub:auto_hub|irf_reg[4][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.847      ;
; 46.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.753      ;
; 46.710 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 3.744      ;
; 46.741 ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                                                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 3.730      ;
; 46.762 ; sld_hub:auto_hub|irf_reg[4][3]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.700      ;
; 46.817 ; sld_hub:auto_hub|irf_reg[4][5]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.645      ;
; 47.056 ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 3.406      ;
; 47.407 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 3.060      ;
; 47.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.920      ;
; 47.543 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.919      ;
; 47.620 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 2.842      ;
; 47.654 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                       ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 2.797      ;
; 47.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.688      ;
; 47.990 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                               ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 2.482      ;
; 48.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.107      ;
; 48.415 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.456      ; 2.048      ;
; 48.649 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.822      ;
; 48.743 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.718      ;
; 48.775 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 1.686      ;
; 48.909 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.545      ;
; 48.933 ; sld_hub:auto_hub|irsr_reg[10]                                                                                                                                                                                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.538      ;
; 48.944 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 1.527      ;
; 48.956 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.511      ;
; 49.036 ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.432      ;
; 49.063 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.404      ;
; 49.092 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                           ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.375      ;
; 49.097 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.361      ;
; 49.171 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.295      ;
; 49.259 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.462      ; 1.210      ;
; 49.744 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                         ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 0.717      ;
; 49.788 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.452      ; 0.671      ;
; 96.348 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.631      ;
; 96.369 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.610      ;
; 96.370 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.609      ;
; 96.371 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.608      ;
; 96.411 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.186     ; 3.410      ;
; 96.416 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.565      ;
; 96.432 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.549      ;
; 96.434 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.547      ;
; 96.436 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.545      ;
; 96.453 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.519      ;
; 96.460 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 3.351      ;
; 96.469 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.503      ;
; 96.471 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.501      ;
; 96.473 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.499      ;
; 96.493 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.486      ;
; 96.493 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.486      ;
; 96.494 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.485      ;
; 96.497 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 3.482      ;
; 96.537 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 3.281      ;
; 96.565 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.416      ;
; 96.566 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.415      ;
; 96.566 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.415      ;
; 96.570 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.411      ;
; 96.602 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.370      ;
; 96.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.369      ;
; 96.603 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.369      ;
; 96.607 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.365      ;
; 96.649 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.321      ;
; 96.655 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.315      ;
; 96.745 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.225      ;
; 96.749 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.221      ;
; 96.751 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.219      ;
; 96.753 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.217      ;
; 96.753 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.217      ;
; 96.754 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.216      ;
; 96.789 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.195     ; 3.023      ;
; 96.808 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.174     ; 3.025      ;
; 96.832 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.131      ;
; 96.837 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.137      ;
; 96.837 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.137      ;
; 96.838 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.136      ;
; 96.841 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 3.133      ;
; 96.850 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.197     ; 2.960      ;
; 96.867 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.099      ;
; 96.868 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.098      ;
; 96.869 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.097      ;
; 96.882 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                                                  ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.929      ;
; 96.883 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.196     ; 2.928      ;
; 96.909 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.205     ; 2.893      ;
; 96.921 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.198     ; 2.888      ;
; 96.924 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.038      ;
; 96.926 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.036      ;
; 96.937 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.025      ;
; 96.938 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.024      ;
; 96.938 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.024      ;
; 96.956 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.192     ; 2.859      ;
; 96.965 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.011      ;
; 96.968 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.008      ;
; 96.968 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.008      ;
; 96.974 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 3.002      ;
; 96.991 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                                                 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.188     ; 2.828      ;
; 96.992 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.971      ;
; 96.993 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.970      ;
; 96.994 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.969      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                   ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                       ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                           ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                             ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[4][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                  ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                      ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                     ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|shadow_irf_reg[4][6]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][6]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|shadow_irf_reg[4][7]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[4][7]                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[37]                                                      ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.319      ;
; 0.201 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.320      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.202 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.321      ;
; 0.204 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.323      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.177 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.461      ; 1.291      ;
; 49.458 ; sld_hub:auto_hub|clr_reg                                                       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.460      ; 1.009      ;
; 49.764 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.455      ; 0.698      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.375      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.595 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.374      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.369      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.369      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.369      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.369      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.369      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.373      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.373      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.373      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.371      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.373      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.373      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.372      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.368      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.366      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.376      ;
; 97.596 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.377      ;
+--------+--------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.615      ;
; 0.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.615      ;
; 0.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[4]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.615      ;
; 0.496 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.615      ;
; 0.507 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.626      ;
; 0.507 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.626      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.575 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.694      ;
; 0.687 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.806      ;
; 0.698 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[10]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.817      ;
; 0.698 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[9]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.817      ;
; 0.698 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.817      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.738 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.853      ;
; 0.748 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.858      ;
; 0.748 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.858      ;
; 0.748 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.858      ;
; 0.748 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.026      ; 0.858      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.750 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.877      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.755 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.881      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.882      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.882      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.882      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.882      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.882      ;
; 0.860 ; sld_hub:auto_hub|clr_reg                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.983      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[4]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[6]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.867 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[7]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.990      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][4]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.879 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.003      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.890 ; sld_hub:auto_hub|clr_reg                            ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.016      ;
; 0.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.019      ;
; 0.891 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 1.019      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                         ;
; 49.280 ; 49.510       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                               ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                         ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                               ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                         ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                               ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                          ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                          ;
; 49.281 ; 49.511       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                         ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                               ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                          ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.282 ; 49.512       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4t14:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                               ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_datain_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                               ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                               ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                         ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                               ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                          ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                           ;
; 49.283 ; 49.513       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_datain_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_datain_reg0                                           ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_datain_reg0                                           ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_datain_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_datain_reg0                                           ;
; 49.295 ; 49.511       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|tdo                                                                                                                                                                 ;
; 49.298 ; 49.514       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; pc8001_sub_system:SUB_SYSTEM|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.587 ; 1.877 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.275 ; 3.863 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.924  ; 0.423  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.374 ; -0.820 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.691 ; 7.466 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.539 ; 6.316 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 9.914  ; 10.074 ; 10.992 ; 11.152 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 10.123 ; 10.413 ; 11.147 ; 11.383 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 9.834  ; 10.057 ; 10.752 ; 10.975 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 9.651  ; 9.904  ; 10.552 ; 10.798 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 9.413  ; 9.605  ; 10.456 ; 10.552 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 9.942  ; 10.162 ; 10.999 ; 11.143 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 10.261 ; 10.447 ; 11.369 ; 11.556 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 9.776  ; 9.911  ; 10.854 ; 10.989 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.613 ; 10.642 ; 11.783 ; 11.812 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 9.759  ; 9.750  ; 10.650 ; 10.641 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 11.024 ; 11.192 ; 11.915 ; 12.083 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.101 ; 10.096 ; 10.992 ; 10.987 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 10.011 ; 10.043 ; 11.027 ; 11.059 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.677 ; 10.726 ; 11.568 ; 11.617 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 10.228 ; 10.267 ; 11.318 ; 11.357 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 8.324  ; 8.393  ; 9.095  ; 9.164  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 9.579  ; 9.739  ; 10.564 ; 10.724 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 9.788  ; 10.078 ; 10.719 ; 10.955 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 9.499  ; 9.722  ; 10.324 ; 10.547 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 9.316  ; 9.569  ; 10.124 ; 10.370 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 9.078  ; 9.270  ; 10.028 ; 10.124 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 9.607  ; 9.827  ; 10.571 ; 10.715 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 9.926  ; 10.112 ; 10.941 ; 11.128 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 9.441  ; 9.576  ; 10.426 ; 10.561 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 10.278 ; 10.307 ; 11.355 ; 11.384 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 9.424  ; 9.415  ; 10.222 ; 10.213 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 10.689 ; 10.857 ; 11.487 ; 11.655 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 9.766  ; 9.761  ; 10.564 ; 10.559 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 9.676  ; 9.708  ; 10.599 ; 10.631 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 10.342 ; 10.391 ; 11.140 ; 11.189 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 9.893  ; 9.932  ; 10.890 ; 10.929 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 7.989  ; 8.058  ; 8.667  ; 8.736  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 9.432  ; 9.592  ; 10.404 ; 10.564 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 9.641  ; 9.931  ; 10.559 ; 10.795 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 9.352  ; 9.575  ; 10.164 ; 10.387 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 9.169  ; 9.422  ; 9.964  ; 10.210 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 8.931  ; 9.123  ; 9.868  ; 9.964  ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 9.460  ; 9.680  ; 10.411 ; 10.555 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 9.779  ; 9.965  ; 10.781 ; 10.968 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 9.294  ; 9.429  ; 10.266 ; 10.401 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 10.131 ; 10.160 ; 11.195 ; 11.224 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 9.277  ; 9.268  ; 10.062 ; 10.053 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 10.542 ; 10.710 ; 11.327 ; 11.495 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 9.619  ; 9.614  ; 10.404 ; 10.399 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 9.529  ; 9.561  ; 10.439 ; 10.471 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 10.195 ; 10.244 ; 10.980 ; 11.029 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 9.746  ; 9.785  ; 10.730 ; 10.769 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 7.842  ; 7.911  ; 8.507  ; 8.576  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 9.676  ; 9.836  ; 10.692 ; 10.852 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 9.885  ; 10.175 ; 10.847 ; 11.083 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 9.596  ; 9.819  ; 10.452 ; 10.675 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 9.413  ; 9.666  ; 10.252 ; 10.498 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 9.175  ; 9.367  ; 10.156 ; 10.252 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 9.704  ; 9.924  ; 10.699 ; 10.843 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.023 ; 10.209 ; 11.069 ; 11.256 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 9.538  ; 9.673  ; 10.554 ; 10.689 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 10.375 ; 10.404 ; 11.483 ; 11.512 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 9.521  ; 9.512  ; 10.350 ; 10.341 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 10.786 ; 10.954 ; 11.615 ; 11.783 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 9.863  ; 9.858  ; 10.692 ; 10.687 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 9.773  ; 9.805  ; 10.727 ; 10.759 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.439 ; 10.488 ; 11.268 ; 11.317 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.990  ; 10.029 ; 11.018 ; 11.057 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 8.086  ; 8.155  ; 8.795  ; 8.864  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 9.800  ; 9.960  ; 10.837 ; 10.997 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.009 ; 10.299 ; 10.992 ; 11.228 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 9.720  ; 9.943  ; 10.597 ; 10.820 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 9.537  ; 9.790  ; 10.397 ; 10.643 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 9.299  ; 9.491  ; 10.301 ; 10.397 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 9.828  ; 10.048 ; 10.844 ; 10.988 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 10.147 ; 10.333 ; 11.214 ; 11.401 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 9.662  ; 9.797  ; 10.699 ; 10.834 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 10.499 ; 10.528 ; 11.628 ; 11.657 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 9.645  ; 9.636  ; 10.495 ; 10.486 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 10.910 ; 11.078 ; 11.760 ; 11.928 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 9.987  ; 9.982  ; 10.837 ; 10.832 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 9.897  ; 9.929  ; 10.872 ; 10.904 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 10.563 ; 10.612 ; 11.413 ; 11.462 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 10.114 ; 10.153 ; 11.163 ; 11.202 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 8.210  ; 8.279  ; 8.940  ; 9.009  ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 9.533  ; 9.693  ; 10.526 ; 10.686 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 9.742  ; 10.032 ; 10.681 ; 10.917 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 9.453  ; 9.676  ; 10.286 ; 10.509 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 9.270  ; 9.523  ; 10.086 ; 10.332 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 9.032  ; 9.224  ; 9.990  ; 10.086 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 9.561  ; 9.781  ; 10.533 ; 10.677 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 9.880  ; 10.066 ; 10.903 ; 11.090 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 9.395  ; 9.530  ; 10.388 ; 10.523 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 10.232 ; 10.261 ; 11.317 ; 11.346 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 9.378  ; 9.369  ; 10.184 ; 10.175 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 10.643 ; 10.811 ; 11.449 ; 11.617 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 9.720  ; 9.715  ; 10.526 ; 10.521 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 9.630  ; 9.662  ; 10.561 ; 10.593 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 10.296 ; 10.345 ; 11.102 ; 11.151 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 9.847  ; 9.886  ; 10.852 ; 10.891 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 7.943  ; 8.012  ; 8.629  ; 8.698  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 9.711  ; 9.871  ; 10.718 ; 10.878 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 9.920  ; 10.210 ; 10.873 ; 11.109 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 9.631  ; 9.854  ; 10.478 ; 10.701 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 9.448  ; 9.701  ; 10.278 ; 10.524 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 9.210  ; 9.402  ; 10.182 ; 10.278 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 9.739  ; 9.959  ; 10.725 ; 10.869 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 10.058 ; 10.244 ; 11.095 ; 11.282 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 9.573  ; 9.708  ; 10.580 ; 10.715 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 10.410 ; 10.439 ; 11.509 ; 11.538 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 9.556  ; 9.547  ; 10.376 ; 10.367 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 10.821 ; 10.989 ; 11.641 ; 11.809 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 9.898  ; 9.893  ; 10.718 ; 10.713 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 9.808  ; 9.840  ; 10.753 ; 10.785 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 10.474 ; 10.523 ; 11.294 ; 11.343 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.025 ; 10.064 ; 11.044 ; 11.083 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 8.121  ; 8.190  ; 8.821  ; 8.890  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 9.644  ; 9.804  ; 10.647 ; 10.807 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 9.853  ; 10.143 ; 10.802 ; 11.038 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 9.564  ; 9.787  ; 10.407 ; 10.630 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 9.381  ; 9.634  ; 10.207 ; 10.453 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 9.143  ; 9.335  ; 10.111 ; 10.207 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 9.672  ; 9.892  ; 10.654 ; 10.798 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 9.991  ; 10.177 ; 11.024 ; 11.211 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 9.506  ; 9.641  ; 10.509 ; 10.644 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.343 ; 10.372 ; 11.438 ; 11.467 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 9.489  ; 9.480  ; 10.305 ; 10.296 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 10.754 ; 10.922 ; 11.570 ; 11.738 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 9.831  ; 9.826  ; 10.647 ; 10.642 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 9.741  ; 9.773  ; 10.682 ; 10.714 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 10.407 ; 10.456 ; 11.223 ; 11.272 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 9.958  ; 9.997  ; 10.973 ; 11.012 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 8.054  ; 8.123  ; 8.750  ; 8.819  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 6.580 ; 6.661 ; 7.588 ; 7.625 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 6.643 ; 6.674 ; 7.615 ; 7.669 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.756 ; 6.843 ; 7.787 ; 7.817 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.299 ; 6.364 ; 7.206 ; 7.290 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 6.363 ; 6.399 ; 7.321 ; 7.376 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 6.494 ; 6.532 ; 7.465 ; 7.526 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 6.851 ; 6.941 ; 7.808 ; 7.918 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.386 ; 6.405 ; 7.317 ; 7.360 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 6.358 ; 6.370 ; 7.319 ; 7.350 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 6.070 ; 6.030 ; 7.049 ; 7.002 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 6.615 ; 6.666 ; 7.585 ; 7.675 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 5.996 ; 6.012 ; 6.983 ; 6.919 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 6.269 ; 6.261 ; 7.220 ; 7.235 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 6.354 ; 6.360 ; 7.396 ; 7.345 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 6.165 ; 6.162 ; 7.128 ; 7.144 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.488 ; 6.509 ; 7.210 ; 7.318 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 6.258 ; 6.339 ; 7.176 ; 7.213 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 6.321 ; 6.352 ; 7.203 ; 7.257 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.434 ; 6.521 ; 7.375 ; 7.405 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 5.977 ; 6.042 ; 6.794 ; 6.878 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 6.041 ; 6.077 ; 6.909 ; 6.964 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 6.172 ; 6.210 ; 7.053 ; 7.114 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 6.529 ; 6.619 ; 7.396 ; 7.506 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 6.064 ; 6.083 ; 6.905 ; 6.948 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 6.036 ; 6.048 ; 6.907 ; 6.938 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 5.748 ; 5.708 ; 6.637 ; 6.590 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 6.293 ; 6.344 ; 7.173 ; 7.263 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 5.674 ; 5.690 ; 6.571 ; 6.507 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 5.947 ; 5.939 ; 6.808 ; 6.823 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 6.032 ; 6.038 ; 6.984 ; 6.933 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 5.843 ; 5.840 ; 6.716 ; 6.732 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.166 ; 6.187 ; 6.798 ; 6.906 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.117 ; 6.198 ; 7.023 ; 7.060 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 6.180 ; 6.211 ; 7.050 ; 7.104 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.293 ; 6.380 ; 7.222 ; 7.252 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 5.836 ; 5.901 ; 6.641 ; 6.725 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 5.900 ; 5.936 ; 6.756 ; 6.811 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 6.031 ; 6.069 ; 6.900 ; 6.961 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 6.388 ; 6.478 ; 7.243 ; 7.353 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 5.923 ; 5.942 ; 6.752 ; 6.795 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 5.895 ; 5.907 ; 6.754 ; 6.785 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 5.607 ; 5.567 ; 6.484 ; 6.437 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 6.152 ; 6.203 ; 7.020 ; 7.110 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 5.533 ; 5.549 ; 6.418 ; 6.354 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 5.806 ; 5.798 ; 6.655 ; 6.670 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 5.891 ; 5.897 ; 6.831 ; 6.780 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 5.702 ; 5.699 ; 6.563 ; 6.579 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.025 ; 6.046 ; 6.645 ; 6.753 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.353 ; 6.434 ; 7.301 ; 7.338 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 6.416 ; 6.447 ; 7.328 ; 7.382 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.529 ; 6.616 ; 7.500 ; 7.530 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 6.072 ; 6.137 ; 6.919 ; 7.003 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 6.136 ; 6.172 ; 7.034 ; 7.089 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 6.267 ; 6.305 ; 7.178 ; 7.239 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 6.624 ; 6.714 ; 7.521 ; 7.631 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.159 ; 6.178 ; 7.030 ; 7.073 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 6.131 ; 6.143 ; 7.032 ; 7.063 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 5.843 ; 5.803 ; 6.762 ; 6.715 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 6.388 ; 6.439 ; 7.298 ; 7.388 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 5.769 ; 5.785 ; 6.696 ; 6.632 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 6.042 ; 6.034 ; 6.933 ; 6.948 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.127 ; 6.133 ; 7.109 ; 7.058 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 5.938 ; 5.935 ; 6.841 ; 6.857 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.261 ; 6.282 ; 6.923 ; 7.031 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.473 ; 6.554 ; 7.441 ; 7.478 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 6.536 ; 6.567 ; 7.468 ; 7.522 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.649 ; 6.736 ; 7.640 ; 7.670 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.192 ; 6.257 ; 7.059 ; 7.143 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 6.256 ; 6.292 ; 7.174 ; 7.229 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 6.387 ; 6.425 ; 7.318 ; 7.379 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 6.744 ; 6.834 ; 7.661 ; 7.771 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.279 ; 6.298 ; 7.170 ; 7.213 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 6.251 ; 6.263 ; 7.172 ; 7.203 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 5.963 ; 5.923 ; 6.902 ; 6.855 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 6.508 ; 6.559 ; 7.438 ; 7.528 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 5.889 ; 5.905 ; 6.836 ; 6.772 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 6.162 ; 6.154 ; 7.073 ; 7.088 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.247 ; 6.253 ; 7.249 ; 7.198 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.058 ; 6.055 ; 6.981 ; 6.997 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.381 ; 6.402 ; 7.063 ; 7.171 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.215 ; 6.296 ; 7.140 ; 7.177 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 6.278 ; 6.309 ; 7.167 ; 7.221 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.391 ; 6.478 ; 7.339 ; 7.369 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 5.934 ; 5.999 ; 6.758 ; 6.842 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 5.998 ; 6.034 ; 6.873 ; 6.928 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 6.129 ; 6.167 ; 7.017 ; 7.078 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 6.486 ; 6.576 ; 7.360 ; 7.470 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 6.021 ; 6.040 ; 6.869 ; 6.912 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 5.993 ; 6.005 ; 6.871 ; 6.902 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 5.705 ; 5.665 ; 6.601 ; 6.554 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 6.250 ; 6.301 ; 7.137 ; 7.227 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 5.631 ; 5.647 ; 6.535 ; 6.471 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 5.904 ; 5.896 ; 6.772 ; 6.787 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 5.989 ; 5.995 ; 6.948 ; 6.897 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 5.800 ; 5.797 ; 6.680 ; 6.696 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.123 ; 6.144 ; 6.762 ; 6.870 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.387 ; 6.468 ; 7.326 ; 7.363 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 6.450 ; 6.481 ; 7.353 ; 7.407 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.563 ; 6.650 ; 7.525 ; 7.555 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.106 ; 6.171 ; 6.944 ; 7.028 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 6.170 ; 6.206 ; 7.059 ; 7.114 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 6.301 ; 6.339 ; 7.203 ; 7.264 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 6.658 ; 6.748 ; 7.546 ; 7.656 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.193 ; 6.212 ; 7.055 ; 7.098 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 6.165 ; 6.177 ; 7.057 ; 7.088 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 5.877 ; 5.837 ; 6.787 ; 6.740 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.422 ; 6.473 ; 7.323 ; 7.413 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 5.803 ; 5.819 ; 6.721 ; 6.657 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 6.076 ; 6.068 ; 6.958 ; 6.973 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.161 ; 6.167 ; 7.134 ; 7.083 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 5.972 ; 5.969 ; 6.866 ; 6.882 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.295 ; 6.316 ; 6.948 ; 7.056 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.323 ; 6.404 ; 7.259 ; 7.296 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 6.386 ; 6.417 ; 7.286 ; 7.340 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.499 ; 6.586 ; 7.458 ; 7.488 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.042 ; 6.107 ; 6.877 ; 6.961 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 6.106 ; 6.142 ; 6.992 ; 7.047 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.237 ; 6.275 ; 7.136 ; 7.197 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 6.594 ; 6.684 ; 7.479 ; 7.589 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.129 ; 6.148 ; 6.988 ; 7.031 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.101 ; 6.113 ; 6.990 ; 7.021 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 5.813 ; 5.773 ; 6.720 ; 6.673 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 6.358 ; 6.409 ; 7.256 ; 7.346 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 5.739 ; 5.755 ; 6.654 ; 6.590 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 6.012 ; 6.004 ; 6.891 ; 6.906 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.097 ; 6.103 ; 7.067 ; 7.016 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 5.908 ; 5.905 ; 6.799 ; 6.815 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.231 ; 6.252 ; 6.881 ; 6.989 ;
+------------+---------------+-------+-------+-------+-------+


----------------
; MTBF Summary ;
----------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 198.582 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                         ; Worst-Case MTBF (Years) ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; Greater than 1 Billion  ; Greater than 1 Billion ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                 ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                         ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                  ; 198.582                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                     ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                          ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|hbreak_enabled                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 99.601       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 98.981       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                               ;
; Synchronization Node    ; pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Worst-Case MTBF (years) ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                       ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                       ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                          ; User Specified         ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                                                        ; Greater than 1 Billion ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                           ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                   ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                   ; 198.806                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                      ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                           ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_nios2_oci_debug:the_nios2_nios2_oci_debug|monitor_ready                                                                                                                                ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.597       ;
;  pc8001_sub_system:SUB_SYSTEM|nios2:the_nios2|nios2_nios2_oci:the_nios2_nios2_oci|nios2_jtag_debug_module_wrapper:the_nios2_jtag_debug_module_wrapper|nios2_jtag_debug_module_tck:the_nios2_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.209       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 42.529 ; 0.185 ; 48.011   ; 0.496   ; 49.280              ;
;  altera_reserved_tck ; 42.529 ; 0.185 ; 48.011   ; 0.496   ; 49.280              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 3.409 ; 3.579 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.606 ; 7.860 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.020  ; 0.803  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.374 ; -0.820 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.359 ; 12.370 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.539 ; 6.316 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.182 ; 17.187 ; 17.901 ; 17.906 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 17.650 ; 17.581 ; 18.367 ; 18.320 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.060 ; 17.024 ; 17.687 ; 17.642 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 16.712 ; 16.752 ; 17.326 ; 17.366 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 16.383 ; 16.388 ; 17.072 ; 17.077 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 17.224 ; 17.236 ; 17.909 ; 17.888 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 17.857 ; 17.798 ; 18.566 ; 18.526 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 16.980 ; 16.919 ; 17.696 ; 17.636 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 18.359 ; 18.288 ; 19.062 ; 18.991 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 16.646 ; 16.526 ; 17.260 ; 17.140 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 18.738 ; 18.841 ; 19.352 ; 19.455 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 17.284 ; 17.165 ; 17.898 ; 17.779 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 17.288 ; 17.249 ; 17.909 ; 17.870 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 18.137 ; 18.016 ; 18.751 ; 18.630 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 17.798 ; 17.804 ; 18.427 ; 18.436 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 14.233 ; 14.118 ; 14.866 ; 14.748 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 16.613 ; 16.618 ; 17.275 ; 17.280 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 17.081 ; 17.012 ; 17.741 ; 17.694 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 16.491 ; 16.455 ; 17.061 ; 17.016 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.143 ; 16.183 ; 16.700 ; 16.740 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 15.814 ; 15.819 ; 16.446 ; 16.451 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 16.655 ; 16.667 ; 17.283 ; 17.262 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 17.288 ; 17.229 ; 17.940 ; 17.900 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 16.411 ; 16.350 ; 17.070 ; 17.010 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 17.790 ; 17.719 ; 18.436 ; 18.365 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 16.077 ; 15.957 ; 16.634 ; 16.514 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 18.169 ; 18.272 ; 18.726 ; 18.829 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 16.715 ; 16.596 ; 17.272 ; 17.153 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 16.719 ; 16.680 ; 17.283 ; 17.244 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.568 ; 17.447 ; 18.125 ; 18.004 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 17.229 ; 17.235 ; 17.801 ; 17.810 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 13.664 ; 13.549 ; 14.240 ; 14.122 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.386 ; 16.391 ; 17.040 ; 17.045 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 16.854 ; 16.785 ; 17.506 ; 17.459 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 16.264 ; 16.228 ; 16.826 ; 16.781 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 15.916 ; 15.956 ; 16.465 ; 16.505 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 15.587 ; 15.592 ; 16.211 ; 16.216 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 16.428 ; 16.440 ; 17.048 ; 17.027 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.061 ; 17.002 ; 17.705 ; 17.665 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 16.184 ; 16.123 ; 16.835 ; 16.775 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 17.563 ; 17.492 ; 18.201 ; 18.130 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 15.850 ; 15.730 ; 16.399 ; 16.279 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 17.942 ; 18.045 ; 18.491 ; 18.594 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 16.488 ; 16.369 ; 17.037 ; 16.918 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 16.492 ; 16.453 ; 17.048 ; 17.009 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.341 ; 17.220 ; 17.890 ; 17.769 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 17.002 ; 17.008 ; 17.566 ; 17.575 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 13.437 ; 13.322 ; 14.005 ; 13.887 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 16.804 ; 16.809 ; 17.484 ; 17.489 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.272 ; 17.203 ; 17.950 ; 17.903 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 16.682 ; 16.646 ; 17.270 ; 17.225 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 16.334 ; 16.374 ; 16.909 ; 16.949 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 16.005 ; 16.010 ; 16.655 ; 16.660 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 16.846 ; 16.858 ; 17.492 ; 17.471 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 17.479 ; 17.420 ; 18.149 ; 18.109 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 16.602 ; 16.541 ; 17.279 ; 17.219 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 17.981 ; 17.910 ; 18.645 ; 18.574 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 16.268 ; 16.148 ; 16.843 ; 16.723 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 18.360 ; 18.463 ; 18.935 ; 19.038 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 16.906 ; 16.787 ; 17.481 ; 17.362 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 16.910 ; 16.871 ; 17.492 ; 17.453 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 17.759 ; 17.638 ; 18.334 ; 18.213 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 17.420 ; 17.426 ; 18.010 ; 18.019 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 13.855 ; 13.740 ; 14.449 ; 14.331 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 16.993 ; 16.998 ; 17.715 ; 17.720 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 17.461 ; 17.392 ; 18.181 ; 18.134 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 16.871 ; 16.835 ; 17.501 ; 17.456 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 16.523 ; 16.563 ; 17.140 ; 17.180 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 16.194 ; 16.199 ; 16.886 ; 16.891 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.035 ; 17.047 ; 17.723 ; 17.702 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.668 ; 17.609 ; 18.380 ; 18.340 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 16.791 ; 16.730 ; 17.510 ; 17.450 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 18.170 ; 18.099 ; 18.876 ; 18.805 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 16.457 ; 16.337 ; 17.074 ; 16.954 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 18.549 ; 18.652 ; 19.166 ; 19.269 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 17.095 ; 16.976 ; 17.712 ; 17.593 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 17.099 ; 17.060 ; 17.723 ; 17.684 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.948 ; 17.827 ; 18.565 ; 18.444 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 17.609 ; 17.615 ; 18.241 ; 18.250 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 14.044 ; 13.929 ; 14.680 ; 14.562 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.561 ; 16.566 ; 17.221 ; 17.226 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 17.029 ; 16.960 ; 17.687 ; 17.640 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 16.439 ; 16.403 ; 17.007 ; 16.962 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 16.091 ; 16.131 ; 16.646 ; 16.686 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 15.762 ; 15.767 ; 16.392 ; 16.397 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 16.603 ; 16.615 ; 17.229 ; 17.208 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.236 ; 17.177 ; 17.886 ; 17.846 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 16.359 ; 16.298 ; 17.016 ; 16.956 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 17.738 ; 17.667 ; 18.382 ; 18.311 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 16.025 ; 15.905 ; 16.580 ; 16.460 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 18.117 ; 18.220 ; 18.672 ; 18.775 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 16.663 ; 16.544 ; 17.218 ; 17.099 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 16.667 ; 16.628 ; 17.229 ; 17.190 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 17.516 ; 17.395 ; 18.071 ; 17.950 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 17.177 ; 17.183 ; 17.747 ; 17.756 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 13.612 ; 13.497 ; 14.186 ; 14.068 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 16.783 ; 16.788 ; 17.492 ; 17.497 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 17.251 ; 17.182 ; 17.958 ; 17.911 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 16.661 ; 16.625 ; 17.278 ; 17.233 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 16.313 ; 16.353 ; 16.917 ; 16.957 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 15.984 ; 15.989 ; 16.663 ; 16.668 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 16.825 ; 16.837 ; 17.500 ; 17.479 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.458 ; 17.399 ; 18.157 ; 18.117 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 16.581 ; 16.520 ; 17.287 ; 17.227 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 17.960 ; 17.889 ; 18.653 ; 18.582 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 16.247 ; 16.127 ; 16.851 ; 16.731 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 18.339 ; 18.442 ; 18.943 ; 19.046 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.885 ; 16.766 ; 17.489 ; 17.370 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 16.889 ; 16.850 ; 17.500 ; 17.461 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 17.738 ; 17.617 ; 18.342 ; 18.221 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 17.399 ; 17.405 ; 18.018 ; 18.027 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 13.834 ; 13.719 ; 14.457 ; 14.339 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 16.707 ; 16.712 ; 17.366 ; 17.371 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 17.175 ; 17.106 ; 17.832 ; 17.785 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 16.585 ; 16.549 ; 17.152 ; 17.107 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 16.237 ; 16.277 ; 16.791 ; 16.831 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 15.908 ; 15.913 ; 16.537 ; 16.542 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 16.749 ; 16.761 ; 17.374 ; 17.353 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.382 ; 17.323 ; 18.031 ; 17.991 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 16.505 ; 16.444 ; 17.161 ; 17.101 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 17.884 ; 17.813 ; 18.527 ; 18.456 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 16.171 ; 16.051 ; 16.725 ; 16.605 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 18.263 ; 18.366 ; 18.817 ; 18.920 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.809 ; 16.690 ; 17.363 ; 17.244 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 16.813 ; 16.774 ; 17.374 ; 17.335 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 17.662 ; 17.541 ; 18.216 ; 18.095 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 17.323 ; 17.329 ; 17.892 ; 17.901 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 13.758 ; 13.643 ; 14.331 ; 14.213 ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 6.580 ; 6.661 ; 7.588 ; 7.625 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 6.643 ; 6.674 ; 7.615 ; 7.669 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.756 ; 6.843 ; 7.787 ; 7.817 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.299 ; 6.364 ; 7.206 ; 7.290 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 6.363 ; 6.399 ; 7.321 ; 7.376 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 6.494 ; 6.532 ; 7.465 ; 7.526 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 6.851 ; 6.941 ; 7.808 ; 7.918 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.386 ; 6.405 ; 7.317 ; 7.360 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 6.358 ; 6.370 ; 7.319 ; 7.350 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 6.070 ; 6.030 ; 7.049 ; 7.002 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 6.615 ; 6.666 ; 7.585 ; 7.675 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 5.996 ; 6.012 ; 6.983 ; 6.919 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 6.269 ; 6.261 ; 7.220 ; 7.235 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 6.354 ; 6.360 ; 7.396 ; 7.345 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 6.165 ; 6.162 ; 7.128 ; 7.144 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.488 ; 6.509 ; 7.210 ; 7.318 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 6.258 ; 6.339 ; 7.176 ; 7.213 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 6.321 ; 6.352 ; 7.203 ; 7.257 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.434 ; 6.521 ; 7.375 ; 7.405 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 5.977 ; 6.042 ; 6.794 ; 6.878 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 6.041 ; 6.077 ; 6.909 ; 6.964 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 6.172 ; 6.210 ; 7.053 ; 7.114 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 6.529 ; 6.619 ; 7.396 ; 7.506 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 6.064 ; 6.083 ; 6.905 ; 6.948 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 6.036 ; 6.048 ; 6.907 ; 6.938 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 5.748 ; 5.708 ; 6.637 ; 6.590 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 6.293 ; 6.344 ; 7.173 ; 7.263 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 5.674 ; 5.690 ; 6.571 ; 6.507 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 5.947 ; 5.939 ; 6.808 ; 6.823 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 6.032 ; 6.038 ; 6.984 ; 6.933 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 5.843 ; 5.840 ; 6.716 ; 6.732 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.166 ; 6.187 ; 6.798 ; 6.906 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.117 ; 6.198 ; 7.023 ; 7.060 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 6.180 ; 6.211 ; 7.050 ; 7.104 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.293 ; 6.380 ; 7.222 ; 7.252 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 5.836 ; 5.901 ; 6.641 ; 6.725 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 5.900 ; 5.936 ; 6.756 ; 6.811 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 6.031 ; 6.069 ; 6.900 ; 6.961 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 6.388 ; 6.478 ; 7.243 ; 7.353 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 5.923 ; 5.942 ; 6.752 ; 6.795 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 5.895 ; 5.907 ; 6.754 ; 6.785 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 5.607 ; 5.567 ; 6.484 ; 6.437 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 6.152 ; 6.203 ; 7.020 ; 7.110 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 5.533 ; 5.549 ; 6.418 ; 6.354 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 5.806 ; 5.798 ; 6.655 ; 6.670 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 5.891 ; 5.897 ; 6.831 ; 6.780 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 5.702 ; 5.699 ; 6.563 ; 6.579 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.025 ; 6.046 ; 6.645 ; 6.753 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.353 ; 6.434 ; 7.301 ; 7.338 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 6.416 ; 6.447 ; 7.328 ; 7.382 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.529 ; 6.616 ; 7.500 ; 7.530 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 6.072 ; 6.137 ; 6.919 ; 7.003 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 6.136 ; 6.172 ; 7.034 ; 7.089 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 6.267 ; 6.305 ; 7.178 ; 7.239 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 6.624 ; 6.714 ; 7.521 ; 7.631 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.159 ; 6.178 ; 7.030 ; 7.073 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 6.131 ; 6.143 ; 7.032 ; 7.063 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 5.843 ; 5.803 ; 6.762 ; 6.715 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 6.388 ; 6.439 ; 7.298 ; 7.388 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 5.769 ; 5.785 ; 6.696 ; 6.632 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 6.042 ; 6.034 ; 6.933 ; 6.948 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.127 ; 6.133 ; 7.109 ; 7.058 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 5.938 ; 5.935 ; 6.841 ; 6.857 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.261 ; 6.282 ; 6.923 ; 7.031 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.473 ; 6.554 ; 7.441 ; 7.478 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 6.536 ; 6.567 ; 7.468 ; 7.522 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.649 ; 6.736 ; 7.640 ; 7.670 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.192 ; 6.257 ; 7.059 ; 7.143 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 6.256 ; 6.292 ; 7.174 ; 7.229 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 6.387 ; 6.425 ; 7.318 ; 7.379 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 6.744 ; 6.834 ; 7.661 ; 7.771 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.279 ; 6.298 ; 7.170 ; 7.213 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 6.251 ; 6.263 ; 7.172 ; 7.203 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 5.963 ; 5.923 ; 6.902 ; 6.855 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 6.508 ; 6.559 ; 7.438 ; 7.528 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 5.889 ; 5.905 ; 6.836 ; 6.772 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 6.162 ; 6.154 ; 7.073 ; 7.088 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.247 ; 6.253 ; 7.249 ; 7.198 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.058 ; 6.055 ; 6.981 ; 6.997 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.381 ; 6.402 ; 7.063 ; 7.171 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.215 ; 6.296 ; 7.140 ; 7.177 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 6.278 ; 6.309 ; 7.167 ; 7.221 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.391 ; 6.478 ; 7.339 ; 7.369 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 5.934 ; 5.999 ; 6.758 ; 6.842 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 5.998 ; 6.034 ; 6.873 ; 6.928 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 6.129 ; 6.167 ; 7.017 ; 7.078 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 6.486 ; 6.576 ; 7.360 ; 7.470 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 6.021 ; 6.040 ; 6.869 ; 6.912 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 5.993 ; 6.005 ; 6.871 ; 6.902 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 5.705 ; 5.665 ; 6.601 ; 6.554 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 6.250 ; 6.301 ; 7.137 ; 7.227 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 5.631 ; 5.647 ; 6.535 ; 6.471 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 5.904 ; 5.896 ; 6.772 ; 6.787 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 5.989 ; 5.995 ; 6.948 ; 6.897 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 5.800 ; 5.797 ; 6.680 ; 6.696 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.123 ; 6.144 ; 6.762 ; 6.870 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.387 ; 6.468 ; 7.326 ; 7.363 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 6.450 ; 6.481 ; 7.353 ; 7.407 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.563 ; 6.650 ; 7.525 ; 7.555 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.106 ; 6.171 ; 6.944 ; 7.028 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 6.170 ; 6.206 ; 7.059 ; 7.114 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 6.301 ; 6.339 ; 7.203 ; 7.264 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 6.658 ; 6.748 ; 7.546 ; 7.656 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.193 ; 6.212 ; 7.055 ; 7.098 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 6.165 ; 6.177 ; 7.057 ; 7.088 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 5.877 ; 5.837 ; 6.787 ; 6.740 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.422 ; 6.473 ; 7.323 ; 7.413 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 5.803 ; 5.819 ; 6.721 ; 6.657 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 6.076 ; 6.068 ; 6.958 ; 6.973 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.161 ; 6.167 ; 7.134 ; 7.083 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 5.972 ; 5.969 ; 6.866 ; 6.882 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.295 ; 6.316 ; 6.948 ; 7.056 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.323 ; 6.404 ; 7.259 ; 7.296 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 6.386 ; 6.417 ; 7.286 ; 7.340 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.499 ; 6.586 ; 7.458 ; 7.488 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.042 ; 6.107 ; 6.877 ; 6.961 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 6.106 ; 6.142 ; 6.992 ; 7.047 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.237 ; 6.275 ; 7.136 ; 7.197 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 6.594 ; 6.684 ; 7.479 ; 7.589 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.129 ; 6.148 ; 6.988 ; 7.031 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 6.101 ; 6.113 ; 6.990 ; 7.021 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 5.813 ; 5.773 ; 6.720 ; 6.673 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 6.358 ; 6.409 ; 7.256 ; 7.346 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 5.739 ; 5.755 ; 6.654 ; 6.590 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 6.012 ; 6.004 ; 6.891 ; 6.906 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.097 ; 6.103 ; 7.067 ; 7.016 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 5.908 ; 5.905 ; 6.799 ; 6.815 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.231 ; 6.252 ; 6.881 ; 6.989 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vtune               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep_out            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; motor               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_LED[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I_SLIDE_SWITCH[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DP               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DM               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_PS2_KBCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_PS2_KBDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_CLK_50M               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_nRESET                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SLIDE_SWITCH[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_LED[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_LED[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_LED[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_PS2_KBCLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; IO_PS2_KBDAT        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5747     ; 0        ; 52       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 5747     ; 0        ; 52       ; 3        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 306      ; 0        ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 306      ; 0        ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 3765  ; 3765 ;
; Unconstrained Output Ports      ; 41    ; 41   ;
; Unconstrained Output Port Paths ; 1547  ; 1547 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File rtl/altip/alt_vram_16.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/altip/alt_vram_16.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Jun 09 16:19:14 2012
Info: Command: quartus_sta pc-8001onDE0 -c pc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'rtl/sub_system/nios2.sdc'
Warning (332125): Found combinational loop of 344 nodes
    Warning (332126): Node "Z80|i[4]~7|combout"
    Warning (332126): Node "Z80|comb~72|datac"
    Warning (332126): Node "Z80|comb~72|combout"
    Warning (332126): Node "Z80|selah[0]~0|dataa"
    Warning (332126): Node "Z80|selah[0]~0|combout"
    Warning (332126): Node "Z80|selah[0]~1|datac"
    Warning (332126): Node "Z80|selah[0]~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datad"
    Warning (332126): Node "Z80|Mux8~0|combout"
    Warning (332126): Node "Z80|Mux8~1|datad"
    Warning (332126): Node "Z80|Mux8~1|combout"
    Warning (332126): Node "w_ram_ce~1|datad"
    Warning (332126): Node "w_ram_ce~1|combout"
    Warning (332126): Node "w_ram_ce~2|datad"
    Warning (332126): Node "w_ram_ce~2|combout"
    Warning (332126): Node "cpu_data_in[6]~3|datac"
    Warning (332126): Node "cpu_data_in[6]~3|combout"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|datad"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|combout"
    Warning (332126): Node "Z80|i[6]~4|datad"
    Warning (332126): Node "Z80|i[6]~4|combout"
    Warning (332126): Node "Z80|comb~21|datad"
    Warning (332126): Node "Z80|comb~21|combout"
    Warning (332126): Node "Z80|comb~23|datad"
    Warning (332126): Node "Z80|comb~23|combout"
    Warning (332126): Node "Z80|comb~24|dataa"
    Warning (332126): Node "Z80|comb~24|combout"
    Warning (332126): Node "Z80|sela_hl~2|datac"
    Warning (332126): Node "Z80|sela_hl~2|combout"
    Warning (332126): Node "Z80|selal[1]~0|datad"
    Warning (332126): Node "Z80|selal[1]~0|combout"
    Warning (332126): Node "Z80|selah[1]~3|dataa"
    Warning (332126): Node "Z80|selah[1]~3|combout"
    Warning (332126): Node "Z80|Mux8~0|dataa"
    Warning (332126): Node "Z80|Mux8~2|dataa"
    Warning (332126): Node "Z80|Mux8~2|combout"
    Warning (332126): Node "Z80|Mux8~3|dataa"
    Warning (332126): Node "Z80|Mux8~3|combout"
    Warning (332126): Node "w_ram_ce~1|datac"
    Warning (332126): Node "Z80|Mux8~3|datab"
    Warning (332126): Node "Z80|selal[2]~6|dataa"
    Warning (332126): Node "Z80|selal[2]~6|combout"
    Warning (332126): Node "w_ram_ce~1|dataa"
    Warning (332126): Node "Z80|Decoder0~8|datad"
    Warning (332126): Node "Z80|Decoder0~8|combout"
    Warning (332126): Node "Z80|comb~19|datad"
    Warning (332126): Node "Z80|comb~19|combout"
    Warning (332126): Node "Z80|comb~20|datab"
    Warning (332126): Node "Z80|comb~20|combout"
    Warning (332126): Node "Z80|comb~24|datab"
    Warning (332126): Node "Z80|al_hl~0|datab"
    Warning (332126): Node "Z80|al_hl~0|combout"
    Warning (332126): Node "Z80|comb~24|datac"
    Warning (332126): Node "Z80|Decoder0~9|datad"
    Warning (332126): Node "Z80|Decoder0~9|combout"
    Warning (332126): Node "Z80|selah[1]~2|datab"
    Warning (332126): Node "Z80|selah[1]~2|combout"
    Warning (332126): Node "Z80|selah[1]~3|datac"
    Warning (332126): Node "Z80|i_halt~0|datad"
    Warning (332126): Node "Z80|i_halt~0|combout"
    Warning (332126): Node "Z80|comb~18|datac"
    Warning (332126): Node "Z80|comb~18|combout"
    Warning (332126): Node "Z80|sela_hl~2|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|combout"
    Warning (332126): Node "Z80|comb~31|datad"
    Warning (332126): Node "Z80|comb~31|combout"
    Warning (332126): Node "Z80|reg_l|q~2|dataa"
    Warning (332126): Node "Z80|reg_l|q~2|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|dataa"
    Warning (332126): Node "Z80|reg_h|Mux0~0|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~1|datad"
    Warning (332126): Node "Z80|reg_h|Mux0~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datab"
    Warning (332126): Node "Z80|reg_h|Mux0~1|dataa"
    Warning (332126): Node "Z80|reg_l|q~1|dataa"
    Warning (332126): Node "Z80|reg_l|q~1|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datab"
    Warning (332126): Node "Z80|i_ldhlr~0|datac"
    Warning (332126): Node "Z80|i_ldhlr~0|combout"
    Warning (332126): Node "Z80|comb~31|datab"
    Warning (332126): Node "Z80|comb~17|datac"
    Warning (332126): Node "Z80|comb~17|combout"
    Warning (332126): Node "Z80|i_cpblock|dataa"
    Warning (332126): Node "Z80|i_cpblock|combout"
    Warning (332126): Node "Z80|comb~23|datac"
    Warning (332126): Node "Z80|i_inblock|dataa"
    Warning (332126): Node "Z80|i_inblock|combout"
    Warning (332126): Node "Z80|sela_hl~1|datad"
    Warning (332126): Node "Z80|sela_hl~1|combout"
    Warning (332126): Node "Z80|sela_hl~2|datad"
    Warning (332126): Node "Z80|sela_hl~0|dataa"
    Warning (332126): Node "Z80|sela_hl~0|combout"
    Warning (332126): Node "Z80|sela_hl~1|dataa"
    Warning (332126): Node "Z80|i_ldblock|dataa"
    Warning (332126): Node "Z80|i_ldblock|combout"
    Warning (332126): Node "Z80|sela_de~0|datac"
    Warning (332126): Node "Z80|sela_de~0|combout"
    Warning (332126): Node "Z80|sela_de~1|datac"
    Warning (332126): Node "Z80|sela_de~1|combout"
    Warning (332126): Node "Z80|selal[0]~1|datad"
    Warning (332126): Node "Z80|selal[0]~1|combout"
    Warning (332126): Node "Z80|selah[0]~1|datad"
    Warning (332126): Node "Z80|selal[2]~6|datab"
    Warning (332126): Node "Z80|xy3|datad"
    Warning (332126): Node "Z80|xy3|combout"
    Warning (332126): Node "Z80|selal[2]~5|dataa"
    Warning (332126): Node "Z80|selal[2]~5|combout"
    Warning (332126): Node "Z80|selal[2]~6|datad"
    Warning (332126): Node "Z80|hv2~0|datad"
    Warning (332126): Node "Z80|hv2~0|combout"
    Warning (332126): Node "Z80|incdec8|datac"
    Warning (332126): Node "Z80|incdec8|combout"
    Warning (332126): Node "Z80|comb~19|datab"
    Warning (332126): Node "Z80|comb~18|datad"
    Warning (332126): Node "Z80|i_ldade~0|datac"
    Warning (332126): Node "Z80|i_ldade~0|combout"
    Warning (332126): Node "Z80|comb~72|datab"
    Warning (332126): Node "Z80|sela_de~0|datab"
    Warning (332126): Node "Z80|selal[2]~4|dataa"
    Warning (332126): Node "Z80|selal[2]~4|combout"
    Warning (332126): Node "Z80|selal[2]~6|datac"
    Warning (332126): Node "Z80|sela_de~1|datab"
    Warning (332126): Node "Z80|comb~30|datab"
    Warning (332126): Node "Z80|comb~30|combout"
    Warning (332126): Node "Z80|selah[0]~0|datab"
    Warning (332126): Node "Z80|comb~71|datac"
    Warning (332126): Node "Z80|comb~71|combout"
    Warning (332126): Node "Z80|comb~26|datac"
    Warning (332126): Node "Z80|comb~26|combout"
    Warning (332126): Node "Z80|comb~29|dataa"
    Warning (332126): Node "Z80|comb~29|combout"
    Warning (332126): Node "Z80|selal[0]~1|dataa"
    Warning (332126): Node "Z80|selal[1]~0|dataa"
    Warning (332126): Node "Z80|selah[1]~2|datac"
    Warning (332126): Node "Z80|imm2~0|dataa"
    Warning (332126): Node "Z80|imm2~0|combout"
    Warning (332126): Node "Z80|comb~28|datad"
    Warning (332126): Node "Z80|comb~28|combout"
    Warning (332126): Node "Z80|comb~29|datac"
    Warning (332126): Node "Z80|comb~28|dataa"
    Warning (332126): Node "Z80|i_ret~2|datab"
    Warning (332126): Node "Z80|i_ret~2|combout"
    Warning (332126): Node "Z80|comb~27|datab"
    Warning (332126): Node "Z80|comb~27|combout"
    Warning (332126): Node "Z80|comb~29|datad"
    Warning (332126): Node "Z80|i_exsphl|dataa"
    Warning (332126): Node "Z80|i_exsphl|combout"
    Warning (332126): Node "Z80|comb~27|datac"
    Warning (332126): Node "Z80|comb~22|datac"
    Warning (332126): Node "Z80|comb~22|combout"
    Warning (332126): Node "Z80|i_rd|datad"
    Warning (332126): Node "Z80|i_rd|combout"
    Warning (332126): Node "Z80|comb~23|datab"
    Warning (332126): Node "Z80|selal[2]~3|datad"
    Warning (332126): Node "Z80|selal[2]~3|combout"
    Warning (332126): Node "Z80|selal[2]~4|datac"
    Warning (332126): Node "Z80|i_ldnndd|datad"
    Warning (332126): Node "Z80|i_ldnndd|combout"
    Warning (332126): Node "Z80|comb~30|datad"
    Warning (332126): Node "Z80|retin~0|dataa"
    Warning (332126): Node "Z80|retin~0|combout"
    Warning (332126): Node "Z80|comb~27|datad"
    Warning (332126): Node "Z80|i_lddd_nn|datad"
    Warning (332126): Node "Z80|i_lddd_nn|combout"
    Warning (332126): Node "Z80|selah[0]~0|datac"
    Warning (332126): Node "cpu_data_in[7]~2|datac"
    Warning (332126): Node "cpu_data_in[7]~2|combout"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|datad"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|combout"
    Warning (332126): Node "Z80|Decoder0~8|datab"
    Warning (332126): Node "Z80|Decoder0~9|datab"
    Warning (332126): Node "Z80|i[7]~3|datad"
    Warning (332126): Node "Z80|i[7]~3|combout"
    Warning (332126): Node "Z80|comb~21|datab"
    Warning (332126): Node "Z80|al_hl~0|datad"
    Warning (332126): Node "Z80|comb~20|datad"
    Warning (332126): Node "Z80|i_halt~0|datab"
    Warning (332126): Node "Z80|comb~17|datad"
    Warning (332126): Node "Z80|hv2~0|datab"
    Warning (332126): Node "Z80|comb~71|datab"
    Warning (332126): Node "Z80|comb~22|datab"
    Warning (332126): Node "cpu_data_in[2]~5|datac"
    Warning (332126): Node "cpu_data_in[2]~5|combout"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|combout"
    Warning (332126): Node "Z80|i[2]~6|datad"
    Warning (332126): Node "Z80|i[2]~6|combout"
    Warning (332126): Node "Z80|incdec8|datab"
    Warning (332126): Node "Z80|comb~25|datad"
    Warning (332126): Node "Z80|comb~25|combout"
    Warning (332126): Node "Z80|comb~26|datad"
    Warning (332126): Node "Z80|i_cpblock|datac"
    Warning (332126): Node "Z80|i_inblock|datac"
    Warning (332126): Node "Z80|i_rs_hl~0|datab"
    Warning (332126): Node "Z80|i_rs_hl~0|combout"
    Warning (332126): Node "Z80|comb~19|dataa"
    Warning (332126): Node "Z80|sela_hl~0|datac"
    Warning (332126): Node "Z80|Decoder2~1|datad"
    Warning (332126): Node "Z80|Decoder2~1|combout"
    Warning (332126): Node "Z80|al_hl~0|dataa"
    Warning (332126): Node "Z80|comb~20|dataa"
    Warning (332126): Node "Z80|comb~23|dataa"
    Warning (332126): Node "Z80|comb~18|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|datab"
    Warning (332126): Node "Z80|i_ldhlr~0|datad"
    Warning (332126): Node "Z80|i_ldblock|datac"
    Warning (332126): Node "Z80|i_neg~0|datad"
    Warning (332126): Node "Z80|i_neg~0|combout"
    Warning (332126): Node "Z80|imm2~0|datab"
    Warning (332126): Node "Z80|Decoder2~2|datad"
    Warning (332126): Node "Z80|Decoder2~2|combout"
    Warning (332126): Node "Z80|i_rd|datac"
    Warning (332126): Node "Z80|comb~28|datac"
    Warning (332126): Node "Z80|Decoder2~5|datad"
    Warning (332126): Node "Z80|Decoder2~5|combout"
    Warning (332126): Node "Z80|imm2~0|datad"
    Warning (332126): Node "Z80|retin~0|datab"
    Warning (332126): Node "Z80|i_ldade~0|datab"
    Warning (332126): Node "Z80|Decoder2~6|datad"
    Warning (332126): Node "Z80|Decoder2~6|combout"
    Warning (332126): Node "Z80|selal[2]~3|datac"
    Warning (332126): Node "Z80|xy3|datac"
    Warning (332126): Node "Z80|Decoder2~3|datad"
    Warning (332126): Node "Z80|Decoder2~3|combout"
    Warning (332126): Node "Z80|selal[2]~3|datab"
    Warning (332126): Node "Z80|i_ret~2|datac"
    Warning (332126): Node "Z80|Decoder2~4|datad"
    Warning (332126): Node "Z80|Decoder2~4|combout"
    Warning (332126): Node "Z80|i_ldnndd|datab"
    Warning (332126): Node "Z80|selah[1]~3|datab"
    Warning (332126): Node "Z80|i_exsphl|datac"
    Warning (332126): Node "Z80|i_lddd_nn|datab"
    Warning (332126): Node "cpu_data_in[1]~0|datab"
    Warning (332126): Node "cpu_data_in[1]~0|combout"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|datad"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|combout"
    Warning (332126): Node "Z80|i[1]~1|dataa"
    Warning (332126): Node "Z80|i[1]~1|combout"
    Warning (332126): Node "Z80|incdec8|dataa"
    Warning (332126): Node "Z80|comb~25|datac"
    Warning (332126): Node "Z80|i_cpblock|datad"
    Warning (332126): Node "Z80|i_inblock|datad"
    Warning (332126): Node "Z80|i_rs_hl~0|dataa"
    Warning (332126): Node "Z80|sela_hl~0|datad"
    Warning (332126): Node "Z80|Decoder2~1|datac"
    Warning (332126): Node "Z80|i_ldblock|datad"
    Warning (332126): Node "Z80|i_neg~0|datac"
    Warning (332126): Node "Z80|Decoder2~2|datac"
    Warning (332126): Node "Z80|Decoder2~5|datac"
    Warning (332126): Node "Z80|i_ldade~0|dataa"
    Warning (332126): Node "Z80|Decoder2~6|datac"
    Warning (332126): Node "Z80|xy3|datab"
    Warning (332126): Node "Z80|Decoder2~3|datac"
    Warning (332126): Node "Z80|Decoder2~4|datac"
    Warning (332126): Node "cpu_data_in[4]~6|datad"
    Warning (332126): Node "cpu_data_in[4]~6|combout"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|datad"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|combout"
    Warning (332126): Node "Z80|i[4]~7|dataa"
    Warning (332126): Node "cpu_data_in[3]~7|datab"
    Warning (332126): Node "cpu_data_in[3]~7|combout"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|combout"
    Warning (332126): Node "Z80|i[3]~8|dataa"
    Warning (332126): Node "Z80|i[3]~8|combout"
    Warning (332126): Node "Z80|comb~25|dataa"
    Warning (332126): Node "Z80|comb~72|dataa"
    Warning (332126): Node "Z80|Decoder1~8|datab"
    Warning (332126): Node "Z80|Decoder1~8|combout"
    Warning (332126): Node "Z80|comb~19|datac"
    Warning (332126): Node "Z80|comb~18|datab"
    Warning (332126): Node "Z80|i_ldrhl~1|datac"
    Warning (332126): Node "Z80|i_ldhlr~0|dataa"
    Warning (332126): Node "Z80|i_ldnndd|datac"
    Warning (332126): Node "Z80|Decoder1~11|dataa"
    Warning (332126): Node "Z80|Decoder1~11|combout"
    Warning (332126): Node "Z80|selah[1]~2|datad"
    Warning (332126): Node "Z80|sela_de~0|datad"
    Warning (332126): Node "Z80|Decoder1~12|dataa"
    Warning (332126): Node "Z80|Decoder1~12|combout"
    Warning (332126): Node "Z80|selah[1]~2|dataa"
    Warning (332126): Node "Z80|sela_de~1|datad"
    Warning (332126): Node "Z80|Decoder1~9|dataa"
    Warning (332126): Node "Z80|Decoder1~9|combout"
    Warning (332126): Node "Z80|comb~30|datac"
    Warning (332126): Node "Z80|i_exsphl|datad"
    Warning (332126): Node "Z80|Decoder1~10|dataa"
    Warning (332126): Node "Z80|Decoder1~10|combout"
    Warning (332126): Node "Z80|imm2~0|datac"
    Warning (332126): Node "Z80|i_ret~2|dataa"
    Warning (332126): Node "Z80|i_lddd_nn|datac"
    Warning (332126): Node "cpu_data_in[5]~1|datac"
    Warning (332126): Node "cpu_data_in[5]~1|combout"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|datac"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|combout"
    Warning (332126): Node "Z80|Decoder1~15|dataa"
    Warning (332126): Node "Z80|Decoder1~15|combout"
    Warning (332126): Node "Z80|selal[2]~4|datad"
    Warning (332126): Node "Z80|i_ret~2|datad"
    Warning (332126): Node "Z80|comb~70|dataa"
    Warning (332126): Node "Z80|comb~70|combout"
    Warning (332126): Node "Z80|i_rd|dataa"
    Warning (332126): Node "Z80|i[5]~2|dataa"
    Warning (332126): Node "Z80|i[5]~2|combout"
    Warning (332126): Node "Z80|comb~72|datad"
    Warning (332126): Node "Z80|Decoder1~8|dataa"
    Warning (332126): Node "Z80|Decoder1~11|datad"
    Warning (332126): Node "Z80|Decoder1~12|datad"
    Warning (332126): Node "Z80|comb~17|dataa"
    Warning (332126): Node "Z80|Decoder1~9|datad"
    Warning (332126): Node "Z80|Decoder1~10|datad"
    Warning (332126): Node "Z80|retin~0|datad"
    Warning (332126): Node "cpu_data_in[0]~4|datac"
    Warning (332126): Node "cpu_data_in[0]~4|combout"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|datac"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|combout"
    Warning (332126): Node "Z80|i[0]~5|dataa"
    Warning (332126): Node "Z80|i[0]~5|combout"
    Warning (332126): Node "Z80|comb~25|datab"
    Warning (332126): Node "Z80|i_cpblock|datab"
    Warning (332126): Node "Z80|i_inblock|datab"
    Warning (332126): Node "Z80|i_rs_hl~0|datad"
    Warning (332126): Node "Z80|sela_hl~0|datab"
    Warning (332126): Node "Z80|Decoder2~1|datab"
    Warning (332126): Node "Z80|i_ldblock|datab"
    Warning (332126): Node "Z80|selal[2]~5|datab"
    Warning (332126): Node "Z80|i_neg~0|datab"
    Warning (332126): Node "Z80|Decoder2~2|datab"
    Warning (332126): Node "Z80|Decoder2~5|datab"
    Warning (332126): Node "Z80|i_ldade~0|datad"
    Warning (332126): Node "Z80|Decoder2~6|datab"
    Warning (332126): Node "Z80|Decoder2~3|datab"
    Warning (332126): Node "Z80|Decoder2~4|datab"
    Warning (332126): Node "Z80|Mux8~2|datab"
    Warning (332126): Node "Z80|Mux8~1|datab"
    Warning (332126): Node "Z80|Decoder1~8|datad"
    Warning (332126): Node "Z80|Decoder1~11|datac"
    Warning (332126): Node "Z80|Decoder1~12|datac"
    Warning (332126): Node "Z80|Decoder1~15|datab"
    Warning (332126): Node "Z80|Decoder1~9|datac"
    Warning (332126): Node "Z80|Decoder1~10|datac"
    Warning (332126): Node "Z80|comb~70|datab"
    Warning (332126): Node "Z80|retin~0|datac"
Critical Warning (332081): Design contains combinational loop of 344 nodes. Estimating the delays through the loop.
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 42.529
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    42.529         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.011         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.888
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.888         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.487         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.417 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 43.326
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.326         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.303
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.303         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.791         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.426
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.426         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 197.695 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.035
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.035         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.185         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 49.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.177         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.496
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.496         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.280
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.280         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 198.582 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 375 warnings
    Info: Peak virtual memory: 344 megabytes
    Info: Processing ended: Sat Jun 09 16:19:22 2012
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


