// Seed: 3429973261
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
  assign id_9[""] = 1;
  wire id_27;
  wire id_28;
  wire id_29;
  assign id_2 = 1;
endmodule
module module_1 (
    input  wire id_0,
    output tri  id_1,
    input  tri  id_2
);
  wire id_4;
  not primCall (id_1, id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
