
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_tt_025C_1v80 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.893066 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.893066 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.967041 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.967285 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028703    0.149031    1.833996 2370.801270 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.149031    0.000000 2370.801270 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.014953    0.082607    1.928129 2372.729492 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.082607    0.000455 2372.729980 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.169739    0.210775 2372.940674 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.169811    0.001592 2372.942139 ^ io_west_out[13] (out)
                                           2372.942139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.942139   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.808105   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.893066 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.893066 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.967041 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.967285 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028703    0.149031    1.833996 2370.801270 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.149031    0.000000 2370.801270 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006147    0.045133    1.819217 2372.620605 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.045133    0.000227 2372.620605 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171054    0.197815 2372.818604 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.171126    0.001592 2372.820068 ^ io_south_out[13] (out)
                                           2372.820068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.820068   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.930176   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.827148 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.827148 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.442383 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.443604 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.015085    0.086567    2.166871 2370.610596 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.086567    0.000000 2370.610596 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011676    0.068207    1.699391 2372.309814 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.068207    0.000227 2372.310059 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.170098    0.205546 2372.515625 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.170173    0.001592 2372.517334 ^ io_west_out[4] (out)
                                           2372.517334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.517334   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.232910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.893066 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.893066 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.967041 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.967285 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.209148    1.004541    2.483830 2371.451172 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      1.007218    0.045247 2371.496338 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.199011    0.956920    0.824457 2372.320801 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.980712    0.120053 2372.440918 ^ io_east_out[13] (out)
                                           2372.440918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.440918   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.309570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.848145 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.848145 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.399414 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.399414 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031385    0.161653    1.911076 2370.310547 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.161653    0.000000 2370.310547 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.011018    0.067871    1.824446 2372.135010 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.067871    0.000455 2372.135498 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033967    0.169044    0.204864 2372.340332 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.169115    0.001592 2372.342041 ^ io_west_out[12] (out)
                                           2372.342041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.342041   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.408203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.827148 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.827148 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.442383 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.443604 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.015085    0.086567    2.166871 2370.610596 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.086567    0.000000 2370.610596 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006267    0.041163    1.456328 2372.066895 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.041163    0.000227 2372.067139 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170777    0.196223 2372.263184 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.170799    0.001592 2372.264893 ^ io_south_out[4] (out)
                                           2372.264893   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.264893   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.484863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.722412 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.722412 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.281250 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.281982 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014285    0.088494    2.027719 2370.309814 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.088494    0.000000 2370.309814 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009592    0.066099    1.738726 2372.048340 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.066099    0.000227 2372.048584 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169989    0.204864 2372.253418 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.170064    0.001592 2372.255127 ^ io_west_out[5] (out)
                                           2372.255127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.255127   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.495117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.848145 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.848145 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.399414 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.399414 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031385    0.161653    1.911076 2370.310547 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.161653    0.000000 2370.310547 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006594    0.045126    1.604576 2371.915283 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.045126    0.000227 2371.915527 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171054    0.197815 2372.113281 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.171126    0.001592 2372.114746 ^ io_south_out[12] (out)
                                           2372.114746   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.114746   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.635254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.381592 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.381592 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.266357 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.266846 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015693    0.088299    1.993840 2370.260498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088299    0.000000 2370.260498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009905    0.059764    1.606622 2371.867188 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.059764    0.000455 2371.867676 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.169612    0.202363 2372.070068 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.169687    0.001592 2372.071533 ^ io_west_out[6] (out)
                                           2372.071533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.071533   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.678711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.722412 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.722412 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.281250 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.281982 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014285    0.088494    2.027719 2370.309814 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.088494    0.000000 2370.309814 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.006394    0.048161    1.492253 2371.802002 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.048161    0.000227 2371.802246 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171049    0.198952 2372.001221 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.171121    0.001592 2372.002686 ^ io_south_out[5] (out)
                                           2372.002686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.002686   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.747559   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.381592 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.381592 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.266357 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.266846 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015693    0.088299    1.993840 2370.260498 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088299    0.000000 2370.260498 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.007047    0.046815    1.507488 2371.768066 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.046815    0.000227 2371.768311 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171051    0.198497 2371.966797 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.171123    0.001592 2371.968506 ^ io_south_out[6] (out)
                                           2371.968506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.968506   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.781250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.848145 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.848145 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.399414 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.399414 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.118148    0.573651    2.258048 2370.657471 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.582585    0.056161 2370.713623 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.158311    0.760420    0.663931 2371.377686 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.777063    0.090040 2371.467773 ^ io_east_out[12] (out)
                                           2371.467773   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.467773   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.282715   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.827148 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.827148 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.442383 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.443604 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.012828    0.069245    2.384923 2370.828613 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.069245    0.000682 2370.829346 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.041426    0.203848    0.228283 2371.057617 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.203961    0.003865 2371.061279 ^ io_east_out[4] (out)
                                           2371.061279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.061279   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.688477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.893066 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.893066 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.967041 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.967285 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006045    0.044750    1.678700 2370.645996 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.044750    0.000227 2370.646240 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171105    0.197815 2370.843994 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.171127    0.001592 2370.845703 ^ io_south_out[29] (out)
                                           2370.845703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.845703   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.904785   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.381592 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.381592 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.266357 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.266846 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.014048    0.074741    2.109346 2370.375977 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.074741    0.000909 2370.376953 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.045546    0.223426    0.243290 2370.620361 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.223586    0.005002 2370.625244 ^ io_east_out[6] (out)
                                           2370.625244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.625244   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.125000   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.722412 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.722412 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.281250 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.281982 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.016276    0.084807    2.043862 2370.325928 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.084807    0.000682 2370.326416 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.044784    0.219789    0.244654 2370.571289 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.219930    0.004547 2370.575684 ^ io_east_out[5] (out)
                                           2370.575684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.575684   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.174316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.827148 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.827148 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.442383 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.443604 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006437    0.041873    1.912667 2370.356201 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.041873    0.000227 2370.356445 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.171163    0.196678 2370.553223 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.171185    0.001592 2370.554688 ^ io_south_out[20] (out)
                                           2370.554688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.554688   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.195312   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.893066 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.893066 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.149775    0.721952    2.672323 2369.565430 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.730178    0.059117 2369.624512 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.150279    0.721588    0.661203 2370.285889 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.736695    0.083446 2370.369385 ^ io_east_out[29] (out)
                                           2370.369385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.369385   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.380859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.381592 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.381592 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.266357 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.266846 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006945    0.046405    1.874241 2370.140869 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.046405    0.000227 2370.141113 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171052    0.198497 2370.339600 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.171124    0.001592 2370.341309 ^ io_south_out[22] (out)
                                           2370.341309   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.341309   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.408691   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.722412 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.722412 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.281250 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.281982 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006478    0.048467    1.763510 2370.045410 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.048467    0.000227 2370.045654 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034446    0.171109    0.199179 2370.244873 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.171181    0.001592 2370.246582 ^ io_south_out[21] (out)
                                           2370.246582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.246582   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.503418   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.619385 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.619385 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014856    0.082667    1.515218 2367.992432 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082667    0.000000 2367.992432 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006783    0.043082    2.043407 2370.035889 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.043082    0.000227 2370.036133 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.170599    0.196678 2370.232910 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.170621    0.001592 2370.234375 ^ io_north_out[1] (out)
                                           2370.234375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.234375   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.516113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.848145 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.848145 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.399414 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.399414 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006636    0.045293    1.622766 2370.022217 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.045293    0.000227 2370.022461 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171054    0.198042 2370.220459 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.171126    0.001592 2370.222168 ^ io_south_out[28] (out)
                                           2370.222168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.222168   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.527832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.848145 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.848145 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.130724    0.632026    2.221896 2369.070068 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.639190    0.052296 2369.122314 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.159044    0.759921    0.718728 2369.841064 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.761436    0.027967 2369.869141 ^ io_east_out[28] (out)
                                           2369.869141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.869141   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.880859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.827148 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.827148 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.119314    0.575873    2.260322 2369.087646 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.580245    0.037744 2369.125244 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.139259    0.669657    0.610271 2369.735596 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.681704    0.072077 2369.807617 ^ io_east_out[20] (out)
                                           2369.807617   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.807617   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.942383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.619385 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.619385 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014856    0.082667    1.515218 2367.992432 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082667    0.000000 2367.992432 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010605    0.060449    1.551371 2369.543945 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.060449    0.000227 2369.544189 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169957    0.202817 2369.746826 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.170032    0.001592 2369.748535 ^ io_west_out[17] (out)
                                           2369.748535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.748535   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.001465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.722412 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.722412 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.171771    0.818191    2.250772 2368.973145 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.818639    0.017735 2368.990967 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.140670    0.676482    0.639602 2369.630615 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.687886    0.070713 2369.701172 ^ io_east_out[21] (out)
                                           2369.701172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.701172   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.048828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.381592 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.381592 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.168116    0.804359    2.543857 2368.925537 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.804566    0.012506 2368.937988 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.130563    0.627726    0.613454 2369.551514 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.637712    0.063665 2369.614990 ^ io_east_out[22] (out)
                                           2369.614990   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.614990   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.135254   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.619385 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.619385 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.174808    0.838252    2.273964 2368.751221 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.839116    0.024329 2368.775635 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.102326    0.495413    0.536375 2369.312012 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.501756    0.045247 2369.357178 ^ io_east_out[17] (out)
                                           2369.357178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.357178   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.392578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.893066 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.893066 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008465    0.050488    2.014758 2368.907959 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.050488    0.000227 2368.908203 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.039018    0.192325    0.214413 2369.122559 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.192381    0.002728 2369.125244 ^ io_north_out[29] (out)
                                           2369.125244   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.125244   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.624512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.848145 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.848145 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011952    0.065518    2.050456 2368.898682 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.065518    0.000455 2368.899170 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.037588    0.185599    0.215323 2369.114502 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.185644    0.002501 2369.116943 ^ io_north_out[28] (out)
                                           2369.116943   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.116943   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.633301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.381592 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.381592 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008897    0.052198    2.501338 2368.882812 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.052198    0.000227 2368.883057 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170685    0.200316 2369.083496 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.170758    0.001592 2369.084961 ^ io_north_out[22] (out)
                                           2369.084961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.084961   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.665039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.722412 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.722412 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.009075    0.052998    2.026809 2368.749268 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.052998    0.000227 2368.749512 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170498    0.200544 2368.949951 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.170570    0.001592 2368.951660 ^ io_north_out[21] (out)
                                           2368.951660   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.951660   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.798340   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.827148 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.827148 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008554    0.050691    1.874014 2368.701172 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.050691    0.000227 2368.701416 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170688    0.199861 2368.901367 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.170761    0.001592 2368.902832 ^ io_north_out[20] (out)
                                           2368.902832   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.902832   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.847168   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.619385 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.619385 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.477295 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.477295 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007042    0.044176    1.993385 2368.470703 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.044176    0.000227 2368.470947 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.171096    0.197588 2368.668457 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.171119    0.001592 2368.670166 ^ io_north_out[17] (out)
                                           2368.670166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.670166   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.080078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009428    0.054604    2.106390 2367.028320 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.054604    0.000227 2367.028564 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034732    0.172446    0.202363 2367.230713 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.172519    0.001592 2367.232422 ^ io_north_out[12] (out)
                                           2367.232422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.232422   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.517578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009050    0.052887    2.048182 2367.020996 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.052887    0.000227 2367.021240 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170498    0.200544 2367.221680 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.170570    0.001592 2367.223389 ^ io_north_out[5] (out)
                                           2367.223389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.223389   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.526855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008908    0.052264    2.202114 2366.868652 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.052264    0.000227 2366.868896 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.170849    0.200544 2367.069336 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.170921    0.001592 2367.071045 ^ io_north_out[6] (out)
                                           2367.071045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.071045   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.679199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012956    0.073891    1.921762 2366.820801 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.073891    0.000227 2366.821045 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170898    0.208274 2367.029297 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.170971    0.001592 2367.031006 ^ io_west_out[29] (out)
                                           2367.031006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.031006   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.719238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008497    0.050443    1.874014 2366.790527 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.050443    0.000227 2366.790771 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170688    0.199634 2366.990479 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.170761    0.001592 2366.992188 ^ io_north_out[4] (out)
                                           2366.992188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.992188   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.758301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.997559 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.998047 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.921875 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.921875 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.010268    0.064833    1.821491 2366.743408 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.064833    0.000227 2366.743652 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169982    0.204409 2366.947998 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.170057    0.001592 2366.949463 ^ io_west_out[28] (out)
                                           2366.949463   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.949463   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.800293   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.972900 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.972900 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009177    0.064539    1.737135 2366.709961 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.064539    0.000227 2366.710205 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169980    0.204182 2366.914307 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.170055    0.001592 2366.916016 ^ io_west_out[21] (out)
                                           2366.916016   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.916016   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.833984   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.899170 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.899170 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008456    0.050442    1.771014 2366.670166 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.050442    0.000227 2366.670410 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034372    0.170762    0.199634 2366.869873 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.170835    0.001592 2366.871582 ^ io_north_out[13] (out)
                                           2366.871582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.871582   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.878418   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.916504 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.916504 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011179    0.066186    1.697572 2366.614258 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.066186    0.000227 2366.614502 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.170736    0.205318 2366.819824 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.170813    0.001819 2366.821533 ^ io_west_out[20] (out)
                                           2366.821533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.821533   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.928223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.619385 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.619385 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013721    0.073260    1.617764 2366.237305 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.073260    0.000455 2366.237549 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.040765    0.200690    0.228056 2366.465820 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.200764    0.003183 2366.468994 ^ io_east_out[1] (out)
                                           2366.468994   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.468994   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.281250   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.115479 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.115479 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.666504 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.666504 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008818    0.055270    1.602530 2366.269043 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.055270    0.000227 2366.269287 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.170018    0.200998 2366.470215 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.170092    0.001592 2366.471924 ^ io_west_out[22] (out)
                                           2366.471924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.471924   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.278320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.166977    0.802203    6.553137 2365.640137 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.805011    0.040700 2365.680908 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.155206    0.741799    0.720775 2366.401611 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.743106    0.025693 2366.427246 ^ io_east_out[24] (out)
                                           2366.427246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.427246   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.323242   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.205742    0.984863    6.528581 2365.615479 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.985216    0.017508 2365.633057 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.151954    0.730452    0.685304 2366.318359 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.743882    0.079581 2366.397949 ^ io_east_out[25] (out)
                                           2366.397949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.397949   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.352051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.159606    0.769624    6.515620 2365.602539 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.772555    0.041382 2365.644043 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.138231    0.664489    0.629370 2366.273438 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.676898    0.072760 2366.346191 ^ io_east_out[27] (out)
                                           2366.346191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.346191   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.403809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.119900    0.579671    6.490837 2365.577881 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.585934    0.046612 2365.624512 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.150358    0.718645    0.683940 2366.308350 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.719857    0.024329 2366.332764 ^ io_east_out[26] (out)
                                           2366.332764   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.332764   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.417480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.188916    0.898230    6.447181 2365.534180 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.898582    0.017053 2365.551270 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.099947    0.484583    0.533191 2366.084473 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.491080    0.045247 2366.129639 ^ io_east_out[18] (out)
                                           2366.129639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.129639   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.620605   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.619385 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.619385 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006645    0.042771    1.284434 2365.903809 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.042771    0.000227 2365.904053 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170775    0.196678 2366.100830 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.170796    0.001592 2366.102295 ^ io_south_out[17] (out)
                                           2366.102295   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.102295   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.647949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.165415    0.795169    5.744596 2364.831543 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.799619    0.047521 2364.879150 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.104469    0.504684    0.543196 2365.422363 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.509846    0.041382 2365.463623 ^ io_east_out[16] (out)
                                           2365.463623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.463623   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.286133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.010275    0.058442    6.092705 2365.179688 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.058442    0.000227 2365.179932 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.171060    0.202817 2365.382812 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.171133    0.001592 2365.384277 ^ io_north_out[26] (out)
                                           2365.384277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.384277   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.365723   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009842    0.057374    6.082928 2365.169922 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.057374    0.000227 2365.170166 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170708    0.202363 2365.372559 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.170780    0.001592 2365.374023 ^ io_north_out[24] (out)
                                           2365.374023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.374023   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.376465   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015254    0.080079    6.047685 2365.134766 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.080079    0.000227 2365.135010 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170933    0.210548 2365.345459 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.171006    0.001592 2365.346924 ^ io_north_out[27] (out)
                                           2365.346924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.346924   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.402832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.012302    0.066951    6.038363 2365.125244 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.066951    0.000227 2365.125488 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034481    0.171346    0.206228 2365.331787 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.171420    0.001592 2365.333496 ^ io_north_out[25] (out)
                                           2365.333496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.333496   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.416504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.202852    0.970246    5.479706 2364.566650 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.970480    0.014552 2364.581299 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.119985    0.578177    0.595719 2365.177002 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.586788    0.056843 2365.233887 ^ io_east_out[19] (out)
                                           2365.233887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.233887   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.516113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     3    0.108867    0.523909    5.363290 2364.450195 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.526521    0.039336 2364.489502 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.142422    0.687119    0.612999 2365.102539 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.699146    0.072987 2365.175537 ^ io_east_out[23] (out)
                                           2365.175537   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.175537   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.574707   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.102770    7.366907 2356.312500 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.102770    0.000455 2356.312988 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.101117    2.392653 2358.705566 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.101117    0.000227 2358.705811 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.010193    0.039006    6.286882 2364.992676 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.039006    0.000227 2364.992920 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034363    0.090161    0.176897 2365.169922 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.090195    0.001592 2365.171387 v io_north_out[18] (out)
                                           2365.171387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.171387   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.578613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.010314    0.059186    1.550461 2364.364258 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.059186    0.000227 2364.364502 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169950    0.202363 2364.566895 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.170025    0.001592 2364.568604 ^ io_west_out[1] (out)
                                           2364.568604   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.568604   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.181641   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.813965 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.813965 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006832    0.043558    1.476565 2364.290527 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.043558    0.000227 2364.290771 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170773    0.197133 2364.487793 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.170795    0.001592 2364.489502 ^ io_south_out[1] (out)
                                           2364.489502   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.489502   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.260742   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     3    0.021739    0.110133    6.789378 2363.261230 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.110133    0.001364 2363.262695 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.047937    0.234998    0.262389 2363.525146 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.235352    0.007503 2363.532715 ^ io_east_out[10] (out)
                                           2363.532715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.532715   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.217285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     3    0.026869    0.133425    6.701839 2363.173828 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.133425    0.000909 2363.174805 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.050768    0.248044    0.281261 2363.456055 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.248137    0.004093 2363.459961 ^ io_east_out[11] (out)
                                           2363.459961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.459961   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.290039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013620    0.073249    6.662504 2363.134521 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.073249    0.000909 2363.135254 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.047690    0.233620    0.249202 2363.384521 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.233821    0.005684 2363.390381 ^ io_east_out[8] (out)
                                           2363.390381   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.390381   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.359863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019797    0.101215    6.519031 2362.990967 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.101215    0.000682 2362.991699 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.046143    0.226414    0.254431 2363.246094 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.226622    0.005684 2363.251709 ^ io_east_out[9] (out)
                                           2363.251709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.251709   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.498047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.010899    0.062732    6.470828 2362.942871 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.062732    0.000455 2362.943359 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.041193    0.202688    0.225555 2363.168701 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.202774    0.003411 2363.172119 ^ io_east_out[2] (out)
                                           2363.172119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.172119   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.578125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006845    0.046758    6.234814 2362.706787 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.046758    0.000227 2362.707031 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170717    0.198270 2362.905273 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.170789    0.001592 2362.906982 ^ io_south_out[24] (out)
                                           2362.906982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.906982   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.843262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006337    0.042691    6.217306 2362.689209 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.042691    0.000227 2362.689453 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.171162    0.196906 2362.886475 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.171184    0.001592 2362.887939 ^ io_south_out[27] (out)
                                           2362.887939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.887939   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.861816   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006396    0.042103    6.176606 2362.648682 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.042103    0.000227 2362.648682 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171110    0.196678 2362.845459 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.171132    0.001592 2362.847168 ^ io_south_out[26] (out)
                                           2362.847168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.847168   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.902832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005980    0.040424    6.064056 2362.536133 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.040424    0.000227 2362.536133 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171113    0.195996 2362.732178 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.171135    0.001592 2362.733887 ^ io_south_out[25] (out)
                                           2362.733887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.733887   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.016602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006880    0.043454    6.037453 2362.509521 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.043454    0.000227 2362.509521 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171107    0.197360 2362.707031 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.171129    0.001592 2362.708496 ^ io_south_out[18] (out)
                                           2362.708496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.708496   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.041504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007864    0.049843    5.855327 2362.327393 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.049843    0.000227 2362.327637 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.040562    0.199594    0.219188 2362.546631 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.199640    0.002501 2362.549316 ^ io_east_out[0] (out)
                                           2362.549316   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.549316   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.201172   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019724    0.100400    5.682750 2362.154785 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.100400    0.000909 2362.155518 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.046223    0.226737    0.254659 2362.410400 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.226920    0.005230 2362.415527 ^ io_east_out[7] (out)
                                           2362.415527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.415527   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.334961   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.016615    0.086369    5.468337 2361.940186 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.086369    0.000455 2361.940674 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.042138    0.207276    0.237151 2362.177979 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.207378    0.003865 2362.181885 ^ io_east_out[3] (out)
                                           2362.181885   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.181885   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.568359   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.086670 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.086914 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008804    0.035831    1.996114 2361.083008 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.035831    0.000227 2361.083252 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090168    0.175532 2361.258789 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.090203    0.001592 2361.260498 v io_north_out[23] (out)
                                           2361.260498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.260498   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.489746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.471436 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.471924 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006187    0.030339    1.858098 2358.330078 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.030339    0.000227 2358.330322 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090365    0.173259 2358.503662 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.090399    0.001592 2358.505127 v io_south_out[23] (out)
                                           2358.505127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.505127   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.244629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009915    0.038353    4.325784 2353.271484 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.038353    0.000227 2353.271729 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034475    0.090409    0.176897 2353.448486 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.090444    0.001592 2353.450195 v io_north_out[19] (out)
                                           2353.450195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.450195   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.299805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.945557 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.945557 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011604    0.042260    4.197318 2353.143066 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.042260    0.000227 2353.143311 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.090373    0.178488 2353.321777 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.090408    0.001592 2353.323242 v io_north_out[16] (out)
                                           2353.323242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.323242   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.427246   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.817383 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.817383 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.175049 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.175781 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.007036    0.032028    4.791900 2345.967773 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.032028    0.000227 2345.968018 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090353    0.174168 2346.142090 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.090386    0.001592 2346.143799 v io_south_out[19] (out)
                                           2346.143799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.143799   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.606445   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.010250    0.058331    6.368964 2341.049316 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.058331    0.000227 2341.049561 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.171253    0.203045 2341.252686 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.171326    0.001592 2341.254395 ^ io_north_out[10] (out)
                                           2341.254395   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.254395   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.496094   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.009576    0.056250    6.358505 2341.039062 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.056250    0.000227 2341.039307 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.170515    0.201680 2341.240967 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.170587    0.001592 2341.242432 ^ io_north_out[8] (out)
                                           2341.242432   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.242432   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.507812   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.015197    0.079819    6.323944 2341.004395 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.079819    0.000227 2341.004639 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.171279    0.210775 2341.215332 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.171352    0.001592 2341.217041 ^ io_north_out[11] (out)
                                           2341.217041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.217041   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.533203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.012106    0.066179    6.314167 2340.994629 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.066179    0.000227 2340.994873 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.171990    0.206455 2341.201416 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.172065    0.001592 2341.202881 ^ io_north_out[9] (out)
                                           2341.202881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.202881   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.546875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.010404    0.058795    6.132041 2340.812500 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.058795    0.000227 2340.812744 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.170716    0.202817 2341.015625 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.170789    0.001592 2341.017090 ^ io_north_out[2] (out)
                                           2341.017090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.017090   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.732910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.007268    0.053680    6.128403 2340.808838 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.053680    0.000227 2340.809082 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.170008    0.200316 2341.009521 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.170083    0.001592 2341.010986 ^ io_west_out[24] (out)
                                           2341.010986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.010986   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.738770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.009071    0.058118    6.028586 2340.708984 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.058118    0.000227 2340.709229 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169944    0.201908 2340.911133 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.170019    0.001592 2340.912842 ^ io_west_out[18] (out)
                                           2340.912842   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.912842   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.836914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.009229    0.060116    6.024948 2340.705322 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.060116    0.000227 2340.705566 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034212    0.170063    0.202817 2340.908447 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.170138    0.001592 2340.910156 ^ io_west_out[25] (out)
                                           2340.910156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.910156   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.839844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.016330    0.086516    5.999709 2340.680176 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.086516    0.000227 2340.680420 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.170291    0.212367 2340.892822 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.170366    0.001592 2340.894287 ^ io_west_out[26] (out)
                                           2340.894287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.894287   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.855957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.014154    0.076864    6.003120 2340.683594 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.076864    0.000227 2340.683838 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034127    0.169860    0.208729 2340.892578 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.169935    0.001592 2340.894043 ^ io_west_out[27] (out)
                                           2340.894043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.894043   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.855957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.008763    0.035739    2.272372 2336.952881 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.035739    0.000227 2336.953125 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.090172    0.175532 2337.128662 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.090206    0.001592 2337.130127 v io_north_out[7] (out)
                                           2337.130127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.130127   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.619629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.540283 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.540283 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.680420 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.680420 v cell2/CBeast_in[7] (fpgacell)
     1    0.011334    0.042573    1.705757 2336.386230 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.042573    0.000227 2336.386475 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.089814    0.178034 2336.564453 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.089852    0.001592 2336.566162 v io_west_out[23] (out)
                                           2336.566162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.566162   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.184082   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009890    0.038294    8.566076 2315.255127 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.038294    0.000227 2315.255371 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.090151    0.176669 2315.431885 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.090185    0.001592 2315.433594 v io_north_out[3] (out)
                                           2315.433594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.433594   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.316406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011720    0.064608    8.502412 2315.191406 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.064608    0.000227 2315.191650 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034627    0.172019    0.205773 2315.397461 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.172093    0.001592 2315.398926 ^ io_north_out[0] (out)
                                           2315.398926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.398926   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.351074   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008082    0.035415    5.735956 2312.424805 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.035415    0.000227 2312.425049 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.089840    0.175078 2312.600098 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.089878    0.001592 2312.601807 v io_west_out[19] (out)
                                           2312.601807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.601807   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.148438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.356689 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.356689 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.374268 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.374756 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.271240 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.271240 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.137207 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.137207 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.726074 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.726562 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.242676 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.242676 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.688965 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.688965 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006819    0.044398    1.463377 2308.152344 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044398    0.000227 2308.152588 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034346    0.170720    0.197133 2308.349609 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.170746    0.001819 2308.351562 ^ io_west_out[16] (out)
                                           2308.351562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.351562   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.398926   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.015528    0.082989    1.544549 2290.035156 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.082989    0.000455 2290.035645 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.169796    0.211003 2290.246582 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.169868    0.001592 2290.248291 ^ io_west_out[11] (out)
                                           2290.248291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.248291   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.501953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.597412 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.597412 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.722900 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.723145 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.584473 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.584473 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.533691 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.533691 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.156982 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.157471 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.490723 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.490723 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006167    0.041985    1.434273 2289.924805 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041985    0.000227 2289.925049 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170776    0.196451 2290.121582 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.170797    0.001592 2290.123291 ^ io_south_out[11] (out)
                                           2290.123291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.123291   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.626953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016927    0.089189    1.527269 2265.175537 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.089189    0.000227 2265.175781 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033990    0.169274    0.212822 2265.388672 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.169345    0.001592 2265.390137 ^ io_west_out[10] (out)
                                           2265.390137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.390137   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.359863   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.276855 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.276855 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.217041 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.217529 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2245.042969 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2245.042969 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.783447 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.783447 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.178711 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.179199 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.648193 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.648193 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006526    0.042644    1.383341 2265.031494 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.042644    0.000227 2265.031738 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171109    0.196906 2265.228760 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.171131    0.001592 2265.230225 ^ io_south_out[10] (out)
                                           2265.230225   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.230225   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.520020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.009655    0.061818    1.597300 2241.133789 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.061818    0.000227 2241.134033 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.170055    0.203272 2241.337158 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.170129    0.001592 2241.338867 ^ io_west_out[9] (out)
                                           2241.338867   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.338867   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.411133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.231445 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.231445 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.386475 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.386963 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.350586 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.350586 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.286133 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.286133 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.991455 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.991699 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.536377 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.536377 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006067    0.040782    1.315812 2240.852295 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.040782    0.000227 2240.852539 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171112    0.196223 2241.048584 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.171134    0.001592 2241.050293 ^ io_south_out[9] (out)
                                           2241.050293   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.050293   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.699707   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008241    0.057360    1.741228 2216.036865 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.057360    0.000455 2216.037354 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.169940    0.201680 2216.239014 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.170015    0.001592 2216.240723 ^ io_west_out[8] (out)
                                           2216.240723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.240723   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.509766   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.117432 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.117432 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.295654 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.295654 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006947    0.047160    1.525223 2215.820801 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.047160    0.000227 2215.821045 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.170717    0.198497 2216.019531 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.170788    0.001592 2216.021240 ^ io_south_out[8] (out)
                                           2216.021240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.021240   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.729004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.009726    0.060774    6.030859 2203.011475 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.060774    0.000227 2203.011719 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034127    0.169673    0.202590 2203.214355 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.169747    0.001592 2203.216064 ^ io_west_out[2] (out)
                                           2203.216064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.216064   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.534180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.006967    0.043826    5.718448 2202.699219 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.043826    0.000227 2202.699463 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171107    0.197360 2202.896729 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.171129    0.001592 2202.898438 ^ io_south_out[2] (out)
                                           2202.898438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2202.898438   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.852051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.012068    0.043304    1.707804 2198.688477 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.043304    0.000227 2198.688721 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.089810    0.178488 2198.867188 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.089848    0.001592 2198.868896 v io_west_out[7] (out)
                                           2198.868896   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.868896   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.880859   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.190918 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.190918 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.193115 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.193359 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.537598 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.537598 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.426514 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.426514 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.688477 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.688965 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.980713 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.980713 v cell0/CBeast_in[7] (fpgacell)
     1    0.006345    0.030656    1.539320 2198.520020 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.030656    0.000227 2198.520264 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090363    0.173486 2198.693848 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.090396    0.001592 2198.695312 v io_south_out[7] (out)
                                           2198.695312   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.695312   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.054688   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008643    0.036622    5.737547 2168.923096 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.036622    0.000227 2168.923340 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.089857    0.175532 2169.098877 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.089895    0.001592 2169.100342 v io_west_out[3] (out)
                                           2169.100342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.100342   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.649902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007166    0.032296    5.596121 2168.781494 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.032296    0.000227 2168.781738 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.090351    0.174168 2168.956055 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.090385    0.001592 2168.957520 v io_south_out[3] (out)
                                           2168.957520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.957520   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.792480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007049    0.045381    1.464059 2164.649414 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.045381    0.000227 2164.649658 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034200    0.170031    0.197133 2164.846924 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.170056    0.001592 2164.848389 ^ io_west_out[0] (out)
                                           2164.848389   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.848389   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.901855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.185547 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.185547 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006113    0.040337    1.377430 2164.562988 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040337    0.000227 2164.563232 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171113    0.195996 2164.759033 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.171135    0.001592 2164.760742 ^ io_south_out[0] (out)
                                           2164.760742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.760742   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.989258   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.004012    0.025000    0.014552 2000.014648 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.025002    0.000000 2000.014648 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.149085    0.147338 2000.161987 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.149090    0.000682 2000.162598 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.591919 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.592651 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.356567 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.356567 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.817627 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.818359 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.867310 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.867554 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.621948 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.621948 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2045.004150 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2045.004761 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.622314 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.622314 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.406250 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.406494 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.639404 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.639893 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.454346 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.454590 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.750244 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.750977 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.552734 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.552979 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.845947 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.846436 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.572510 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.572998 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.336670 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.336914 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.166992 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.167480 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.733643 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.733887 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.578613 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.578857 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.313721 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.313965 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.973145 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.973633 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.767822 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.768066 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.628662 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.628662 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005947    0.039644    1.465651 2163.094238 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.039644    0.000227 2163.094482 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.171114    0.195769 2163.290283 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.171136    0.001592 2163.291992 ^ io_south_out[16] (out)
                                           2163.291992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.291992   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.458008   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023620    0.111569    0.077989    0.077989 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000    0.077989 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179094    0.257083 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.002096    0.259179 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202422    0.461601 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125063    0.008305    0.469906 ^ cell3/clk (fpgacell)
     3    0.089586    0.430450    2.041806    2.511713 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.430889    0.012359    2.524071 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.120782    0.581382    0.552487    3.076559 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.585026    0.037602    3.114161 ^ config_data_out (out)
                                              3.114161   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.114161   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.635742   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012434    0.062158    0.042064 2000.042114 ^ config_en (in)
                                                         config_en (net)
                      0.062164    0.000000 2000.042114 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129776    0.155070    0.177351 2000.219482 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.156025    0.010232 2000.229736 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.203622    0.234725    0.218279 2000.447998 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.276409    0.075943 2000.523926 ^ cell0/config_en (fpgacell)
                                           2000.523926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.011823 10000.269531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212822 10000.482422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168461    0.021828 10000.503906 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                 -2.286230 9997.967773   library setup time
                                           9997.967773   data required time
---------------------------------------------------------------------------------------------
                                           9997.967773   data required time
                                           -2000.523926   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.443848   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012434    0.062158    0.042064 2000.042114 ^ config_en (in)
                                                         config_en (net)
                      0.062164    0.000000 2000.042114 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129776    0.155070    0.177351 2000.219482 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.156025    0.010232 2000.229736 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.203622    0.234725    0.218279 2000.447998 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.264083    0.062755 2000.510742 ^ cell1/config_en (fpgacell)
                                           2000.510742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.011823 10000.269531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212822 10000.482422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181741    0.040927 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.272461   clock uncertainty
                                  0.000000 10000.272461   clock reconvergence pessimism
                                 -2.286230 9997.986328   library setup time
                                           9997.986328   data required time
---------------------------------------------------------------------------------------------
                                           9997.986328   data required time
                                           -2000.510742   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.475586   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012434    0.062158    0.042064 2000.042114 ^ config_en (in)
                                                         config_en (net)
                      0.062164    0.000000 2000.042114 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129776    0.155070    0.177351 2000.219482 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.162730    0.027057 2000.246582 ^ cell2/config_en (fpgacell)
                                           2000.246582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.001819 10000.258789 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202817 10000.461914 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125572    0.010004 10000.471680 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.221680   clock uncertainty
                                  0.000000 10000.221680   clock reconvergence pessimism
                                 -2.286230 9997.935547   library setup time
                                           9997.935547   data required time
---------------------------------------------------------------------------------------------
                                           9997.935547   data required time
                                           -2000.246582   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.688965   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012434    0.062158    0.042064 2000.042114 ^ config_en (in)
                                                         config_en (net)
                      0.062164    0.000000 2000.042114 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129776    0.155070    0.177351 2000.219482 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.156518    0.012278 2000.231689 ^ cell3/config_en (fpgacell)
                                           2000.231689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.001819 10000.258789 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202817 10000.461914 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125063    0.008185 10000.470703 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.219727   clock uncertainty
                                  0.000000 10000.219727   clock reconvergence pessimism
                                 -2.286230 9997.933594   library setup time
                                           9997.933594   data required time
---------------------------------------------------------------------------------------------
                                           9997.933594   data required time
                                           -2000.231689   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.702148   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011575    0.058493    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058500    0.000000 2000.039429 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122409    0.147082    0.170758 2000.210205 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.148512    0.011823 2000.221924 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.193848    0.223671    0.211912 2000.433838 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.264355    0.072987 2000.506836 ^ cell0/nrst (fpgacell)
                                           2000.506836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.011823 10000.269531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212822 10000.482422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168461    0.021828 10000.503906 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                 -1.362410 9998.891602   library setup time
                                           9998.891602   data required time
---------------------------------------------------------------------------------------------
                                           9998.891602   data required time
                                           -2000.506836   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.384277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011575    0.058493    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058500    0.000000 2000.039429 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122409    0.147082    0.170758 2000.210205 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.148512    0.011823 2000.221924 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.193848    0.223671    0.211912 2000.433838 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.254729    0.062983 2000.496826 ^ cell1/nrst (fpgacell)
                                           2000.496826   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.011823 10000.269531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212822 10000.482422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181741    0.040927 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.272461   clock uncertainty
                                  0.000000 10000.272461   clock reconvergence pessimism
                                 -1.362410 9998.910156   library setup time
                                           9998.910156   data required time
---------------------------------------------------------------------------------------------
                                           9998.910156   data required time
                                           -2000.496826   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.413086   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011575    0.058493    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058500    0.000000 2000.039429 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122409    0.147082    0.170758 2000.210205 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.154540    0.025921 2000.236084 ^ cell2/nrst (fpgacell)
                                           2000.236084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.001819 10000.258789 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202817 10000.461914 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125572    0.010004 10000.471680 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.221680   clock uncertainty
                                  0.000000 10000.221680   clock reconvergence pessimism
                                 -1.362410 9998.859375   library setup time
                                           9998.859375   data required time
---------------------------------------------------------------------------------------------
                                           9998.859375   data required time
                                           -2000.236084   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.623047   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011575    0.058493    0.039336 2000.039429 ^ nrst (in)
                                                         nrst (net)
                      0.058500    0.000000 2000.039429 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122409    0.147082    0.170758 2000.210205 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.148577    0.012051 2000.222168 ^ cell3/nrst (fpgacell)
                                           2000.222168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.001819 10000.258789 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202817 10000.461914 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125063    0.008185 10000.470703 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.219727   clock uncertainty
                                  0.000000 10000.219727   clock reconvergence pessimism
                                 -1.362410 9998.857422   library setup time
                                           9998.857422   data required time
---------------------------------------------------------------------------------------------
                                           9998.857422   data required time
                                           -2000.222168   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.635254   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003753    0.010828    0.006139 2000.006226 v config_data_in (in)
                                                         config_data_in (net)
                      0.010831    0.000000 2000.006226 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042494    0.095792    0.177124 2000.183350 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.096287    0.005457 2000.188721 v cell0/config_data_in (fpgacell)
                                           2000.188721   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.011823 10000.269531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212822 10000.482422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168461    0.021828 10000.503906 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.253906   clock uncertainty
                                  0.000000 10000.253906   clock reconvergence pessimism
                                  0.146400 10000.400391   library setup time
                                           10000.400391   data required time
---------------------------------------------------------------------------------------------
                                           10000.400391   data required time
                                           -2000.188721   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.211426   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023620    0.111569    0.077989    0.077989 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000    0.077989 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179094    0.257083 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.012386    0.269469 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212654    0.482124 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181741    0.041112    0.523236 ^ cell1/clk (fpgacell)
     3    0.152545    0.735067    2.204628    2.727864 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.748209    0.077353    2.805217 ^ cell2/config_data_in (fpgacell)
                                              2.805217   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.001819 10000.258789 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202817 10000.461914 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125572    0.010004 10000.471680 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.221680   clock uncertainty
                                  0.000000 10000.221680   clock reconvergence pessimism
                                  0.295790 10000.517578   library setup time
                                           10000.517578   data required time
---------------------------------------------------------------------------------------------
                                           10000.517578   data required time
                                             -2.805217   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.712891   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023620    0.111569    0.077989    0.077989 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000    0.077989 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179094    0.257083 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.012386    0.269469 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212654    0.482124 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.168461    0.021318    0.503442 ^ cell0/clk (fpgacell)
     3    0.123194    0.593092    2.131922    2.635364 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.598292    0.046910    2.682274 ^ cell1/config_data_in (fpgacell)
                                              2.682274   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.084355    0.011823 10000.269531 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151548    0.163993    0.212822 10000.482422 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.181741    0.040927 10000.523438 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.272461   clock uncertainty
                                  0.000000 10000.272461   clock reconvergence pessimism
                                  0.295790 10000.568359   library setup time
                                           10000.568359   data required time
---------------------------------------------------------------------------------------------
                                           10000.568359   data required time
                                             -2.682274   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.886719   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023620    0.111569    0.077989    0.077989 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000    0.077989 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179094    0.257083 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.002096    0.259179 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202422    0.461601 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125572    0.010401    0.472002 ^ cell2/clk (fpgacell)
     3    0.094241    0.453779    2.044621    2.516623 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.457618    0.035535    2.552159 ^ cell3/config_data_in (fpgacell)
                                              2.552159   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023620    0.111569    0.078217 10000.078125 ^ clk (in)
                                                         clk (net)
                      0.111640    0.000000 10000.078125 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062843    0.081243    0.179170 10000.257812 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.081322    0.001819 10000.258789 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110389    0.124187    0.202817 10000.461914 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.125063    0.008185 10000.470703 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.219727   clock uncertainty
                                  0.000000 10000.219727   clock reconvergence pessimism
                                  0.295790 10000.515625   library setup time
                                           10000.515625   data required time
---------------------------------------------------------------------------------------------
                                           10000.515625   data required time
                                             -2.552159   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.963867   slack (MET)



