INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/shiji/Documents/sv-repo/sv-repo.srcs/sim_1/new/tb_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_reg
