- [入门](https://github.com/freechipsproject/chisel-bootcamp)
  - [chisel 项目模板](https://github.com/freechipsproject/chisel-template)
  - https://stackoverflow.com/questions/53414115/how-to-import-getverilog-function-from-the-bootcamp-examples
[实战](https://github.com/ucb-bar/chisel-tutorial)
1. [Chisel Document](https://chisel.eecs.berkeley.edu/documentation.html)
> include a Chinese document
2. [Chisel api](https://chisel.eecs.berkeley.edu/api/latest/index.html)

https://github.com/d0iasm/rvemu : 模拟器，可以同时在浏览器和终端中运行(浏览器中运行！！！！
https://marz.utk.edu/my-courses/cosc230/book/example-risc-v-assembly-programs/ : 汇编教程

## CS152

## 问题
- scala 中 := 和 = 是什么区别?

# 通过 Boom 彻底理解乱序多发射 CPU
- 重命名到底的工作流程
- 如何处理精确异常的?
- register remapping
- unified physical register file ?
