{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 05 16:21:18 2023 " "Info: Processing started: Tue Dec 05 16:21:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off kalkulator -c kalkulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "kalkulator EP4CE6E22C8 " "Info: Selected device EP4CE6E22C8 for design \"kalkulator\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info: Device EP4CE10E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info: Device EP4CE15E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info: Device EP4CE22E22C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg\|ss\[0\]\|combout " "Warning: Node \"sevenseg\|ss\[0\]\|combout\" is a latch" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg\|ss\[1\]\|combout " "Warning: Node \"sevenseg\|ss\[1\]\|combout\" is a latch" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg\|ss\[2\]\|combout " "Warning: Node \"sevenseg\|ss\[2\]\|combout\" is a latch" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg\|ss\[3\]\|combout " "Warning: Node \"sevenseg\|ss\[3\]\|combout\" is a latch" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg\|ss\[4\]\|combout " "Warning: Node \"sevenseg\|ss\[4\]\|combout\" is a latch" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "sevenseg\|ss\[6\]\|combout " "Warning: Node \"sevenseg\|ss\[6\]\|combout\" is a latch" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "kalkulator.sdc " "Info: Reading SDC File: 'kalkulator.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name my_uart_top:UART\|my_uart_tx:transmitter\|sent_x my_uart_top:UART\|my_uart_tx:transmitter\|sent_x " "Info: create_clock -period 1.000 -name my_uart_top:UART\|my_uart_tx:transmitter\|sent_x my_uart_top:UART\|my_uart_tx:transmitter\|sent_x" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCKDIV:kalkuclock\|div_cek CLOCKDIV:kalkuclock\|div_cek " "Info: create_clock -period 1.000 -name CLOCKDIV:kalkuclock\|div_cek CLOCKDIV:kalkuclock\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info: create_clock -period 1.000 -name kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sev_seg:sevenseg\|used_selector\[0\] sev_seg:sevenseg\|used_selector\[0\] " "Info: create_clock -period 1.000 -name sev_seg:sevenseg\|used_selector\[0\] sev_seg:sevenseg\|used_selector\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "clk " "Warning: Overwriting existing clock: clk" {  } {  } 0 0 "Overwriting existing clock: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{sev_seg:sevenseg\|used_selector\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{my_uart_top:UART\|my_uart_tx:transmitter\|sent_x\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{CLOCKDIV:kalkuclock\|div_cek\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Info: Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "Info:   20.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 CLOCKDIV:kalkuclock\|div_cek " "Info:    1.000 CLOCKDIV:kalkuclock\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|fsm:fsmControl\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|adder:ADD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|adder:ADD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|adder:ADD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:out_GCD\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " "Info:    1.000 kalkulator_top_level:KALKULATOR\|kalkulatorKPK:kpk\|kpk:proc3\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 my_uart_top:UART\|my_uart_tx:transmitter\|sent_x " "Info:    1.000 my_uart_top:UART\|my_uart_tx:transmitter\|sent_x" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 sev_seg:sevenseg\|used_selector\[0\] " "Info:    1.000 sev_seg:sevenseg\|used_selector\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[2\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[2\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 465 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[3\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[3\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 464 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[4\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[4\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 468 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[5\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[5\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 469 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[6\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[6\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 470 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[7\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[7\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 471 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[8\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[8\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 472 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[9\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[9\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 473 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[10\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[10\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 474 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sev_seg:sevenseg\|used_selector\[11\] " "Info: Destination node sev_seg:sevenseg\|used_selector\[11\]" {  } { { "sev_seg.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/sev_seg.vhd" 70 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sev_seg:sevenseg|used_selector[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 475 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "uart.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/uart.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8184 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCKDIV:kalkuclock\|div_cek  " "Info: Automatically promoted node CLOCKDIV:kalkuclock\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CLOCKDIV:kalkuclock\|div_cek~0 " "Info: Destination node CLOCKDIV:kalkuclock\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:kalkuclock|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 4893 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCKDIV:kalkuclock|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 963 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_uart_top:UART\|my_uart_tx:transmitter\|sent_x  " "Info: Automatically promoted node my_uart_top:UART\|my_uart_tx:transmitter\|sent_x " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "my_uart_top:UART\|my_uart_tx:transmitter\|sent_x~2 " "Info: Destination node my_uart_top:UART\|my_uart_tx:transmitter\|sent_x~2" {  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_uart_top:UART|my_uart_tx:transmitter|sent_x~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 4771 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "UARTComponent/my_uart_tx.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/UARTComponent/my_uart_tx.vhd" 85 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { my_uart_top:UART|my_uart_tx:transmitter|sent_x } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 410 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:X_REG\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc1|regis:X_REG|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8161 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc1|regis:X_REG|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 3055 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8162 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc1|regis:Y_REG|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 3021 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc1\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc1|subtractor:SUB|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8170 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc1|subtractor:SUB|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 3020 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:X_REG\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc2|regis:X_REG|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8159 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc2|regis:X_REG|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 2703 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|regis:Y_REG\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc2|regis:Y_REG|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8160 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc2|regis:Y_REG|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 2669 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc2\|subtractor:SUB\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc2|subtractor:SUB|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8169 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc2|subtractor:SUB|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 2628 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek  " "Info: Automatically promoted node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek~0 " "Info: Destination node kalkulator_top_level:KALKULATOR\|kalkulatorFPB:fpb\|fpb:proc3\|regis:X_REG\|CLOCKDIV:clockX\|div_cek~0" {  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc3|regis:X_REG|CLOCKDIV:clockX|div_cek~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 8150 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "CLOCKDIV.vhd" "" { Text "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/CLOCKDIV.vhd" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { kalkulator_top_level:KALKULATOR|kalkulatorFPB:fpb|fpb:proc3|regis:X_REG|CLOCKDIV:clockX|div_cek } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/SISDIG/TUBES/FINISH_yg_ke_2/Finish3/" 0 { } { { 0 { 0 ""} 0 2308 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Info: Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Info: Average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Info: Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE6E22C8 " "Warning: Timing characteristics of device EP4CE6E22C8 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 05 16:21:55 2023 " "Info: Processing ended: Tue Dec 05 16:21:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
