<!doctype html>

<html lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <link rel="stylesheet" type="text/css" href="..\..\css\style.css">
</head>

<body>
<div class="bold">
    <p class="center">DIGITAL LOGIC<br>EX 502</p>
    <p>Lecture&nbsp;&nbsp;&nbsp;: 3 <br>Tutorial&nbsp;&nbsp;&nbsp;: 0 <br>Practical&nbsp;: 3</p>
</div>

<p><strong>Course Objective:</strong></p>
<p>To introduce basic principles of digital logic design, its implementation and applications.</p>

<div class="list">
    <ol>
        <li>Introduction <br><span class="colour">(3 hours)</span>
            <ol>
                <li>Definitions for Digital Signals</li>
                <li>Digital Waveforms</li>
                <li>Digital Logic</li>
                <li>Moving and Storing Digital Information</li>
                <li>Digital Operations</li>
                <li>Digital Computer</li>
                <li>Digital Integrated Circuits</li>
                <li>Digital IC Signal Levels</li>
                <li>Clock wave form</li>
                <li>Coding
                    <ol>
                        <li>ASCII Code</li>
                        <li>BCD</li>
                        <li>The Excess &ndash; 3 Code</li>
                        <li>The Gray Code</li>
                    </ol>
                </li>
            </ol>
        </li>
        <li>Digital Logic <br><span class="colour">(1 hours)</span>
            <ol>
                <li>The Basic Gates &ndash; NOT, OR, AND</li>
                <li>Universal Logic Gates &ndash; NOR, NAND</li>
                <li>AND-OR-INVERT Gates</li>
                <li>Positive and Negative Logic</li>
                <li>Introduction to HDL</li>
            </ol>
        </li>
        <li>Combinational Logic Circuits <br><span class="colour">(5 hours)</span>
            <ol>
                <li>Boolean Laws and Theorems</li>
                <li>Sum-of-Products Method</li>
                <li>Truth Table to Karnaugh Map</li>
                <li>Pairs, Quads, and Octets</li>
                <li>Karnaugh Simplifications</li>
                <li>Don&rsquo;t Care Conditions</li>
                <li>Product-of-Sums Method</li>
                <li>Product-of-Sums Simplification</li>
                <li>Hazards and Hazard Covers</li>
                <li>HDL Implementation Models</li>
            </ol>
        </li>
        <li>Data Processing Circuits <br><span class="colour">(5 hours)</span>
            <ol>
                <li>Multiplexetures</li>
                <li>Demultiplexetures</li>
                <li>Decoder</li>
                <li>BCD-to-Decimal Decoders</li>
                <li>Seven-Segment Decoders</li>
                <li>Encoder</li>
                <li>Exclusive-OR Gates</li>
                <li>Parity Generators and Checkers</li>
                <li>Magnitude Comparator</li>
                <li>Read-Only Memory</li>
                <li>Programmable Array Logic</li>
                <li>Programmable Logic Arrays</li>
                <li>Troubleshooting with a Logic Probe</li>
                <li>HDL Implementation of Data Processing Circuits</li>
            </ol>
        </li>
        <li>Arithmetic Circuits <br><span class="colour">(5 hours)</span>
            <ol>
                <li>Binary Addition</li>
                <li>Binary Subtraction</li>
                <li>Unsigned Binary Numbers</li>
                <li>Sign-Magnitude Numbers</li>
                <li>2&rsquo;s Complement Representation</li>
                <li>2&rsquo;s Complement Arithmetic</li>
                <li>Arithmetic Building Blocks</li>
                <li>The Adder-Subtracter</li>
                <li>Fast Adder</li>
                <li>Arithmetic Logic Unit</li>
                <li>Binary Multiplication and Division</li>
                <li>Arithmetic Circuits Using HDL</li>
            </ol>
        </li>
        <li>Flip Flops <br><span class="colour">(5 hours)</span>
            <ol>
                <li>RS Flip-Flops</li>
                <li>Gated Flip-Flops</li>
                <li>Edge-Triggered RS Flip-Flops</li>
                <li>Egde Triggered D Flip-Flops</li>
                <li>Egde Triggered J K Flip-Flops</li>
                <li>Flip-Flop Timing</li>
                <li>J K Mater- Slave Flip-Flops</li>
                <li>Switch Contacts Bounds Circuits</li>
                <li>Varius Representation of Flip-Flops</li>
                <li>Analysis of Sequencial Circuits</li>
            </ol>
        </li>
        <li>Registers <br><span class="colour">(2 hours)</span>
            <ol>
                <li>Types of Registers</li>
                <li>Serial In &ndash; Serial Out</li>
                <li>Serial In &ndash; Parallel Out</li>
                <li>Parallel In &ndash; Serial Out</li>
                <li>Parallel In &ndash; Parallel Out</li>
                <li>Applications of Shift Registers</li>
            </ol>
        </li>
        <li>Counters <br><span class="colour">(5 hours)</span>
            <ol>
                <li>Asynchronous Counters</li>
                <li>Decoding Gates</li>
                <li>Synchronous Counters</li>
                <li>Changing the Counter Modulus</li>
                <li>Decade Counters</li>
                <li>Presettable Counters</li>
                <li>Counter Design as a Synthesis Problem</li>
                <li>A Digital Clock</li>
            </ol>
        </li>
        <li>Sequential Machines <br><span class="colour">(8 hours)</span>
            <ol>
                <li>Synchronous machines
                    <ol>
                        <li>Clock driven models and state diagrams</li>
                        <li>Transition tables, Redundant states</li>
                        <li>Binary assignment</li>
                        <li>Use of flip-flops in realizing the models</li>
                    </ol>
                </li>
                <li>Asynchronous machines
                    <ol>
                        <li>Hazards in asynchronous system and use of redundant branch</li>
                        <li>Allowable transitions</li>
                        <li>Flow tables and merger diagrams</li>
                        <li>Excitation maps and realization of the models</li>
                    </ol>
                </li>
            </ol>
        </li>
        <li>Digital Integrate Circuits <br><span class="colour">(4 hours)</span>
            <ol>
                <li>Switching Circuits</li>
                <li>7400 TTL</li>
                <li>TTL parameters</li>
                <li>TTL Overvew</li>
                <li>Open Collecter Gates</li>
                <li>Three-state TTL Devices</li>
                <li>External Drive for TTL Lods</li>
                <li>TTL Driving External Loads</li>
                <li>74C00 CMOS</li>
                <li>CMOS Characteristics</li>
                <li>TTL- to &ndash;CMOS Interface</li>
                <li>CMOS- to- TTL Interface</li>
            </ol>
        </li>
        <li>Applications <br><span class="colour">(2 hours)</span>
            <ol>
                <li>Multiplexing Displays</li>
                <li>Frequency Counters</li>
                <li>Time Measurement</li>
            </ol>
        </li>
    </ol>
</div>

<p><strong>Practical:</strong></p>
<ol>
    <li>DeMorgan&rsquo;s law and it&rsquo;s familiarization with NAND and NOR gates</li>
    <li>Encoder, Decoder, and Multiplexer</li>
    <li>Familiarization with Binary Addition and Subtraction</li>
    <li>Construction of true complement generator</li>
    <li>Latches, RS, Master-Slave and T type flip flops</li>
    <li>D and JK type flip flops</li>
    <li>Ripple Counter, Synchronous counter</li>
    <li>Familiarization with computer package for logic circuit design</li>
    <li>Design digital circuits using hardware and software tools</li>
    <li>Use of PLAs and PLDs</li>
</ol>
<p><strong>References:</strong></p>
<ol>
    <li>Donald P. Leach, Albert Paul Malvino and Goutam Saha, &ldquo; Digital Principles and Applications&rdquo; Tata
        McGraw-Hill
    </li>
    <li>David J Comer &ldquo;Digital Logic And State Machine Design&rdquo; 3rd edition, Oxfored University Press</li>
    <li>William I. Fletcher &ldquo;An Engineering Approach to Digital Design&rdquo; Prentice Hall of India, New Delhi
    </li>
    <li>William H. Gothmann, &ldquo;Digital Electronics, An Introduction to Theory and Practice&rdquo;</li>
</ol>

<p><strong>Evaluation Scheme:</strong></p>
<p>The questions will cover all the chapters in the syllabus. The evaluation scheme will be as indicated in the table below:</p>
<table>
    <tbody>
    <tr>
        <td><strong>Chapter</strong></td>
        <td><strong>Hours</strong></td>
        <td><strong>Marks Distribution*</strong></td>
    </tr>
    <tr>
        <td>1</td>
        <td>3</td>
        <td>6</td>
    </tr>
    <tr>
        <td>2</td>
        <td>1</td>
        <td>4</td>
    </tr>
    <tr>
        <td>3</td>
        <td>5</td>
        <td>8</td>
    </tr>
    <tr>
        <td>4</td>
        <td>5</td>
        <td>10</td>
    </tr>
    <tr>
        <td>5</td>
        <td>5</td>
        <td>8</td>
    </tr>
    <tr>
        <td>6</td>
        <td>5</td>
        <td>8</td>
    </tr>
    <tr>
        <td>7</td>
        <td>2</td>
        <td>4</td>
    </tr>
    <tr>
        <td>8</td>
        <td>5</td>
        <td>8</td>
    </tr>
    <tr>
        <td>9</td>
        <td>8</td>
        <td>12</td>
    </tr>
    <tr>
        <td>10</td>
        <td>4</td>
        <td>8</td>
    </tr>
    <tr>
        <td>11</td>
        <td>2</td>
        <td>4</td>
    </tr>
    <tr>
        <td><strong>Total</strong></td>
        <td><strong>45</strong></td>
        <td><strong>80</strong></td>
    </tr>
    </tbody>
</table>
<p>*There could be minor deviation in mark distribution.</p>

</body>
</html>