ARM GAS  /tmp/cckjOXqM.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_biquad_cascade_df1_init_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_biquad_cascade_df1_init_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_biquad_cascade_df1_init_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_biquad_cascade_df1_init_q15:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 "./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c"
   1:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /* ----------------------------------------------------------------------
   2:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Project:      CMSIS DSP Library
   3:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Title:        arm_biquad_cascade_df1_init_q15.c
   4:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Description:  Q15 Biquad cascade DirectFormI(DF1) filter initialization function
   5:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
   6:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * $Date:        18. March 2019
   7:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * $Revision:    V1.6.0
   8:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
   9:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Target Processor: Cortex-M cores
  10:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * -------------------------------------------------------------------- */
  11:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /*
  12:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  14:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  16:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * not use this file except in compliance with the License.
  18:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * You may obtain a copy of the License at
  19:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  20:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  22:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * See the License for the specific language governing permissions and
  26:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * limitations under the License.
  27:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  28:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  29:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** #include "arm_math.h"
ARM GAS  /tmp/cckjOXqM.s 			page 2


  30:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  31:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /**
  32:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @ingroup groupFilters
  33:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  34:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  35:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /**
  36:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @addtogroup BiquadCascadeDF1
  37:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @{
  38:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  39:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  40:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /**
  41:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @brief         Initialization function for the Q15 Biquad cascade filter.
  42:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @param[in,out] S           points to an instance of the Q15 Biquad cascade structure.
  43:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @param[in]     numStages   number of 2nd order stages in the filter.
  44:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @param[in]     pCoeffs     points to the filter coefficients.
  45:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @param[in]     pState      points to the state buffer.
  46:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @param[in]     postShift   Shift to be applied to the accumulator result. Varies according to the
  47:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @return        none
  48:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  49:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @par           Coefficient and State Ordering
  50:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The coefficients are stored in the array <code>pCoeffs</code> in the following o
  51:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   <pre>
  52:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****       {b10, 0, b11, b12, a11, a12, b20, 0, b21, b22, a21, a22, ...}
  53:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   </pre>
  54:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @par
  55:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    where <code>b1x</code> and <code>a1x</code> are the coefficients for the first s
  56:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
  57:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    and so on.  The <code>pCoeffs</code> array contains a total of <code>6*numStages
  58:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The zero coefficient between <code>b1</code> and <code>b2</code> facilities  use
  59:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   @par
  60:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The state variables are stored in the array <code>pState</code>.
  61:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and
  62:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The state variables are arranged in the <code>pState</code> array as:
  63:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   <pre>
  64:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****       {x[n-1], x[n-2], y[n-1], y[n-2]}
  65:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   </pre>
  66:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The 4 state variables for stage 1 are first, then the 4 state variables for stag
  67:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The state array has a total length of <code>4*numStages</code> values.
  68:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****                    The state variables are updated after each block of data is processed; the coeff
  69:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  70:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  71:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** void arm_biquad_cascade_df1_init_q15(
  72:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****         arm_biquad_casd_df1_inst_q15 * S,
  73:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****         uint8_t numStages,
  74:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   const q15_t * pCoeffs,
  75:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****         q15_t * pState,
  76:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****         int8_t postShift)
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** {
  30              		.loc 1 77 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  78:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign filter stages */
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->numStages = numStages;
  34              		.loc 1 79 3 view .LVU1
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign filter stages */
  35              		.loc 1 77 1 is_stmt 0 view .LVU2
ARM GAS  /tmp/cckjOXqM.s 			page 3


  36 0000 70B5     		push	{r4, r5, r6, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 16
  39              		.cfi_offset 4, -16
  40              		.cfi_offset 5, -12
  41              		.cfi_offset 6, -8
  42              		.cfi_offset 14, -4
  77:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign filter stages */
  43              		.loc 1 77 1 view .LVU3
  44 0002 0446     		mov	r4, r0
  45 0004 1646     		mov	r6, r2
  46 0006 9DF91050 		ldrsb	r5, [sp, #16]
  80:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  81:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign postShift to be applied to the output */
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->postShift = postShift;
  83:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  84:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign coefficient pointer */
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->pCoeffs = pCoeffs;
  86:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  87:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Clear state buffer and size is always 4 * numStages */
  88:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(q15_t));
  47              		.loc 1 88 3 view .LVU4
  48 000a CA00     		lsls	r2, r1, #3
  49              	.LVL1:
  79:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  50              		.loc 1 79 16 view .LVU5
  51 000c 0170     		strb	r1, [r0]
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  52              		.loc 1 82 3 is_stmt 1 view .LVU6
  53              		.loc 1 88 3 is_stmt 0 view .LVU7
  54 000e 0021     		movs	r1, #0
  55              	.LVL2:
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  56              		.loc 1 85 14 view .LVU8
  57 0010 8660     		str	r6, [r0, #8]
  58              		.loc 1 88 3 view .LVU9
  59 0012 1846     		mov	r0, r3
  60              	.LVL3:
  82:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  61              		.loc 1 82 16 view .LVU10
  62 0014 2573     		strb	r5, [r4, #12]
  85:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  63              		.loc 1 85 3 is_stmt 1 view .LVU11
  64              		.loc 1 88 3 view .LVU12
  65 0016 FFF7FEFF 		bl	memset
  66              	.LVL4:
  89:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  90:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign state pointer */
  91:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->pState = pState;
  67              		.loc 1 91 3 view .LVU13
  68              		.loc 1 91 13 is_stmt 0 view .LVU14
  69 001a 6060     		str	r0, [r4, #4]
  92:./Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** }
  70              		.loc 1 92 1 view .LVU15
  71 001c 70BD     		pop	{r4, r5, r6, pc}
  72              		.loc 1 92 1 view .LVU16
  73              		.cfi_endproc
ARM GAS  /tmp/cckjOXqM.s 			page 4


  74              	.LFE145:
  76 001e 00BF     		.text
  77              	.Letext0:
  78              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
  79              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
  80              		.file 4 "/usr/include/newlib/sys/_types.h"
  81              		.file 5 "/usr/include/newlib/sys/reent.h"
  82              		.file 6 "/usr/include/newlib/sys/lock.h"
  83              		.file 7 "/usr/include/newlib/math.h"
  84              		.file 8 "./Libraries/CMSIS/DSP/Include/arm_math.h"
  85              		.file 9 "<built-in>"
ARM GAS  /tmp/cckjOXqM.s 			page 5


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_biquad_cascade_df1_init_q15.c
     /tmp/cckjOXqM.s:17     .text.arm_biquad_cascade_df1_init_q15:0000000000000000 $t
     /tmp/cckjOXqM.s:26     .text.arm_biquad_cascade_df1_init_q15:0000000000000000 arm_biquad_cascade_df1_init_q15

UNDEFINED SYMBOLS
memset
