Warning (10268): Verilog HDL information at de10_standard.v(2697): always construct contains both blocking and non-blocking assignments File: C:/Quartus_Projects/DecisionTree_Comb_Unenc_GPIO_UART/Quartus with VGA/de10_standard.v Line: 2697
