Analysis & Synthesis report for DE0_myfirstfpga
Wed Jul 20 09:49:21 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst|dac_read_mode
 11. State Machine - |DE0_myfirstfpga|FT245Comm:comm_inst|comm_state
 12. State Machine - |DE0_myfirstfpga|FT245Comm:comm_inst|command
 13. State Machine - |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst|dac_read_mode
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated
 19. Source assignments for onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated
 20. Parameter Settings for User Entity Instance: altpll_myfirstfpga:dac_pll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: comm_pll:comm_pll|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: onchip_memory:mem0|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: onchip_memory:mem1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: logic_processor:inst
 25. Parameter Settings for User Entity Instance: mux_myfirstfpga:LED_mux|LPM_MUX:LPM_MUX_component
 26. altpll Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jul 20 09:49:20 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; DE0_myfirstfpga                             ;
; Top-level Entity Name              ; DE0_myfirstfpga                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 891                                         ;
;     Total combinational functions  ; 775                                         ;
;     Dedicated logic registers      ; 472                                         ;
; Total registers                    ; 472                                         ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_myfirstfpga    ; DE0_myfirstfpga    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+
; logic_processor.vhd              ; yes             ; User VHDL File                     ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/logic_processor.vhd            ;         ;
; onchip_memory.vhd                ; yes             ; User Wizard-Generated File         ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/onchip_memory.vhd              ;         ;
; FT245_communication.vhd          ; yes             ; User VHDL File                     ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/FT245_communication.vhd        ;         ;
; DE0_myfirstfpga.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf            ;         ;
; altpll_myfirstfpga.vhd           ; yes             ; User Wizard-Generated File         ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd         ;         ;
; mux_myfirstfpga.vhd              ; yes             ; User Wizard-Generated File         ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/mux_myfirstfpga.vhd            ;         ;
; output_to_DAC.vhd                ; yes             ; User VHDL File                     ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/output_to_DAC.vhd              ;         ;
; comm_pll.vhd                     ; yes             ; User Wizard-Generated File         ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/comm_pll.vhd                   ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/altpll_myfirstfpga_altpll.v   ; yes             ; Auto-Generated Megafunction        ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altpll_myfirstfpga_altpll.v ;         ;
; db/comm_pll_altpll.v             ; yes             ; Auto-Generated Megafunction        ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_uvn3.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altsyncram_uvn3.tdf         ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/decode_jsa.tdf              ;         ;
; db/mux_iob.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/mux_iob.tdf                 ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                         ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                        ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                        ;         ;
; db/mux_p7e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/mux_p7e.tdf                 ;         ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 891                                                                                                          ;
;                                             ;                                                                                                              ;
; Total combinational functions               ; 775                                                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                                                              ;
;     -- 4 input functions                    ; 219                                                                                                          ;
;     -- 3 input functions                    ; 335                                                                                                          ;
;     -- <=2 input functions                  ; 221                                                                                                          ;
;                                             ;                                                                                                              ;
; Logic elements by mode                      ;                                                                                                              ;
;     -- normal mode                          ; 536                                                                                                          ;
;     -- arithmetic mode                      ; 239                                                                                                          ;
;                                             ;                                                                                                              ;
; Total registers                             ; 472                                                                                                          ;
;     -- Dedicated logic registers            ; 472                                                                                                          ;
;     -- I/O registers                        ; 0                                                                                                            ;
;                                             ;                                                                                                              ;
; I/O pins                                    ; 54                                                                                                           ;
; Total memory bits                           ; 524288                                                                                                       ;
;                                             ;                                                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                            ;
;                                             ;                                                                                                              ;
; Total PLLs                                  ; 2                                                                                                            ;
;     -- PLLs                                 ; 2                                                                                                            ;
;                                             ;                                                                                                              ;
; Maximum fan-out node                        ; altpll_myfirstfpga:dac_pll|altpll:altpll_component|altpll_myfirstfpga_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 400                                                                                                          ;
; Total fan-out                               ; 5596                                                                                                         ;
; Average fan-out                             ; 3.94                                                                                                         ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name               ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |DE0_myfirstfpga                                    ; 775 (0)           ; 472 (0)      ; 524288      ; 0            ; 0       ; 0         ; 54   ; 0            ; |DE0_myfirstfpga                                                                                                      ; DE0_myfirstfpga           ; work         ;
;    |FT245Comm:comm_inst|                            ; 161 (161)         ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|FT245Comm:comm_inst                                                                                  ; FT245Comm                 ; work         ;
;    |altpll_myfirstfpga:dac_pll|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|altpll_myfirstfpga:dac_pll                                                                           ; altpll_myfirstfpga        ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|altpll_myfirstfpga:dac_pll|altpll:altpll_component                                                   ; altpll                    ; work         ;
;          |altpll_myfirstfpga_altpll:auto_generated| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|altpll_myfirstfpga:dac_pll|altpll:altpll_component|altpll_myfirstfpga_altpll:auto_generated          ; altpll_myfirstfpga_altpll ; work         ;
;    |comm_pll:comm_pll|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|comm_pll:comm_pll                                                                                    ; comm_pll                  ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|comm_pll:comm_pll|altpll:altpll_component                                                            ; altpll                    ; work         ;
;          |comm_pll_altpll:auto_generated|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|comm_pll:comm_pll|altpll:altpll_component|comm_pll_altpll:auto_generated                             ; comm_pll_altpll           ; work         ;
;    |logic_processor:inst|                           ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|logic_processor:inst                                                                                 ; logic_processor           ; work         ;
;    |mux_myfirstfpga:LED_mux|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|mux_myfirstfpga:LED_mux                                                                              ; mux_myfirstfpga           ; work         ;
;       |lpm_mux:LPM_MUX_component|                   ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|mux_myfirstfpga:LED_mux|lpm_mux:LPM_MUX_component                                                    ; lpm_mux                   ; work         ;
;          |mux_p7e:auto_generated|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|mux_myfirstfpga:LED_mux|lpm_mux:LPM_MUX_component|mux_p7e:auto_generated                             ; mux_p7e                   ; work         ;
;    |onchip_memory:mem0|                             ; 18 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem0                                                                                   ; onchip_memory             ; work         ;
;       |altsyncram:altsyncram_component|             ; 18 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component                                                   ; altsyncram                ; work         ;
;          |altsyncram_uvn3:auto_generated|           ; 18 (0)            ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated                    ; altsyncram_uvn3           ; work         ;
;             |decode_jsa:decode2|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|decode_jsa:decode2 ; decode_jsa                ; work         ;
;             |mux_iob:mux3|                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|mux_iob:mux3       ; mux_iob                   ; work         ;
;    |onchip_memory:mem1|                             ; 18 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem1                                                                                   ; onchip_memory             ; work         ;
;       |altsyncram:altsyncram_component|             ; 18 (0)            ; 2 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component                                                   ; altsyncram                ; work         ;
;          |altsyncram_uvn3:auto_generated|           ; 18 (0)            ; 2 (2)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated                    ; altsyncram_uvn3           ; work         ;
;             |decode_jsa:decode2|                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|decode_jsa:decode2 ; decode_jsa                ; work         ;
;             |mux_iob:mux3|                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|mux_iob:mux3       ; mux_iob                   ; work         ;
;    |output_to_12bitDAC:DAC0_inst|                   ; 279 (279)         ; 195 (195)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst                                                                         ; output_to_12bitDAC        ; work         ;
;    |output_to_12bitDAC:DAC1_inst|                   ; 280 (280)         ; 195 (195)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst                                                                         ; output_to_12bitDAC        ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None ;
; onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File        ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+------------------------+
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |DE0_myfirstfpga|comm_pll:comm_pll          ; comm_pll.vhd           ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |DE0_myfirstfpga|altpll_myfirstfpga:dac_pll ; altpll_myfirstfpga.vhd ;
; Altera ; LPM_MUX      ; 16.0    ; N/A          ; N/A          ; |DE0_myfirstfpga|mux_myfirstfpga:LED_mux    ; mux_myfirstfpga.vhd    ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |DE0_myfirstfpga|onchip_memory:mem0         ; onchip_memory.vhd      ;
; Altera ; RAM: 2-PORT  ; 16.0    ; N/A          ; N/A          ; |DE0_myfirstfpga|onchip_memory:mem1         ; onchip_memory.vhd      ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst|dac_read_mode                                                                                               ;
+-----------------------------+--------------------+--------------------+-----------------------+-----------------------------+----------------------+----------------------+
; Name                        ; dac_read_mode.NONE ; dac_read_mode.DONE ; dac_read_mode.READ_dV ; dac_read_mode.READ_dV_float ; dac_read_mode.READ_V ; dac_read_mode.READ_T ;
+-----------------------------+--------------------+--------------------+-----------------------+-----------------------------+----------------------+----------------------+
; dac_read_mode.READ_T        ; 0                  ; 0                  ; 0                     ; 0                           ; 0                    ; 0                    ;
; dac_read_mode.READ_V        ; 0                  ; 0                  ; 0                     ; 0                           ; 1                    ; 1                    ;
; dac_read_mode.READ_dV_float ; 0                  ; 0                  ; 0                     ; 1                           ; 0                    ; 1                    ;
; dac_read_mode.READ_dV       ; 0                  ; 0                  ; 1                     ; 0                           ; 0                    ; 1                    ;
; dac_read_mode.DONE          ; 0                  ; 1                  ; 0                     ; 0                           ; 0                    ; 1                    ;
; dac_read_mode.NONE          ; 1                  ; 0                  ; 0                     ; 0                           ; 0                    ; 1                    ;
+-----------------------------+--------------------+--------------------+-----------------------+-----------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |DE0_myfirstfpga|FT245Comm:comm_inst|comm_state              ;
+--------------------+--------------------+-----------------+------------------+
; Name               ; comm_state.RECEIVE ; comm_state.IDLE ; comm_state.RESET ;
+--------------------+--------------------+-----------------+------------------+
; comm_state.RESET   ; 0                  ; 0               ; 0                ;
; comm_state.IDLE    ; 0                  ; 1               ; 1                ;
; comm_state.RECEIVE ; 1                  ; 0               ; 1                ;
+--------------------+--------------------+-----------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_myfirstfpga|FT245Comm:comm_inst|command                                                                                                 ;
+------------------+------------------+------------------+------------------+----------------+----------------+----------------+----------------+--------------+
; Name             ; command.CHANNEL1 ; command.SETADDR2 ; command.SETADDR1 ; command.WRITE2 ; command.WRITE1 ; command.BURST2 ; command.BURST1 ; command.NONE ;
+------------------+------------------+------------------+------------------+----------------+----------------+----------------+----------------+--------------+
; command.NONE     ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 0            ;
; command.BURST1   ; 0                ; 0                ; 0                ; 0              ; 0              ; 0              ; 1              ; 1            ;
; command.BURST2   ; 0                ; 0                ; 0                ; 0              ; 0              ; 1              ; 0              ; 1            ;
; command.WRITE1   ; 0                ; 0                ; 0                ; 0              ; 1              ; 0              ; 0              ; 1            ;
; command.WRITE2   ; 0                ; 0                ; 0                ; 1              ; 0              ; 0              ; 0              ; 1            ;
; command.SETADDR1 ; 0                ; 0                ; 1                ; 0              ; 0              ; 0              ; 0              ; 1            ;
; command.SETADDR2 ; 0                ; 1                ; 0                ; 0              ; 0              ; 0              ; 0              ; 1            ;
; command.CHANNEL1 ; 1                ; 0                ; 0                ; 0              ; 0              ; 0              ; 0              ; 1            ;
+------------------+------------------+------------------+------------------+----------------+----------------+----------------+----------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst|dac_read_mode                                                                                               ;
+-----------------------------+--------------------+--------------------+-----------------------+-----------------------------+----------------------+----------------------+
; Name                        ; dac_read_mode.NONE ; dac_read_mode.DONE ; dac_read_mode.READ_dV ; dac_read_mode.READ_dV_float ; dac_read_mode.READ_V ; dac_read_mode.READ_T ;
+-----------------------------+--------------------+--------------------+-----------------------+-----------------------------+----------------------+----------------------+
; dac_read_mode.READ_T        ; 0                  ; 0                  ; 0                     ; 0                           ; 0                    ; 0                    ;
; dac_read_mode.READ_V        ; 0                  ; 0                  ; 0                     ; 0                           ; 1                    ; 1                    ;
; dac_read_mode.READ_dV_float ; 0                  ; 0                  ; 0                     ; 1                           ; 0                    ; 1                    ;
; dac_read_mode.READ_dV       ; 0                  ; 0                  ; 1                     ; 0                           ; 0                    ; 1                    ;
; dac_read_mode.DONE          ; 0                  ; 1                  ; 0                     ; 0                           ; 0                    ; 1                    ;
; dac_read_mode.NONE          ; 1                  ; 0                  ; 0                     ; 0                           ; 0                    ; 1                    ;
+-----------------------------+--------------------+--------------------+-----------------------+-----------------------------+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+--------------------------------------------------+--------------------------------------------+
; Register name                                    ; Reason for Removal                         ;
+--------------------------------------------------+--------------------------------------------+
; output_to_12bitDAC:DAC1_inst|dac_out_read[0..15] ; Stuck at GND due to stuck port data_in     ;
; output_to_12bitDAC:DAC0_inst|dac_out_read[0..15] ; Stuck at GND due to stuck port data_in     ;
; FT245Comm:comm_inst|inc_addr                     ; Merged with FT245Comm:comm_inst|chanx_wren ;
; FT245Comm:comm_inst|comm_state.RESET             ; Lost fanout                                ;
; Total Number of Removed Registers = 34           ;                                            ;
+--------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 472   ;
; Number of registers using Synchronous Clear  ; 73    ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 300   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; FT245Comm:comm_inst|comm_rdl           ; 1       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst|count[6]      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst|count[12]     ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst|read_addr[12] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst|read_addr[1]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE0_myfirstfpga|FT245Comm:comm_inst|run_count[1]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst|dac_read_mode ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst|dac_read_mode ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE0_myfirstfpga|output_to_12bitDAC:DAC1_inst|time_dac_i    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE0_myfirstfpga|output_to_12bitDAC:DAC0_inst|time_dac_i    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE0_myfirstfpga|FT245Comm:comm_inst|Selector12             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE0_myfirstfpga|FT245Comm:comm_inst|Selector8              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for onchip_memory:mem1|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll_myfirstfpga:dac_pll|altpll:altpll_component ;
+-------------------------------+--------------------------------------+--------------------------+
; Parameter Name                ; Value                                ; Type                     ;
+-------------------------------+--------------------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                               ; Untyped                  ;
; PLL_TYPE                      ; AUTO                                 ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll_myfirstfpga ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                                  ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                                 ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                                 ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                               ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                                    ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                                   ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                                    ; Untyped                  ;
; LOCK_HIGH                     ; 1                                    ; Untyped                  ;
; LOCK_LOW                      ; 1                                    ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                                    ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                                    ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                  ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                  ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                  ; Untyped                  ;
; SKIP_VCO                      ; OFF                                  ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                                    ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                                 ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                              ; Untyped                  ;
; BANDWIDTH                     ; 0                                    ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                                 ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                                    ; Untyped                  ;
; DOWN_SPREAD                   ; 0                                    ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                  ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                  ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                                    ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                                    ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                                    ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                                    ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                                    ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                                    ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                                    ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                                    ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                                    ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 1                                    ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                                    ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                                    ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                                    ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                                    ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                                    ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                                    ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                                    ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                                    ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                                    ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 25                                   ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                                    ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                                    ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                                    ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                                    ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                                    ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                                    ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                                    ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                                   ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                                   ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                  ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                  ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                                ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                               ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                               ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                               ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                                    ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                                    ; Untyped                  ;
; DPA_DIVIDER                   ; 0                                    ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                                    ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                                    ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                                    ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                                    ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                                    ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                                    ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                                    ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                                    ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                                    ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                                    ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                                    ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                                    ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                                    ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                                    ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                                    ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                                    ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                                   ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                                   ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                                   ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                                   ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                                    ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                                    ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                    ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                    ; Untyped                  ;
; VCO_MIN                       ; 0                                    ; Untyped                  ;
; VCO_MAX                       ; 0                                    ; Untyped                  ;
; VCO_CENTER                    ; 0                                    ; Untyped                  ;
; PFD_MIN                       ; 0                                    ; Untyped                  ;
; PFD_MAX                       ; 0                                    ; Untyped                  ;
; M_INITIAL                     ; 0                                    ; Untyped                  ;
; M                             ; 0                                    ; Untyped                  ;
; N                             ; 1                                    ; Untyped                  ;
; M2                            ; 1                                    ; Untyped                  ;
; N2                            ; 1                                    ; Untyped                  ;
; SS                            ; 1                                    ; Untyped                  ;
; C0_HIGH                       ; 0                                    ; Untyped                  ;
; C1_HIGH                       ; 0                                    ; Untyped                  ;
; C2_HIGH                       ; 0                                    ; Untyped                  ;
; C3_HIGH                       ; 0                                    ; Untyped                  ;
; C4_HIGH                       ; 0                                    ; Untyped                  ;
; C5_HIGH                       ; 0                                    ; Untyped                  ;
; C6_HIGH                       ; 0                                    ; Untyped                  ;
; C7_HIGH                       ; 0                                    ; Untyped                  ;
; C8_HIGH                       ; 0                                    ; Untyped                  ;
; C9_HIGH                       ; 0                                    ; Untyped                  ;
; C0_LOW                        ; 0                                    ; Untyped                  ;
; C1_LOW                        ; 0                                    ; Untyped                  ;
; C2_LOW                        ; 0                                    ; Untyped                  ;
; C3_LOW                        ; 0                                    ; Untyped                  ;
; C4_LOW                        ; 0                                    ; Untyped                  ;
; C5_LOW                        ; 0                                    ; Untyped                  ;
; C6_LOW                        ; 0                                    ; Untyped                  ;
; C7_LOW                        ; 0                                    ; Untyped                  ;
; C8_LOW                        ; 0                                    ; Untyped                  ;
; C9_LOW                        ; 0                                    ; Untyped                  ;
; C0_INITIAL                    ; 0                                    ; Untyped                  ;
; C1_INITIAL                    ; 0                                    ; Untyped                  ;
; C2_INITIAL                    ; 0                                    ; Untyped                  ;
; C3_INITIAL                    ; 0                                    ; Untyped                  ;
; C4_INITIAL                    ; 0                                    ; Untyped                  ;
; C5_INITIAL                    ; 0                                    ; Untyped                  ;
; C6_INITIAL                    ; 0                                    ; Untyped                  ;
; C7_INITIAL                    ; 0                                    ; Untyped                  ;
; C8_INITIAL                    ; 0                                    ; Untyped                  ;
; C9_INITIAL                    ; 0                                    ; Untyped                  ;
; C0_MODE                       ; BYPASS                               ; Untyped                  ;
; C1_MODE                       ; BYPASS                               ; Untyped                  ;
; C2_MODE                       ; BYPASS                               ; Untyped                  ;
; C3_MODE                       ; BYPASS                               ; Untyped                  ;
; C4_MODE                       ; BYPASS                               ; Untyped                  ;
; C5_MODE                       ; BYPASS                               ; Untyped                  ;
; C6_MODE                       ; BYPASS                               ; Untyped                  ;
; C7_MODE                       ; BYPASS                               ; Untyped                  ;
; C8_MODE                       ; BYPASS                               ; Untyped                  ;
; C9_MODE                       ; BYPASS                               ; Untyped                  ;
; C0_PH                         ; 0                                    ; Untyped                  ;
; C1_PH                         ; 0                                    ; Untyped                  ;
; C2_PH                         ; 0                                    ; Untyped                  ;
; C3_PH                         ; 0                                    ; Untyped                  ;
; C4_PH                         ; 0                                    ; Untyped                  ;
; C5_PH                         ; 0                                    ; Untyped                  ;
; C6_PH                         ; 0                                    ; Untyped                  ;
; C7_PH                         ; 0                                    ; Untyped                  ;
; C8_PH                         ; 0                                    ; Untyped                  ;
; C9_PH                         ; 0                                    ; Untyped                  ;
; L0_HIGH                       ; 1                                    ; Untyped                  ;
; L1_HIGH                       ; 1                                    ; Untyped                  ;
; G0_HIGH                       ; 1                                    ; Untyped                  ;
; G1_HIGH                       ; 1                                    ; Untyped                  ;
; G2_HIGH                       ; 1                                    ; Untyped                  ;
; G3_HIGH                       ; 1                                    ; Untyped                  ;
; E0_HIGH                       ; 1                                    ; Untyped                  ;
; E1_HIGH                       ; 1                                    ; Untyped                  ;
; E2_HIGH                       ; 1                                    ; Untyped                  ;
; E3_HIGH                       ; 1                                    ; Untyped                  ;
; L0_LOW                        ; 1                                    ; Untyped                  ;
; L1_LOW                        ; 1                                    ; Untyped                  ;
; G0_LOW                        ; 1                                    ; Untyped                  ;
; G1_LOW                        ; 1                                    ; Untyped                  ;
; G2_LOW                        ; 1                                    ; Untyped                  ;
; G3_LOW                        ; 1                                    ; Untyped                  ;
; E0_LOW                        ; 1                                    ; Untyped                  ;
; E1_LOW                        ; 1                                    ; Untyped                  ;
; E2_LOW                        ; 1                                    ; Untyped                  ;
; E3_LOW                        ; 1                                    ; Untyped                  ;
; L0_INITIAL                    ; 1                                    ; Untyped                  ;
; L1_INITIAL                    ; 1                                    ; Untyped                  ;
; G0_INITIAL                    ; 1                                    ; Untyped                  ;
; G1_INITIAL                    ; 1                                    ; Untyped                  ;
; G2_INITIAL                    ; 1                                    ; Untyped                  ;
; G3_INITIAL                    ; 1                                    ; Untyped                  ;
; E0_INITIAL                    ; 1                                    ; Untyped                  ;
; E1_INITIAL                    ; 1                                    ; Untyped                  ;
; E2_INITIAL                    ; 1                                    ; Untyped                  ;
; E3_INITIAL                    ; 1                                    ; Untyped                  ;
; L0_MODE                       ; BYPASS                               ; Untyped                  ;
; L1_MODE                       ; BYPASS                               ; Untyped                  ;
; G0_MODE                       ; BYPASS                               ; Untyped                  ;
; G1_MODE                       ; BYPASS                               ; Untyped                  ;
; G2_MODE                       ; BYPASS                               ; Untyped                  ;
; G3_MODE                       ; BYPASS                               ; Untyped                  ;
; E0_MODE                       ; BYPASS                               ; Untyped                  ;
; E1_MODE                       ; BYPASS                               ; Untyped                  ;
; E2_MODE                       ; BYPASS                               ; Untyped                  ;
; E3_MODE                       ; BYPASS                               ; Untyped                  ;
; L0_PH                         ; 0                                    ; Untyped                  ;
; L1_PH                         ; 0                                    ; Untyped                  ;
; G0_PH                         ; 0                                    ; Untyped                  ;
; G1_PH                         ; 0                                    ; Untyped                  ;
; G2_PH                         ; 0                                    ; Untyped                  ;
; G3_PH                         ; 0                                    ; Untyped                  ;
; E0_PH                         ; 0                                    ; Untyped                  ;
; E1_PH                         ; 0                                    ; Untyped                  ;
; E2_PH                         ; 0                                    ; Untyped                  ;
; E3_PH                         ; 0                                    ; Untyped                  ;
; M_PH                          ; 0                                    ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                                  ; Untyped                  ;
; CLK0_COUNTER                  ; G0                                   ; Untyped                  ;
; CLK1_COUNTER                  ; G0                                   ; Untyped                  ;
; CLK2_COUNTER                  ; G0                                   ; Untyped                  ;
; CLK3_COUNTER                  ; G0                                   ; Untyped                  ;
; CLK4_COUNTER                  ; G0                                   ; Untyped                  ;
; CLK5_COUNTER                  ; G0                                   ; Untyped                  ;
; CLK6_COUNTER                  ; E0                                   ; Untyped                  ;
; CLK7_COUNTER                  ; E1                                   ; Untyped                  ;
; CLK8_COUNTER                  ; E2                                   ; Untyped                  ;
; CLK9_COUNTER                  ; E3                                   ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                                    ; Untyped                  ;
; M_TIME_DELAY                  ; 0                                    ; Untyped                  ;
; N_TIME_DELAY                  ; 0                                    ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                                   ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                                   ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                                   ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                                   ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                                   ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                                   ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                                    ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                            ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                                    ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                 ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                                 ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                                 ; Untyped                  ;
; VCO_POST_SCALE                ; 0                                    ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                    ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                         ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                            ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                          ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                            ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                          ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                          ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED                          ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                          ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                          ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                          ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                          ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                          ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                          ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                          ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                          ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                    ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                    ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                                    ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                                    ; Untyped                  ;
; CBXI_PARAMETER                ; altpll_myfirstfpga_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                 ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                                    ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                                    ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                    ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                  ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E                         ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                               ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                  ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                  ; IGNORE_CASCADE           ;
+-------------------------------+--------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: comm_pll:comm_pll|altpll:altpll_component ;
+-------------------------------+----------------------------+---------------------------+
; Parameter Name                ; Value                      ; Type                      ;
+-------------------------------+----------------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                   ;
; PLL_TYPE                      ; AUTO                       ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=comm_pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                      ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                   ;
; LOCK_HIGH                     ; 1                          ; Untyped                   ;
; LOCK_LOW                      ; 1                          ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                   ;
; SKIP_VCO                      ; OFF                        ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                   ;
; BANDWIDTH                     ; 0                          ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                   ;
; DOWN_SPREAD                   ; 0                          ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                          ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 10                         ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                   ;
; DPA_DIVIDER                   ; 0                          ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                   ;
; VCO_MIN                       ; 0                          ; Untyped                   ;
; VCO_MAX                       ; 0                          ; Untyped                   ;
; VCO_CENTER                    ; 0                          ; Untyped                   ;
; PFD_MIN                       ; 0                          ; Untyped                   ;
; PFD_MAX                       ; 0                          ; Untyped                   ;
; M_INITIAL                     ; 0                          ; Untyped                   ;
; M                             ; 0                          ; Untyped                   ;
; N                             ; 1                          ; Untyped                   ;
; M2                            ; 1                          ; Untyped                   ;
; N2                            ; 1                          ; Untyped                   ;
; SS                            ; 1                          ; Untyped                   ;
; C0_HIGH                       ; 0                          ; Untyped                   ;
; C1_HIGH                       ; 0                          ; Untyped                   ;
; C2_HIGH                       ; 0                          ; Untyped                   ;
; C3_HIGH                       ; 0                          ; Untyped                   ;
; C4_HIGH                       ; 0                          ; Untyped                   ;
; C5_HIGH                       ; 0                          ; Untyped                   ;
; C6_HIGH                       ; 0                          ; Untyped                   ;
; C7_HIGH                       ; 0                          ; Untyped                   ;
; C8_HIGH                       ; 0                          ; Untyped                   ;
; C9_HIGH                       ; 0                          ; Untyped                   ;
; C0_LOW                        ; 0                          ; Untyped                   ;
; C1_LOW                        ; 0                          ; Untyped                   ;
; C2_LOW                        ; 0                          ; Untyped                   ;
; C3_LOW                        ; 0                          ; Untyped                   ;
; C4_LOW                        ; 0                          ; Untyped                   ;
; C5_LOW                        ; 0                          ; Untyped                   ;
; C6_LOW                        ; 0                          ; Untyped                   ;
; C7_LOW                        ; 0                          ; Untyped                   ;
; C8_LOW                        ; 0                          ; Untyped                   ;
; C9_LOW                        ; 0                          ; Untyped                   ;
; C0_INITIAL                    ; 0                          ; Untyped                   ;
; C1_INITIAL                    ; 0                          ; Untyped                   ;
; C2_INITIAL                    ; 0                          ; Untyped                   ;
; C3_INITIAL                    ; 0                          ; Untyped                   ;
; C4_INITIAL                    ; 0                          ; Untyped                   ;
; C5_INITIAL                    ; 0                          ; Untyped                   ;
; C6_INITIAL                    ; 0                          ; Untyped                   ;
; C7_INITIAL                    ; 0                          ; Untyped                   ;
; C8_INITIAL                    ; 0                          ; Untyped                   ;
; C9_INITIAL                    ; 0                          ; Untyped                   ;
; C0_MODE                       ; BYPASS                     ; Untyped                   ;
; C1_MODE                       ; BYPASS                     ; Untyped                   ;
; C2_MODE                       ; BYPASS                     ; Untyped                   ;
; C3_MODE                       ; BYPASS                     ; Untyped                   ;
; C4_MODE                       ; BYPASS                     ; Untyped                   ;
; C5_MODE                       ; BYPASS                     ; Untyped                   ;
; C6_MODE                       ; BYPASS                     ; Untyped                   ;
; C7_MODE                       ; BYPASS                     ; Untyped                   ;
; C8_MODE                       ; BYPASS                     ; Untyped                   ;
; C9_MODE                       ; BYPASS                     ; Untyped                   ;
; C0_PH                         ; 0                          ; Untyped                   ;
; C1_PH                         ; 0                          ; Untyped                   ;
; C2_PH                         ; 0                          ; Untyped                   ;
; C3_PH                         ; 0                          ; Untyped                   ;
; C4_PH                         ; 0                          ; Untyped                   ;
; C5_PH                         ; 0                          ; Untyped                   ;
; C6_PH                         ; 0                          ; Untyped                   ;
; C7_PH                         ; 0                          ; Untyped                   ;
; C8_PH                         ; 0                          ; Untyped                   ;
; C9_PH                         ; 0                          ; Untyped                   ;
; L0_HIGH                       ; 1                          ; Untyped                   ;
; L1_HIGH                       ; 1                          ; Untyped                   ;
; G0_HIGH                       ; 1                          ; Untyped                   ;
; G1_HIGH                       ; 1                          ; Untyped                   ;
; G2_HIGH                       ; 1                          ; Untyped                   ;
; G3_HIGH                       ; 1                          ; Untyped                   ;
; E0_HIGH                       ; 1                          ; Untyped                   ;
; E1_HIGH                       ; 1                          ; Untyped                   ;
; E2_HIGH                       ; 1                          ; Untyped                   ;
; E3_HIGH                       ; 1                          ; Untyped                   ;
; L0_LOW                        ; 1                          ; Untyped                   ;
; L1_LOW                        ; 1                          ; Untyped                   ;
; G0_LOW                        ; 1                          ; Untyped                   ;
; G1_LOW                        ; 1                          ; Untyped                   ;
; G2_LOW                        ; 1                          ; Untyped                   ;
; G3_LOW                        ; 1                          ; Untyped                   ;
; E0_LOW                        ; 1                          ; Untyped                   ;
; E1_LOW                        ; 1                          ; Untyped                   ;
; E2_LOW                        ; 1                          ; Untyped                   ;
; E3_LOW                        ; 1                          ; Untyped                   ;
; L0_INITIAL                    ; 1                          ; Untyped                   ;
; L1_INITIAL                    ; 1                          ; Untyped                   ;
; G0_INITIAL                    ; 1                          ; Untyped                   ;
; G1_INITIAL                    ; 1                          ; Untyped                   ;
; G2_INITIAL                    ; 1                          ; Untyped                   ;
; G3_INITIAL                    ; 1                          ; Untyped                   ;
; E0_INITIAL                    ; 1                          ; Untyped                   ;
; E1_INITIAL                    ; 1                          ; Untyped                   ;
; E2_INITIAL                    ; 1                          ; Untyped                   ;
; E3_INITIAL                    ; 1                          ; Untyped                   ;
; L0_MODE                       ; BYPASS                     ; Untyped                   ;
; L1_MODE                       ; BYPASS                     ; Untyped                   ;
; G0_MODE                       ; BYPASS                     ; Untyped                   ;
; G1_MODE                       ; BYPASS                     ; Untyped                   ;
; G2_MODE                       ; BYPASS                     ; Untyped                   ;
; G3_MODE                       ; BYPASS                     ; Untyped                   ;
; E0_MODE                       ; BYPASS                     ; Untyped                   ;
; E1_MODE                       ; BYPASS                     ; Untyped                   ;
; E2_MODE                       ; BYPASS                     ; Untyped                   ;
; E3_MODE                       ; BYPASS                     ; Untyped                   ;
; L0_PH                         ; 0                          ; Untyped                   ;
; L1_PH                         ; 0                          ; Untyped                   ;
; G0_PH                         ; 0                          ; Untyped                   ;
; G1_PH                         ; 0                          ; Untyped                   ;
; G2_PH                         ; 0                          ; Untyped                   ;
; G3_PH                         ; 0                          ; Untyped                   ;
; E0_PH                         ; 0                          ; Untyped                   ;
; E1_PH                         ; 0                          ; Untyped                   ;
; E2_PH                         ; 0                          ; Untyped                   ;
; E3_PH                         ; 0                          ; Untyped                   ;
; M_PH                          ; 0                          ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                   ;
; CLK0_COUNTER                  ; G0                         ; Untyped                   ;
; CLK1_COUNTER                  ; G0                         ; Untyped                   ;
; CLK2_COUNTER                  ; G0                         ; Untyped                   ;
; CLK3_COUNTER                  ; G0                         ; Untyped                   ;
; CLK4_COUNTER                  ; G0                         ; Untyped                   ;
; CLK5_COUNTER                  ; G0                         ; Untyped                   ;
; CLK6_COUNTER                  ; E0                         ; Untyped                   ;
; CLK7_COUNTER                  ; E1                         ; Untyped                   ;
; CLK8_COUNTER                  ; E2                         ; Untyped                   ;
; CLK9_COUNTER                  ; E3                         ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                   ;
; M_TIME_DELAY                  ; 0                          ; Untyped                   ;
; N_TIME_DELAY                  ; 0                          ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                   ;
; VCO_POST_SCALE                ; 0                          ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E               ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                   ;
; CBXI_PARAMETER                ; comm_pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                          ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E               ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE            ;
+-------------------------------+----------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_memory:mem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_uvn3      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: onchip_memory:mem1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                             ;
; WIDTH_A                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 16                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                      ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_uvn3      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_processor:inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; min_count      ; 0     ; Signed Integer                           ;
; max_count      ; 255   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_myfirstfpga:LED_mux|LPM_MUX:LPM_MUX_component ;
+------------------------+--------------+--------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                   ;
+------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTH              ; 8            ; Signed Integer                                         ;
; LPM_SIZE               ; 2            ; Signed Integer                                         ;
; LPM_WIDTHS             ; 1            ; Signed Integer                                         ;
; LPM_PIPELINE           ; 0            ; Signed Integer                                         ;
; CBXI_PARAMETER         ; mux_p7e      ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                ;
+------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                       ;
+-------------------------------+----------------------------------------------------+
; Name                          ; Value                                              ;
+-------------------------------+----------------------------------------------------+
; Number of entity instances    ; 2                                                  ;
; Entity Instance               ; altpll_myfirstfpga:dac_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
; Entity Instance               ; comm_pll:comm_pll|altpll:altpll_component          ;
;     -- OPERATION_MODE         ; NORMAL                                             ;
;     -- PLL_TYPE               ; AUTO                                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                                  ;
+-------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 2                                                  ;
; Entity Instance                           ; onchip_memory:mem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 16384                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
; Entity Instance                           ; onchip_memory:mem1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 16                                                 ;
;     -- NUMWORDS_A                         ; 16384                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 16                                                 ;
;     -- NUMWORDS_B                         ; 16384                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                           ;
+-------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 472                         ;
;     ENA               ; 264                         ;
;     ENA SCLR          ; 28                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 45                          ;
;     plain             ; 127                         ;
; cycloneiii_lcell_comb ; 777                         ;
;     arith             ; 239                         ;
;         2 data inputs ; 114                         ;
;         3 data inputs ; 125                         ;
;     normal            ; 538                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 94                          ;
;         3 data inputs ; 210                         ;
;         4 data inputs ; 219                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 11.90                       ;
; Average LUT depth     ; 5.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Jul 20 09:49:02 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_12bitDAC_controller -c DE0_myfirstfpga
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file logic_processor.vhd
    Info (12022): Found design unit 1: logic_processor-rtl File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/logic_processor.vhd Line: 34
    Info (12023): Found entity 1: logic_processor File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/logic_processor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file onchip_memory.vhd
    Info (12022): Found design unit 1: onchip_memory-SYN File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/onchip_memory.vhd Line: 56
    Info (12023): Found entity 1: onchip_memory File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/onchip_memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ft245_communication.vhd
    Info (12022): Found design unit 1: FT245Comm-Behavioral File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/FT245_communication.vhd Line: 38
    Info (12023): Found entity 1: FT245Comm File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/FT245_communication.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file de0_myfirstfpga.bdf
    Info (12023): Found entity 1: DE0_myfirstfpga
Info (12021): Found 2 design units, including 1 entities, in source file altpll_myfirstfpga.vhd
    Info (12022): Found design unit 1: altpll_myfirstfpga-SYN File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd Line: 52
    Info (12023): Found entity 1: altpll_myfirstfpga File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mux_myfirstfpga.vhd
    Info (12022): Found design unit 1: mux_myfirstfpga-SYN File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/mux_myfirstfpga.vhd Line: 54
    Info (12023): Found entity 1: mux_myfirstfpga File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/mux_myfirstfpga.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file output_to_dac.vhd
    Info (12022): Found design unit 1: output_to_12bitDAC-rtl File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/output_to_DAC.vhd Line: 45
    Info (12023): Found entity 1: output_to_12bitDAC File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/output_to_DAC.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file comm_pll.vhd
    Info (12022): Found design unit 1: comm_pll-SYN File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/comm_pll.vhd Line: 52
    Info (12023): Found entity 1: comm_pll File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/comm_pll.vhd Line: 43
Info (12127): Elaborating entity "DE0_myfirstfpga" for the top level hierarchy
Warning (275011): Block or symbol "logic_processor" of instance "inst" overlaps another block or symbol
Warning (275009): Pin "LogicIn1" not connected
Warning (275009): Pin "LogicIn2" not connected
Info (12128): Elaborating entity "output_to_12bitDAC" for hierarchy "output_to_12bitDAC:DAC0_inst"
Warning (10540): VHDL Signal Declaration warning at output_to_DAC.vhd(39): used explicit default value for signal "cs" because signal was never assigned a value File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/output_to_DAC.vhd Line: 39
Info (12128): Elaborating entity "altpll_myfirstfpga" for hierarchy "altpll_myfirstfpga:dac_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll_myfirstfpga:dac_pll|altpll:altpll_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "altpll_myfirstfpga:dac_pll|altpll:altpll_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd Line: 134
Info (12133): Instantiated megafunction "altpll_myfirstfpga:dac_pll|altpll:altpll_component" with the following parameter: File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/altpll_myfirstfpga.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll_myfirstfpga"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_myfirstfpga_altpll.v
    Info (12023): Found entity 1: altpll_myfirstfpga_altpll File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altpll_myfirstfpga_altpll.v Line: 30
Info (12128): Elaborating entity "altpll_myfirstfpga_altpll" for hierarchy "altpll_myfirstfpga:dac_pll|altpll:altpll_component|altpll_myfirstfpga_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "FT245Comm" for hierarchy "FT245Comm:comm_inst"
Info (12128): Elaborating entity "comm_pll" for hierarchy "comm_pll:comm_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "comm_pll:comm_pll|altpll:altpll_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/comm_pll.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "comm_pll:comm_pll|altpll:altpll_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/comm_pll.vhd Line: 134
Info (12133): Instantiated megafunction "comm_pll:comm_pll|altpll:altpll_component" with the following parameter: File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/comm_pll.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=comm_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/comm_pll_altpll.v
    Info (12023): Found entity 1: comm_pll_altpll File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v Line: 30
Info (12128): Elaborating entity "comm_pll_altpll" for hierarchy "comm_pll:comm_pll|altpll:altpll_component|comm_pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "onchip_memory" for hierarchy "onchip_memory:mem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "onchip_memory:mem0|altsyncram:altsyncram_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/onchip_memory.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "onchip_memory:mem0|altsyncram:altsyncram_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/onchip_memory.vhd Line: 63
Info (12133): Instantiated megafunction "onchip_memory:mem0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/onchip_memory.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uvn3.tdf
    Info (12023): Found entity 1: altsyncram_uvn3 File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altsyncram_uvn3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_uvn3" for hierarchy "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/decode_jsa.tdf Line: 23
Info (12128): Elaborating entity "decode_jsa" for hierarchy "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|decode_jsa:decode2" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altsyncram_uvn3.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/mux_iob.tdf Line: 23
Info (12128): Elaborating entity "mux_iob" for hierarchy "onchip_memory:mem0|altsyncram:altsyncram_component|altsyncram_uvn3:auto_generated|mux_iob:mux3" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altsyncram_uvn3.tdf Line: 45
Info (12128): Elaborating entity "logic_processor" for hierarchy "logic_processor:inst"
Info (12128): Elaborating entity "mux_myfirstfpga" for hierarchy "mux_myfirstfpga:LED_mux"
Info (12128): Elaborating entity "LPM_MUX" for hierarchy "mux_myfirstfpga:LED_mux|LPM_MUX:LPM_MUX_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/mux_myfirstfpga.vhd Line: 88
Info (12130): Elaborated megafunction instantiation "mux_myfirstfpga:LED_mux|LPM_MUX:LPM_MUX_component" File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/mux_myfirstfpga.vhd Line: 88
Info (12133): Instantiated megafunction "mux_myfirstfpga:LED_mux|LPM_MUX:LPM_MUX_component" with the following parameter: File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/mux_myfirstfpga.vhd Line: 88
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "LPM_SIZE" = "2"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_TYPE" = "LPM_MUX"
    Info (12134): Parameter "LPM_HINT" = "UNUSED"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p7e.tdf
    Info (12023): Found entity 1: mux_p7e File: C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/mux_p7e.tdf Line: 23
Info (12128): Elaborating entity "mux_p7e" for hierarchy "mux_myfirstfpga:LED_mux|LPM_MUX:LPM_MUX_component|mux_p7e:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf Line: 87
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DAC1_cs" is stuck at GND
    Warning (13410): Pin "DAC0_cs" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "LogicIn1"
    Warning (15610): No output dependent on input pin "LogicIn2"
Info (21057): Implemented 1102 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 982 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 877 megabytes
    Info: Processing ended: Wed Jul 20 09:49:21 2016
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:26


