
---------- Begin Simulation Statistics ----------
final_tick                                90780447000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 189705                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653576                       # Number of bytes of host memory used
host_op_rate                                   190077                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   527.13                       # Real time elapsed on the host
host_tick_rate                              172214998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.090780                       # Number of seconds simulated
sim_ticks                                 90780447000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.815609                       # CPI: cycles per instruction
system.cpu.discardedOps                        189660                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        48240977                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.550779                       # IPC: instructions per cycle
system.cpu.numCycles                        181560894                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133319917                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271918                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        552522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       987089                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          596                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1975193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            596                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485877                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735521                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103878                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101880                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905033                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65389                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             699                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              410                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51032277                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51032277                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51032699                       # number of overall hits
system.cpu.dcache.overall_hits::total        51032699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1047243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1047243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1055238                       # number of overall misses
system.cpu.dcache.overall_misses::total       1055238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35719580992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35719580992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35719580992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35719580992                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52079520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52079520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52087937                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52087937                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020109                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020109                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020259                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020259                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34108.206970                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34108.206970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33849.786486                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33849.786486                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       204153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4434                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.042625                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       877076                       # number of writebacks
system.cpu.dcache.writebacks::total            877076                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        67867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        67867                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        67867                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        67867                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       979376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       979376                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       987367                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       987367                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  33016006994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33016006994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33636828493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33636828493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018805                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018805                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018956                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018956                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33711.268189                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33711.268189                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34067.199423                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34067.199423                       # average overall mshr miss latency
system.cpu.dcache.replacements                 986855                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40531790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40531790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       598648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        598648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15391861497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15391861497                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41130438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41130438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014555                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25711.038034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25711.038034                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       595448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       595448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14723024997                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14723024997                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014477                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24725.962631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24725.962631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10500487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10500487                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       448595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       448595                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20327719495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20327719495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 45314.190963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45314.190963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        64667                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64667                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       383928                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       383928                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18292981997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18292981997                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47646.907746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47646.907746                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           422                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7995                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8417                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.949863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.949863                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7991                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    620821499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    620821499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.949388                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.949388                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77690.088725                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77690.088725                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.634249                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020142                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            987367                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             52.685721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.634249                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987567                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53075380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53075380                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686394                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475495                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11025093                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278673                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278673                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278673                       # number of overall hits
system.cpu.icache.overall_hits::total        10278673                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55332500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55332500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55332500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55332500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279411                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279411                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279411                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279411                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74976.287263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74976.287263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74976.287263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74976.287263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54594500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54594500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54594500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73976.287263                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73976.287263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73976.287263                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73976.287263                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278673                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278673                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55332500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55332500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279411                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74976.287263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74976.287263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54594500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73976.287263                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73976.287263                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.747175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279411                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.741192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.747175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.400144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.400144                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10280149                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10280149                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  90780447000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   67                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               707419                       # number of demand (read+write) hits
system.l2.demand_hits::total                   707486                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  67                       # number of overall hits
system.l2.overall_hits::.cpu.data              707419                       # number of overall hits
system.l2.overall_hits::total                  707486                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             279948                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280619                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            279948                       # number of overall misses
system.l2.overall_misses::total                280619                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52761500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  24461743000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24514504500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52761500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  24461743000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24514504500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           987367                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               988105                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          987367                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              988105                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.909214                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.283530                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.283997                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.909214                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.283530                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.283997                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78631.147541                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87379.595496                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87358.676711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78631.147541                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87379.595496                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87358.676711                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              193604                       # number of writebacks
system.l2.writebacks::total                    193604                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        279942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280613                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       279942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280613                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  21661946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21707997500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  21661946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21707997500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.283524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.283991                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.283524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.283991                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68631.147541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77380.121597                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77359.201106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68631.147541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77380.121597                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77359.201106                       # average overall mshr miss latency
system.l2.replacements                         272505                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       877076                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           877076                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       877076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       877076                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          223                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              223                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          223                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          223                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            213098                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                213098                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          171003                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              171003                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15379380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15379380000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        384101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            384101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.445203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.445203                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89936.316907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89936.316907                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       171003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         171003                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  13669350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  13669350000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.445203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.445203                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79936.316907                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79936.316907                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52761500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.909214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.909214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78631.147541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78631.147541                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.909214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.909214                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68631.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68631.147541                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        494321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            494321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108945                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9082363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9082363000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       603266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        603266                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.180592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.180592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83366.496856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83366.496856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7992596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7992596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.180582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.180582                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73367.627755                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73367.627755                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8045.978097                       # Cycle average of tags in use
system.l2.tags.total_refs                     1973892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    280697                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.032109                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.072169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        26.820720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8013.085209                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.982175                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8176289                       # Number of tag accesses
system.l2.tags.data_accesses                  8176289                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    193604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    279374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013660966500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11486                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11486                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              761726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             182371                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      280613                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193604                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280613                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193604                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    568                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                280613                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  210314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11486                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.379941                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.927510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     27.881814                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11317     98.53%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          102      0.89%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            8      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           28      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11486                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11486                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.852951                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.820166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.063120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6832     59.48%     59.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              116      1.01%     60.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3951     34.40%     94.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              573      4.99%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11486                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   36352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17959232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12390656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    197.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   90772530000                       # Total gap between requests
system.mem_ctrls.avgGap                     191415.60                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17879936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12388672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 473053.409838354273                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 196958007.928733825684                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 136468506.263248503208                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       279942                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       193604                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18553500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10123916250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2175216215250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27650.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36164.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  11235388.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17916288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17959232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12390656                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12390656                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       279942                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         280613                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       193604                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        193604                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       473053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    197358447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        197831500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       473053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       473053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    136490361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       136490361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    136490361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       473053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    197358447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       334321861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               280045                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              193573                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17287                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17021                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16761                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18520                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11718                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12783                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12326                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12266                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4891626000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1400225000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10142469750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17467.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36217.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153790                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              99372                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            54.92                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       220456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   137.494793                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    91.080859                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   197.533894                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       164595     74.66%     74.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30830     13.98%     88.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4610      2.09%     90.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2056      0.93%     91.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9904      4.49%     96.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          644      0.29%     96.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          484      0.22%     96.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          827      0.38%     97.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6506      2.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       220456                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17922880                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12388672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              197.431061                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              136.468506                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               53.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       774804240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       411818220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      993866580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     500879880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7166087760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27289835280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11878777920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   49016069880                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   539.940830                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30601377750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3031340000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  57147729250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       799251600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       424812300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1005654720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     509571180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7166087760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26832755130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12263687520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   49001820210                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   539.783861                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31603500250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3031340000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  56145606750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109610                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193604                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78305                       # Transaction distribution
system.membus.trans_dist::ReadExReq            171003                       # Transaction distribution
system.membus.trans_dist::ReadExResp           171003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109610                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       833135                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 833135                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30349888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30349888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280613                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280613    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280613                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1380952500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1523588750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            604004                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1070680                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188680                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           384101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          384101                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       603266                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2961589                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2963298                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    119324352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              119386496                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          272505                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12390656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1260610                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001501                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038712                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1258718     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1892      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1260610                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  90780447000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1864905500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1481053494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
