Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Dec  2 02:24:44 2025
| Host         : P2-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    8           
TIMING-14  Critical Warning  LUT on the clock tree                                             8           
SYNTH-12   Warning           DSP input not registered                                          64          
TIMING-16  Warning           Large setup violation                                             402         
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (2696)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2696)
---------------------------------
 There are 2696 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.686     -861.144                    819                 9439       -0.872     -370.238                   1488                 9439        3.000        0.000                       0                  2696  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0      {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0    {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk100_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         
  clk_uart_clk_wiz_0_1  {0.000 33.889}     67.778          14.754          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk100_clk_wiz_0           -1.177     -186.421                    439                 6458       -0.794     -271.495                   1104                 6458        4.500        0.000                       0                  1396  
  clk_uart_clk_wiz_0         58.044        0.000                      0                 2764        0.185        0.000                      0                 2764       32.639        0.000                       0                  1296  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk100_clk_wiz_0_1         -1.176     -186.032                    439                 6458       -0.794     -271.495                   1104                 6458        4.500        0.000                       0                  1396  
  clk_uart_clk_wiz_0_1       58.047        0.000                      0                 2764        0.185        0.000                      0                 2764       32.639        0.000                       0                  1296  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_uart_clk_wiz_0    clk100_clk_wiz_0           -2.228     -615.173                    362                  362        0.030        0.000                      0                  362  
clk100_clk_wiz_0_1    clk100_clk_wiz_0           -1.177     -186.421                    439                 6458       -0.872     -370.238                   1488                 6458  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0           -2.225     -613.829                    362                  362        0.034        0.000                      0                  362  
clk100_clk_wiz_0      clk_uart_clk_wiz_0         -3.686      -59.549                     18                   18        0.243        0.000                      0                   18  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0         -3.686      -59.549                     18                   18        0.243        0.000                      0                   18  
clk_uart_clk_wiz_0_1  clk_uart_clk_wiz_0         58.044        0.000                      0                 2764        0.077        0.000                      0                 2764  
clk100_clk_wiz_0      clk100_clk_wiz_0_1         -1.177     -186.421                    439                 6458       -0.872     -370.238                   1488                 6458  
clk_uart_clk_wiz_0    clk100_clk_wiz_0_1         -2.228     -615.173                    362                  362        0.030        0.000                      0                  362  
clk_uart_clk_wiz_0_1  clk100_clk_wiz_0_1         -2.225     -613.829                    362                  362        0.034        0.000                      0                  362  
clk100_clk_wiz_0      clk_uart_clk_wiz_0_1       -3.683      -59.482                     18                   18        0.246        0.000                      0                   18  
clk_uart_clk_wiz_0    clk_uart_clk_wiz_0_1       58.044        0.000                      0                 2764        0.077        0.000                      0                 2764  
clk100_clk_wiz_0_1    clk_uart_clk_wiz_0_1       -3.683      -59.482                     18                   18        0.246        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          439  Failing Endpoints,  Worst Slack       -1.177ns,  Total Violation     -186.421ns
Hold  :         1104  Failing Endpoints,  Worst Slack       -0.794ns,  Total Violation     -271.495ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.336ns  (logic 4.775ns (38.707%)  route 7.561ns (61.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[6])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[6]
                         net (fo=1, routed)           2.340    15.035    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.807    13.982    vpu_hsa/p_0_out
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.003    
                         clock uncertainty           -0.077    13.925    
    SLICE_X65Y111        FDRE (Setup_fdre_C_D)       -0.067    13.858    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[3]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[9]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.059ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.512ns  (logic 4.775ns (38.165%)  route 7.737ns (61.835%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[13]
                         net (fo=1, routed)           2.515    15.210    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n_1
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.114    14.289    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.310    
                         clock uncertainty           -0.077    14.233    
    SLICE_X69Y123        FDRE (Setup_fdre_C_D)       -0.081    14.152    vpu_hsa/uart_data_frame[13]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -1.059    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.773ns (13.765%)  route 4.843ns (86.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 7.543 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.260     8.315    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.479     7.543    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.572    
                         clock uncertainty           -0.077     7.494    
    SLICE_X57Y131        FDRE (Setup_fdre_C_CE)      -0.202     7.292    vpu_hsa/row[2].col[4].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 -1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_153_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_143_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_142_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_141_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_140_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_139_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_138_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_137_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_136_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_135_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y31     vpu_hsa/row[0].col[0].left_latches_reg[0][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y32     vpu_hsa/row[0].col[1].left_latches_reg[0][1]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y33     vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y34     vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y35     vpu_hsa/row[0].col[4].left_latches_reg[0][4]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y36     vpu_hsa/row[0].col[5].left_latches_reg[0][5]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y37     vpu_hsa/row[0].col[6].left_latches_reg[0][6]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X2Y49     vpu_hsa/row[1].col[0].left_latches_reg[1][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X2Y50     vpu_hsa/row[1].col[1].left_latches_reg[1][1]/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.044ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 0.828ns (8.902%)  route 8.473ns (91.098%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 70.327 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.611    11.999    UART_RECEIVER_n_101
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485    70.327    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.028    70.355    
                         clock uncertainty           -0.108    70.248    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.205    70.043    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         70.043    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                 58.044    

Slack (MET) :             58.315ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 0.828ns (9.171%)  route 8.200ns (90.829%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 70.326 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.338    11.726    UART_RECEIVER_n_101
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484    70.326    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.028    70.354    
                         clock uncertainty           -0.108    70.247    
    SLICE_X67Y128        FDRE (Setup_fdre_C_CE)      -0.205    70.042    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         70.042    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 58.315    

Slack (MET) :             58.489ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.828ns (9.353%)  route 8.024ns (90.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 70.324 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.162    11.550    UART_RECEIVER_n_101
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.482    70.324    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.352    
                         clock uncertainty           -0.108    70.245    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.205    70.040    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         70.040    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 58.489    

Slack (MET) :             58.509ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.828ns (9.375%)  route 8.004ns (90.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.142    11.530    UART_RECEIVER_n_101
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.108    70.244    
    SLICE_X65Y126        FDRE (Setup_fdre_C_CE)      -0.205    70.039    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.039    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                 58.509    

Slack (MET) :             58.675ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.828ns (9.555%)  route 7.837ns (90.445%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.975    11.363    UART_RECEIVER_n_101
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.108    70.244    
    SLICE_X68Y123        FDRE (Setup_fdre_C_CE)      -0.205    70.039    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         70.039    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 58.675    

Slack (MET) :             58.692ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 0.828ns (9.536%)  route 7.855ns (90.464%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.993    11.381    UART_RECEIVER_n_101
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X66Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.073    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         70.073    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 58.692    

Slack (MET) :             58.904ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 0.828ns (9.776%)  route 7.642ns (90.224%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.780    11.168    UART_RECEIVER_n_101
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.478    70.320    clk_uart
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.108    70.241    
    SLICE_X62Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.072    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.072    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 58.904    

Slack (MET) :             58.961ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[3][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.978ns (11.832%)  route 7.287ns (88.168%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.332     5.486    UART_RECEIVER/operating_mode_reg[0]
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.124     5.610 f  UART_RECEIVER/uart_data_frame[28]_i_6/O
                         net (fo=18, routed)          1.074     6.684    UART_RECEIVER/uart_data_frame[28]_i_6_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  UART_RECEIVER/weights_sram[5][7][15]_i_3/O
                         net (fo=2, routed)           0.483     7.291    UART_RECEIVER/weights_sram[5][7][15]_i_3_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.415 r  UART_RECEIVER/weights_sram[3][7][15]_i_2/O
                         net (fo=8, routed)           0.975     8.390    UART_RECEIVER/weights_sram[3][7][15]_i_2_n_0
    SLICE_X38Y113        LUT3 (Prop_lut3_I0_O)        0.150     8.540 r  UART_RECEIVER/weights_sram[3][2][15]_i_1/O
                         net (fo=16, routed)          2.423    10.963    UART_RECEIVER_n_113
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.499    70.341    clk_uart
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.409    69.924    weights_sram_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         69.924    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 58.961    

Slack (MET) :             58.985ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.912%)  route 7.525ns (90.088%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X64Y125        FDRE (Setup_fdre_C_CE)      -0.205    70.037    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         70.037    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.985    

Slack (MET) :             58.986ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.913%)  route 7.525ns (90.087%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X65Y124        FDRE (Setup_fdre_C_CE)      -0.205    70.037    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         70.037    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[2]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[2]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/C
                         clock pessimism             -0.215     0.710    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.059     0.769    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[3]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[3]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/C
                         clock pessimism             -0.215     0.710    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.052     0.762    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.815%)  route 0.141ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X38Y120        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     0.847 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/Q
                         net (fo=5, routed)           0.141     0.988    UART_RECEIVER/data_byte[6]
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    UART_RECEIVER/clk_uart
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/C
                         clock pessimism             -0.194     0.720    
    SLICE_X36Y120        FDRE (Hold_fdre_C_D)         0.071     0.791    UART_RECEIVER/data_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 weights_filled_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[48]/Q
                         net (fo=2, routed)           0.114     0.941    UART_RECEIVER/weights_filled[48]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.986 r  UART_RECEIVER/weights_filled[48]_i_1/O
                         net (fo=1, routed)           0.000     0.986    UART_RECEIVER_n_24
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
                         clock pessimism             -0.228     0.686    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.091     0.777    weights_filled_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/drop_byte_after_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.947%)  route 0.179ns (49.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.179     1.007    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.052 r  UART_RECEIVER/UART_BYTE_RECEIVER/drop_byte_after_i_1/O
                         net (fo=1, routed)           0.000     1.052    UART_RECEIVER/UART_BYTE_RECEIVER_n_16
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/C
                         clock pessimism             -0.194     0.721    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.120     0.841    UART_RECEIVER/drop_byte_after_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 acts_filled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_filled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  acts_filled_reg[0]/Q
                         net (fo=4, routed)           0.117     0.949    UART_RECEIVER/acts_filled[0]
    SLICE_X31Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/acts_filled[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_99
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.830     0.920    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
                         clock pessimism             -0.229     0.691    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091     0.782    acts_filled_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/frame_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.395%)  route 0.183ns (49.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.183     1.011    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_i_1/O
                         net (fo=1, routed)           0.000     1.056    UART_RECEIVER/frame_ready0_out
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
                         clock pessimism             -0.194     0.721    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.121     0.842    UART_RECEIVER/frame_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  weights_filled_reg[52]/Q
                         net (fo=2, routed)           0.122     0.950    UART_RECEIVER/weights_filled[52]
    SLICE_X29Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  UART_RECEIVER/weights_filled[52]_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_20
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
                         clock pessimism             -0.228     0.687    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092     0.779    weights_filled_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[53]/Q
                         net (fo=2, routed)           0.122     0.949    UART_RECEIVER/weights_filled[53]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/weights_filled[53]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_19
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
                         clock pessimism             -0.228     0.686    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.092     0.778    weights_filled_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.233%)  route 0.185ns (56.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    UART_RECEIVER/clk_uart
    SLICE_X36Y118        FDRE                                         r  UART_RECEIVER/data_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  UART_RECEIVER/data_frame_reg[3]/Q
                         net (fo=70, routed)          0.185     1.013    rx_data_frame[3]
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.827     0.917    clk_uart
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/C
                         clock pessimism             -0.194     0.723    
    SLICE_X39Y116        FDRE (Hold_fdre_C_D)         0.072     0.795    weights_sram_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X48Y114   FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X48Y114   FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X30Y116   LED_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y109    LED_reg[15]_lopt_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :          439  Failing Endpoints,  Worst Slack       -1.176ns,  Total Violation     -186.032ns
Hold  :         1104  Failing Endpoints,  Worst Slack       -0.794ns,  Total Violation     -271.495ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.336ns  (logic 4.775ns (38.707%)  route 7.561ns (61.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[6])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[6]
                         net (fo=1, routed)           2.340    15.035    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.807    13.982    vpu_hsa/p_0_out
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.003    
                         clock uncertainty           -0.077    13.926    
    SLICE_X65Y111        FDRE (Setup_fdre_C_D)       -0.067    13.859    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.859    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.598    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.232    vpu_hsa/row[1].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.598    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.232    vpu_hsa/row[1].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.598    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.232    vpu_hsa/row[1].col[7].mac/weight_reg[3]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.497    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.333    vpu_hsa/row[2].col[4].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.497    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.333    vpu_hsa/row[2].col[4].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.497    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.333    vpu_hsa/row[2].col[4].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -1.093ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.497    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.333    vpu_hsa/row[2].col[4].mac/weight_reg[9]
  -------------------------------------------------------------------
                         required time                          7.333    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.093    

Slack (VIOLATED) :        -1.058ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.512ns  (logic 4.775ns (38.165%)  route 7.737ns (61.835%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[13]
                         net (fo=1, routed)           2.515    15.210    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n_1
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.114    14.289    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.310    
                         clock uncertainty           -0.077    14.233    
    SLICE_X69Y123        FDRE (Setup_fdre_C_D)       -0.081    14.152    vpu_hsa/uart_data_frame[13]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -1.058    

Slack (VIOLATED) :        -1.022ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.773ns (13.765%)  route 4.843ns (86.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 7.543 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.260     8.315    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.479     7.543    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.572    
                         clock uncertainty           -0.077     7.495    
    SLICE_X57Y131        FDRE (Setup_fdre_C_CE)      -0.202     7.293    vpu_hsa/row[2].col[4].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 -1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_153_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_143_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_142_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_141_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_140_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_139_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_138_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_137_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_136_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    

Slack (VIOLATED) :        -0.794ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_135_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.420    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.420    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.794    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  pll/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y31     vpu_hsa/row[0].col[0].left_latches_reg[0][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y32     vpu_hsa/row[0].col[1].left_latches_reg[0][1]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y33     vpu_hsa/row[0].col[2].left_latches_reg[0][2]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y34     vpu_hsa/row[0].col[3].left_latches_reg[0][3]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y35     vpu_hsa/row[0].col[4].left_latches_reg[0][4]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y36     vpu_hsa/row[0].col[5].left_latches_reg[0][5]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X0Y37     vpu_hsa/row[0].col[6].left_latches_reg[0][6]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X2Y49     vpu_hsa/row[1].col[0].left_latches_reg[1][0]/CLK
Min Period        n/a     DSP48E1/CLK        n/a            2.154         10.000      7.846      DSP48_X2Y50     vpu_hsa/row[1].col[1].left_latches_reg[1][1]/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X31Y112   act_col_ix_tristate_oe_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X45Y114   act_col_ix_tristate_oe_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X46Y110   act_value_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X44Y111   act_value_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       58.047ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.639ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.047ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 0.828ns (8.902%)  route 8.473ns (91.098%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 70.327 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.611    11.999    UART_RECEIVER_n_101
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485    70.327    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.028    70.355    
                         clock uncertainty           -0.104    70.251    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.205    70.046    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         70.046    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                 58.047    

Slack (MET) :             58.319ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 0.828ns (9.171%)  route 8.200ns (90.829%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 70.326 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.338    11.726    UART_RECEIVER_n_101
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484    70.326    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.028    70.354    
                         clock uncertainty           -0.104    70.250    
    SLICE_X67Y128        FDRE (Setup_fdre_C_CE)      -0.205    70.045    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         70.045    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 58.319    

Slack (MET) :             58.493ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.828ns (9.353%)  route 8.024ns (90.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 70.324 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.162    11.550    UART_RECEIVER_n_101
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.482    70.324    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.352    
                         clock uncertainty           -0.104    70.248    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.205    70.043    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         70.043    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 58.493    

Slack (MET) :             58.513ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.828ns (9.375%)  route 8.004ns (90.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.142    11.530    UART_RECEIVER_n_101
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.104    70.247    
    SLICE_X65Y126        FDRE (Setup_fdre_C_CE)      -0.205    70.042    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.042    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                 58.513    

Slack (MET) :             58.679ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.828ns (9.555%)  route 7.837ns (90.445%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.975    11.363    UART_RECEIVER_n_101
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.104    70.247    
    SLICE_X68Y123        FDRE (Setup_fdre_C_CE)      -0.205    70.042    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         70.042    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 58.679    

Slack (MET) :             58.696ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 0.828ns (9.536%)  route 7.855ns (90.464%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.993    11.381    UART_RECEIVER_n_101
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.104    70.245    
    SLICE_X66Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.076    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         70.076    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 58.696    

Slack (MET) :             58.907ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 0.828ns (9.776%)  route 7.642ns (90.224%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.780    11.168    UART_RECEIVER_n_101
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.478    70.320    clk_uart
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.104    70.244    
    SLICE_X62Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.075    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.075    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 58.907    

Slack (MET) :             58.964ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[3][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.978ns (11.832%)  route 7.287ns (88.168%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.332     5.486    UART_RECEIVER/operating_mode_reg[0]
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.124     5.610 f  UART_RECEIVER/uart_data_frame[28]_i_6/O
                         net (fo=18, routed)          1.074     6.684    UART_RECEIVER/uart_data_frame[28]_i_6_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  UART_RECEIVER/weights_sram[5][7][15]_i_3/O
                         net (fo=2, routed)           0.483     7.291    UART_RECEIVER/weights_sram[5][7][15]_i_3_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.415 r  UART_RECEIVER/weights_sram[3][7][15]_i_2/O
                         net (fo=8, routed)           0.975     8.390    UART_RECEIVER/weights_sram[3][7][15]_i_2_n_0
    SLICE_X38Y113        LUT3 (Prop_lut3_I0_O)        0.150     8.540 r  UART_RECEIVER/weights_sram[3][2][15]_i_1/O
                         net (fo=16, routed)          2.423    10.963    UART_RECEIVER_n_113
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.499    70.341    clk_uart
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.104    70.337    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.409    69.928    weights_sram_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         69.928    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 58.964    

Slack (MET) :             58.989ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.912%)  route 7.525ns (90.088%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.104    70.245    
    SLICE_X64Y125        FDRE (Setup_fdre_C_CE)      -0.205    70.040    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         70.040    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.989    

Slack (MET) :             58.990ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.913%)  route 7.525ns (90.087%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.104    70.245    
    SLICE_X65Y124        FDRE (Setup_fdre_C_CE)      -0.205    70.040    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         70.040    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[2]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[2]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/C
                         clock pessimism             -0.215     0.710    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.059     0.769    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[3]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[3]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/C
                         clock pessimism             -0.215     0.710    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.052     0.762    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.815%)  route 0.141ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X38Y120        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     0.847 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/Q
                         net (fo=5, routed)           0.141     0.988    UART_RECEIVER/data_byte[6]
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    UART_RECEIVER/clk_uart
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/C
                         clock pessimism             -0.194     0.720    
    SLICE_X36Y120        FDRE (Hold_fdre_C_D)         0.071     0.791    UART_RECEIVER/data_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.791    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 weights_filled_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[48]/Q
                         net (fo=2, routed)           0.114     0.941    UART_RECEIVER/weights_filled[48]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.986 r  UART_RECEIVER/weights_filled[48]_i_1/O
                         net (fo=1, routed)           0.000     0.986    UART_RECEIVER_n_24
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
                         clock pessimism             -0.228     0.686    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.091     0.777    weights_filled_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/drop_byte_after_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.947%)  route 0.179ns (49.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.179     1.007    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.052 r  UART_RECEIVER/UART_BYTE_RECEIVER/drop_byte_after_i_1/O
                         net (fo=1, routed)           0.000     1.052    UART_RECEIVER/UART_BYTE_RECEIVER_n_16
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/C
                         clock pessimism             -0.194     0.721    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.120     0.841    UART_RECEIVER/drop_byte_after_reg
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 acts_filled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_filled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  acts_filled_reg[0]/Q
                         net (fo=4, routed)           0.117     0.949    UART_RECEIVER/acts_filled[0]
    SLICE_X31Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/acts_filled[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_99
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.830     0.920    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
                         clock pessimism             -0.229     0.691    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091     0.782    acts_filled_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.782    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/frame_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.395%)  route 0.183ns (49.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.183     1.011    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_i_1/O
                         net (fo=1, routed)           0.000     1.056    UART_RECEIVER/frame_ready0_out
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
                         clock pessimism             -0.194     0.721    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.121     0.842    UART_RECEIVER/frame_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  weights_filled_reg[52]/Q
                         net (fo=2, routed)           0.122     0.950    UART_RECEIVER/weights_filled[52]
    SLICE_X29Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  UART_RECEIVER/weights_filled[52]_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_20
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
                         clock pessimism             -0.228     0.687    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092     0.779    weights_filled_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 weights_filled_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[53]/Q
                         net (fo=2, routed)           0.122     0.949    UART_RECEIVER/weights_filled[53]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/weights_filled[53]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_19
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
                         clock pessimism             -0.228     0.686    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.092     0.778    weights_filled_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.778    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.233%)  route 0.185ns (56.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    UART_RECEIVER/clk_uart
    SLICE_X36Y118        FDRE                                         r  UART_RECEIVER/data_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  UART_RECEIVER/data_frame_reg[3]/Q
                         net (fo=70, routed)          0.185     1.013    rx_data_frame[3]
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.827     0.917    clk_uart
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/C
                         clock pessimism             -0.194     0.723    
    SLICE_X39Y116        FDRE (Hold_fdre_C_D)         0.072     0.795    weights_sram_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -0.795    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_clk_wiz_0_1
Waveform(ns):       { 0.000 33.889 }
Period(ns):         67.778
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         67.778      65.623     BUFGCTRL_X0Y16  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         67.778      66.529     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X48Y114   FSM_sequential_operating_mode_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X48Y114   FSM_sequential_operating_mode_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X30Y116   LED_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]_lopt_replica_2/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X9Y109    LED_reg[15]_lopt_replica_3/C
Min Period        n/a     FDRE/C             n/a            1.000         67.778      66.778     SLICE_X8Y109    LED_reg[15]_lopt_replica_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       67.778      92.222     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         33.889      32.639     SLICE_X38Y110   acts_sram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0

Setup :          362  Failing Endpoints,  Worst Slack       -2.228ns,  Total Violation     -615.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.228   342.262    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.833    cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        341.833    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.228   342.262    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.833    cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        341.833    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.478ns (74.886%)  route 0.160ns (25.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y110        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.168 r  acts_sram_reg_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.160     1.328    act_value0[13]
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.829     0.919    clk100
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.228     1.235    
    SLICE_X46Y110        FDRE (Hold_fdre_C_D)         0.063     1.298    act_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.288ns (39.196%)  route 0.447ns (60.804%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.563     0.693    clk_uart
    SLICE_X35Y108        FDRE                                         r  weights_sram_reg[2][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.128     0.821 r  weights_sram_reg[2][1][6]/Q
                         net (fo=1, routed)           0.447     1.268    weights_sram_reg_n_0_[2][1][6]
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.098     1.366 r  weight_col_bus[1][6]_i_2/O
                         net (fo=1, routed)           0.000     1.366    weight_col_bus[1][6]_i_2_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I0_O)      0.062     1.428 r  weight_col_bus_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.428    weight_col_bus_reg[1][6]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.134     1.374    weight_col_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.282ns (38.425%)  route 0.452ns (61.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    clk_uart
    SLICE_X34Y114        FDRE                                         r  weights_sram_reg[1][3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164     0.854 r  weights_sram_reg[1][3][9]/Q
                         net (fo=1, routed)           0.452     1.306    weights_sram_reg_n_0_[1][3][9]
    SLICE_X34Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.351 r  weight_col_bus[3][9]_i_2/O
                         net (fo=1, routed)           0.000     1.351    weight_col_bus[3][9]_i_2_n_0
    SLICE_X34Y113        MUXF7 (Prop_muxf7_I0_O)      0.073     1.424 r  weight_col_bus_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.424    weight_col_bus_reg[3][9]_i_1_n_0
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X34Y113        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.386ns (56.935%)  route 0.292ns (43.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X38Y110        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.076 r  acts_sram_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.292     1.368    act_value0[5]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.076     1.314    act_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[7][1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.302ns (41.027%)  route 0.434ns (58.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X40Y109        FDRE                                         r  weights_sram_reg[7][1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_fdre_C_Q)         0.128     0.819 r  weights_sram_reg[7][1][9]/Q
                         net (fo=1, routed)           0.434     1.253    weights_sram_reg_n_0_[7][1][9]
    SLICE_X38Y109        LUT6 (Prop_lut6_I0_O)        0.099     1.352 r  weight_col_bus[1][9]_i_3/O
                         net (fo=1, routed)           0.000     1.352    weight_col_bus[1][9]_i_3_n_0
    SLICE_X38Y109        MUXF7 (Prop_muxf7_I1_O)      0.075     1.427 r  weight_col_bus_reg[1][9]_i_1/O
                         net (fo=1, routed)           0.000     1.427    weight_col_bus_reg[1][9]_i_1_n_0
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.833     0.923    clk100
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.228     1.239    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.134     1.373    weight_col_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.371%)  route 0.473ns (64.629%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.554     0.684    clk_uart
    SLICE_X51Y116        FDRE                                         r  weights_sram_reg[3][4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  weights_sram_reg[3][4][12]/Q
                         net (fo=1, routed)           0.473     1.298    weights_sram_reg_n_0_[3][4][12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.343 r  weight_col_bus[4][12]_i_2/O
                         net (fo=1, routed)           0.000     1.343    weight_col_bus[4][12]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.073     1.416 r  weight_col_bus_reg[4][12]_i_1/O
                         net (fo=1, routed)           0.000     1.416    weight_col_bus_reg[4][12]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134     1.362    weight_col_bus_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.386ns (58.022%)  route 0.279ns (41.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y110        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.073 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.279     1.352    act_value0[11]
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.070     1.298    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.259ns (35.244%)  route 0.476ns (64.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    clk_uart
    SLICE_X47Y118        FDRE                                         r  weights_sram_reg[1][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     0.824 r  weights_sram_reg[1][2][8]/Q
                         net (fo=1, routed)           0.476     1.300    weights_sram_reg_n_0_[1][2][8]
    SLICE_X46Y117        LUT6 (Prop_lut6_I3_O)        0.045     1.345 r  weight_col_bus[2][8]_i_2/O
                         net (fo=1, routed)           0.000     1.345    weight_col_bus[2][8]_i_2_n_0
    SLICE_X46Y117        MUXF7 (Prop_muxf7_I0_O)      0.073     1.418 r  weight_col_bus_reg[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.418    weight_col_bus_reg[2][8]_i_1_n_0
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.913    clk100
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.228     1.229    
    SLICE_X46Y117        FDRE (Hold_fdre_C_D)         0.134     1.363    weight_col_bus_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.248ns (33.788%)  route 0.486ns (66.212%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X45Y108        FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.486     1.318    weights_sram_reg_n_0_[3][4][11]
    SLICE_X46Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.363 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000     1.363    weight_col_bus[4][11]_i_2_n_0
    SLICE_X46Y108        MUXF7 (Prop_muxf7_I0_O)      0.062     1.425 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.000     1.425    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.282ns (38.264%)  route 0.455ns (61.736%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.562     0.692    clk_uart
    SLICE_X38Y105        FDRE                                         r  weights_sram_reg[2][5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     0.856 r  weights_sram_reg[2][5][2]/Q
                         net (fo=1, routed)           0.455     1.311    weights_sram_reg_n_0_[2][5][2]
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.356 r  weight_col_bus[5][2]_i_2/O
                         net (fo=1, routed)           0.000     1.356    weight_col_bus[5][2]_i_2_n_0
    SLICE_X38Y103        MUXF7 (Prop_muxf7_I0_O)      0.073     1.429 r  weight_col_bus_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.429    weight_col_bus_reg[5][2]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.134     1.374    weight_col_bus_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :          439  Failing Endpoints,  Worst Slack       -1.177ns,  Total Violation     -186.421ns
Hold  :         1488  Failing Endpoints,  Worst Slack       -0.872ns,  Total Violation     -370.238ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.336ns  (logic 4.775ns (38.707%)  route 7.561ns (61.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[6])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[6]
                         net (fo=1, routed)           2.340    15.035    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.807    13.982    vpu_hsa/p_0_out
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.003    
                         clock uncertainty           -0.077    13.925    
    SLICE_X65Y111        FDRE (Setup_fdre_C_D)       -0.067    13.858    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[3]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[9]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.059ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0 rise@10.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.512ns  (logic 4.775ns (38.165%)  route 7.737ns (61.835%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[13]
                         net (fo=1, routed)           2.515    15.210    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n_1
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.114    14.289    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.310    
                         clock uncertainty           -0.077    14.233    
    SLICE_X69Y123        FDRE (Setup_fdre_C_D)       -0.081    14.152    vpu_hsa/uart_data_frame[13]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -1.059    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0 fall@5.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.773ns (13.765%)  route 4.843ns (86.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 7.543 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.260     8.315    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.479     7.543    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.572    
                         clock uncertainty           -0.077     7.494    
    SLICE_X57Y131        FDRE (Setup_fdre_C_CE)      -0.202     7.292    vpu_hsa/row[2].col[4].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 -1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_153_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_143_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_142_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_141_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_140_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_139_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_138_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_137_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_136_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_135_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0

Setup :          362  Failing Endpoints,  Worst Slack       -2.225ns,  Total Violation     -613.829ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.224   342.265    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.836    cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        341.836    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.059    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.224   342.265    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.836    cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        341.836    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.478ns (74.886%)  route 0.160ns (25.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y110        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.168 r  acts_sram_reg_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.160     1.328    act_value0[13]
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.829     0.919    clk100
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.224     1.231    
    SLICE_X46Y110        FDRE (Hold_fdre_C_D)         0.063     1.294    act_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.288ns (39.196%)  route 0.447ns (60.804%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.563     0.693    clk_uart
    SLICE_X35Y108        FDRE                                         r  weights_sram_reg[2][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.128     0.821 r  weights_sram_reg[2][1][6]/Q
                         net (fo=1, routed)           0.447     1.268    weights_sram_reg_n_0_[2][1][6]
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.098     1.366 r  weight_col_bus[1][6]_i_2/O
                         net (fo=1, routed)           0.000     1.366    weight_col_bus[1][6]_i_2_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I0_O)      0.062     1.428 r  weight_col_bus_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.428    weight_col_bus_reg[1][6]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.282ns (38.425%)  route 0.452ns (61.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    clk_uart
    SLICE_X34Y114        FDRE                                         r  weights_sram_reg[1][3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164     0.854 r  weights_sram_reg[1][3][9]/Q
                         net (fo=1, routed)           0.452     1.306    weights_sram_reg_n_0_[1][3][9]
    SLICE_X34Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.351 r  weight_col_bus[3][9]_i_2/O
                         net (fo=1, routed)           0.000     1.351    weight_col_bus[3][9]_i_2_n_0
    SLICE_X34Y113        MUXF7 (Prop_muxf7_I0_O)      0.073     1.424 r  weight_col_bus_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.424    weight_col_bus_reg[3][9]_i_1_n_0
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X34Y113        FDRE (Hold_fdre_C_D)         0.134     1.366    weight_col_bus_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.386ns (56.935%)  route 0.292ns (43.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X38Y110        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.076 r  acts_sram_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.292     1.368    act_value0[5]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.076     1.310    act_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 weights_sram_reg[7][1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.302ns (41.027%)  route 0.434ns (58.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X40Y109        FDRE                                         r  weights_sram_reg[7][1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_fdre_C_Q)         0.128     0.819 r  weights_sram_reg[7][1][9]/Q
                         net (fo=1, routed)           0.434     1.253    weights_sram_reg_n_0_[7][1][9]
    SLICE_X38Y109        LUT6 (Prop_lut6_I0_O)        0.099     1.352 r  weight_col_bus[1][9]_i_3/O
                         net (fo=1, routed)           0.000     1.352    weight_col_bus[1][9]_i_3_n_0
    SLICE_X38Y109        MUXF7 (Prop_muxf7_I1_O)      0.075     1.427 r  weight_col_bus_reg[1][9]_i_1/O
                         net (fo=1, routed)           0.000     1.427    weight_col_bus_reg[1][9]_i_1_n_0
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.833     0.923    clk100
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.224     1.235    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.134     1.369    weight_col_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.371%)  route 0.473ns (64.629%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.554     0.684    clk_uart
    SLICE_X51Y116        FDRE                                         r  weights_sram_reg[3][4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  weights_sram_reg[3][4][12]/Q
                         net (fo=1, routed)           0.473     1.298    weights_sram_reg_n_0_[3][4][12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.343 r  weight_col_bus[4][12]_i_2/O
                         net (fo=1, routed)           0.000     1.343    weight_col_bus[4][12]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.073     1.416 r  weight_col_bus_reg[4][12]_i_1/O
                         net (fo=1, routed)           0.000     1.416    weight_col_bus_reg[4][12]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134     1.358    weight_col_bus_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.386ns (58.022%)  route 0.279ns (41.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y110        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.073 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.279     1.352    act_value0[11]
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.070     1.294    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.259ns (35.244%)  route 0.476ns (64.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    clk_uart
    SLICE_X47Y118        FDRE                                         r  weights_sram_reg[1][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     0.824 r  weights_sram_reg[1][2][8]/Q
                         net (fo=1, routed)           0.476     1.300    weights_sram_reg_n_0_[1][2][8]
    SLICE_X46Y117        LUT6 (Prop_lut6_I3_O)        0.045     1.345 r  weight_col_bus[2][8]_i_2/O
                         net (fo=1, routed)           0.000     1.345    weight_col_bus[2][8]_i_2_n_0
    SLICE_X46Y117        MUXF7 (Prop_muxf7_I0_O)      0.073     1.418 r  weight_col_bus_reg[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.418    weight_col_bus_reg[2][8]_i_1_n_0
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.913    clk100
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.224     1.225    
    SLICE_X46Y117        FDRE (Hold_fdre_C_D)         0.134     1.359    weight_col_bus_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.248ns (33.788%)  route 0.486ns (66.212%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X45Y108        FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.486     1.318    weights_sram_reg_n_0_[3][4][11]
    SLICE_X46Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.363 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000     1.363    weight_col_bus[4][11]_i_2_n_0
    SLICE_X46Y108        MUXF7 (Prop_muxf7_I0_O)      0.062     1.425 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.000     1.425    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.134     1.366    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.282ns (38.264%)  route 0.455ns (61.736%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.562     0.692    clk_uart
    SLICE_X38Y105        FDRE                                         r  weights_sram_reg[2][5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     0.856 r  weights_sram_reg[2][5][2]/Q
                         net (fo=1, routed)           0.455     1.311    weights_sram_reg_n_0_[2][5][2]
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.356 r  weight_col_bus[5][2]_i_2/O
                         net (fo=1, routed)           0.000     1.356    weight_col_bus[5][2]_i_2_n_0
    SLICE_X38Y103        MUXF7 (Prop_muxf7_I0_O)      0.073     1.429 r  weight_col_bus_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.429    weight_col_bus_reg[5][2]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0

Setup :           18  Failing Endpoints,  Worst Slack       -3.686ns,  Total Violation      -59.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.985ns  (logic 0.766ns (38.590%)  route 1.219ns (61.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.095ns = ( 275.095 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.489   275.095    vpu_hsa/p_0_out
    SLICE_X66Y124        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518   275.613 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.266    vpu_hsa/result[6]__0[7]
    SLICE_X66Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.390 r  vpu_hsa/uart_data_frame[7]_i_2_comp_1/O
                         net (fo=1, routed)           0.566   276.956    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.080 r  vpu_hsa/uart_data_frame[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.080    vpu_hsa_n_11
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)        0.031   273.394    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                        273.394    
                         arrival time                        -277.080    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.626ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.946ns  (logic 0.704ns (36.184%)  route 1.242ns (63.816%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.186    vpu_hsa/result[6]__0[9]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.310 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.586   276.897    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124   277.021 r  vpu_hsa/uart_data_frame[9]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.021    vpu_hsa_n_10
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.032   273.395    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.395    
                         arrival time                        -277.021    
  -------------------------------------------------------------------
                         slack                                 -3.626    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.943ns  (logic 0.842ns (43.345%)  route 1.101ns (56.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.419   275.494 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.667   276.161    vpu_hsa/result[2]__0[3]
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.299   276.460 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.434   276.894    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.228   273.369    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)        0.031   273.400    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.400    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.907ns  (logic 0.704ns (36.926%)  route 1.203ns (63.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X64Y123        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.619   276.150    vpu_hsa/result[4]__0[15]
    SLICE_X62Y123        LUT6 (Prop_lut6_I3_O)        0.124   276.274 r  vpu_hsa/uart_data_frame[15]_i_2_comp_1/O
                         net (fo=1, routed)           0.584   276.858    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.124   276.982 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.982    vpu_hsa_n_8
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.029   273.392    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.392    
                         arrival time                        -276.982    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.521ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.708ns  (logic 0.704ns (41.228%)  route 1.004ns (58.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 275.213 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.606   275.213    vpu_hsa/p_0_out
    SLICE_X65Y128        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.456   275.669 r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.577   276.246    vpu_hsa/result[5]__0[10]
    SLICE_X67Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[10]_i_2_comp_1/O
                         net (fo=1, routed)           0.426   276.796    vpu_hsa/uart_data_frame[10]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.920 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.920    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.228   273.369    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.031   273.400    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.400    
                         arrival time                        -276.920    
  -------------------------------------------------------------------
                         slack                                 -3.521    

Slack (VIOLATED) :        -3.506ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.905ns  (logic 0.839ns (44.044%)  route 1.066ns (55.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    4.993ns = ( 274.993 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.387   274.993    vpu_hsa/p_0_out
    SLICE_X65Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.419   275.412 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/Q
                         net (fo=1, routed)           0.589   276.002    vpu_hsa/result[4]__0[6]
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.296   276.298 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.477   276.774    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X64Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.898 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.898    vpu_hsa_n_12
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X64Y125        FDRE (Setup_fdre_C_D)        0.029   273.392    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.392    
                         arrival time                        -276.898    
  -------------------------------------------------------------------
                         slack                                 -3.506    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.817ns  (logic 0.766ns (42.155%)  route 1.051ns (57.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.468   275.075    vpu_hsa/p_0_out
    SLICE_X66Y126        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.518   275.593 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.246    vpu_hsa/result[6]__0[14]
    SLICE_X66Y126        LUT6 (Prop_lut6_I1_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.398   276.768    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I0_O)        0.124   276.892 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   276.892    vpu_hsa_n_0
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.228   273.365    
    SLICE_X65Y126        FDRE (Setup_fdre_C_D)        0.031   273.396    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.396    
                         arrival time                        -276.892    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.866ns  (logic 0.766ns (41.048%)  route 1.100ns (58.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 275.005 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.398   275.005    vpu_hsa/p_0_out
    SLICE_X60Y119        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.518   275.523 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/Q
                         net (fo=1, routed)           0.464   275.987    vpu_hsa/result[7]__0[12]
    SLICE_X60Y119        LUT5 (Prop_lut5_I0_O)        0.124   276.111 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.636   276.747    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124   276.871 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   276.871    vpu_hsa_n_1
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.228   273.365    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029   273.394    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.394    
                         arrival time                        -276.871    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.460ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.811ns  (logic 0.704ns (38.868%)  route 1.107ns (61.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 275.090 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.484   275.090    vpu_hsa/p_0_out
    SLICE_X68Y125        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDRE (Prop_fdre_C_Q)         0.456   275.546 r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/Q
                         net (fo=1, routed)           0.813   276.360    vpu_hsa/result[1]__0[11]
    SLICE_X65Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.484 r  vpu_hsa/uart_data_frame[11]_i_3/O
                         net (fo=1, routed)           0.294   276.778    vpu_hsa/uart_data_frame[11]_i_3_n_0
    SLICE_X66Y125        LUT5 (Prop_lut5_I3_O)        0.124   276.902 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   276.902    vpu_hsa_n_4
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X66Y125        FDRE (Setup_fdre_C_D)        0.079   273.442    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.442    
                         arrival time                        -276.902    
  -------------------------------------------------------------------
                         slack                                 -3.460    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.654ns  (logic 0.704ns (42.561%)  route 0.950ns (57.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 273.659 - 271.111 ) 
    Source Clock Delay      (SCD):    5.202ns = ( 275.202 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.595   275.202    vpu_hsa/p_0_out
    SLICE_X67Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456   275.658 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.796   276.454    vpu_hsa/result[2]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I1_O)        0.124   276.578 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.154   276.732    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.124   276.856 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.856    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484   273.659    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.595    
                         clock uncertainty           -0.228   273.368    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.032   273.400    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.400    
                         arrival time                        -276.856    
  -------------------------------------------------------------------
                         slack                                 -3.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.365%)  route 0.604ns (68.635%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  compute_done_reg/Q
                         net (fo=4, routed)           0.182     1.010    compute_done
    SLICE_X48Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.055 f  FSM_sequential_operating_mode[1]_i_10/O
                         net (fo=1, routed)           0.220     1.275    UART_RECEIVER/FSM_sequential_operating_mode_reg[0]_1
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.320 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4/O
                         net (fo=2, routed)           0.202     1.522    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4_n_0
    SLICE_X48Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.567 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.567    UART_RECEIVER_n_1
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.228     1.232    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.092     1.324    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.231ns (24.183%)  route 0.724ns (75.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  compute_done_reg/Q
                         net (fo=4, routed)           0.555     1.383    compute_done
    SLICE_X48Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.428 r  FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=1, routed)           0.169     1.597    UART_RECEIVER/p_0_out[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.642 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.642    UART_RECEIVER_n_2
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.228     1.232    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.091     1.323    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.897%)  route 0.136ns (37.103%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.615     1.588    vpu_hsa/p_0_out
    SLICE_X64Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/Q
                         net (fo=1, routed)           0.054     1.783    vpu_hsa/result[4]__0[3]
    SLICE_X65Y119        LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.082     1.910    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.955 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism              0.089     1.002    
                         clock uncertainty            0.228     1.230    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.092     1.322    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (51.009%)  route 0.222ns (48.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.655     1.628    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/Q
                         net (fo=1, routed)           0.107     1.876    vpu_hsa/result[1]__0[13]
    SLICE_X69Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  vpu_hsa/uart_data_frame[13]_i_3/O
                         net (fo=1, routed)           0.115     2.036    vpu_hsa/uart_data_frame[13]_i_3_n_0
    SLICE_X68Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     2.081    vpu_hsa_n_9
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.819     0.909    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.228     1.225    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092     1.317    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.231ns (54.291%)  route 0.194ns (45.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.698     1.671    vpu_hsa/p_0_out
    SLICE_X67Y122        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     1.812 r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.091     1.903    vpu_hsa/result[0]__0[0]
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  vpu_hsa/uart_data_frame[0]_i_3/O
                         net (fo=1, routed)           0.103     2.052    vpu_hsa/uart_data_frame[0]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.097 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    vpu_hsa_n_15
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.228     1.227    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.091     1.318    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.390%)  route 0.278ns (54.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.619     1.593    vpu_hsa/p_0_out
    SLICE_X64Y120        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.166     1.900    vpu_hsa/result[3]__0[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.945 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.112     2.057    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    vpu_hsa_n_14
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.228     1.227    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.092     1.319    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.433%)  route 0.178ns (43.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.743     1.717    vpu_hsa/p_0_out
    SLICE_X65Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.126     1.984    vpu_hsa/result[1]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.052     2.081    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.126    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.092     1.320    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.231ns (58.800%)  route 0.162ns (41.200%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.766     1.739    vpu_hsa/p_0_out
    SLICE_X71Y127        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/Q
                         net (fo=1, routed)           0.103     1.982    vpu_hsa/result[6]__0[8]
    SLICE_X68Y127        LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  vpu_hsa/uart_data_frame[8]_i_4/O
                         net (fo=1, routed)           0.059     2.087    vpu_hsa/uart_data_frame[8]_i_4_n_0
    SLICE_X68Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_2
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.228     1.227    
    SLICE_X68Y127        FDRE (Hold_fdre_C_D)         0.092     1.319    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.372%)  route 0.257ns (52.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.680     1.653    vpu_hsa/p_0_out
    SLICE_X64Y130        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.155     1.949    vpu_hsa/result[3]__0[10]
    SLICE_X66Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.101     2.096    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.141    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.823     0.913    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.228     1.229    
    SLICE_X64Y129        FDRE (Hold_fdre_C_D)         0.092     1.321    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.260%)  route 0.291ns (55.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.677     1.650    vpu_hsa/p_0_out
    SLICE_X64Y121        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_fdre_C_Q)         0.141     1.791 r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/Q
                         net (fo=1, routed)           0.154     1.945    vpu_hsa/result[4]__0[5]
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[5]_i_2/O
                         net (fo=1, routed)           0.137     2.127    vpu_hsa/uart_data_frame[5]_i_2_n_0
    SLICE_X62Y120        LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_13
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     1.349    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :           18  Failing Endpoints,  Worst Slack       -3.686ns,  Total Violation      -59.549ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.686ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.985ns  (logic 0.766ns (38.590%)  route 1.219ns (61.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.095ns = ( 275.095 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.489   275.095    vpu_hsa/p_0_out
    SLICE_X66Y124        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518   275.613 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.266    vpu_hsa/result[6]__0[7]
    SLICE_X66Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.390 r  vpu_hsa/uart_data_frame[7]_i_2_comp_1/O
                         net (fo=1, routed)           0.566   276.956    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.080 r  vpu_hsa/uart_data_frame[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.080    vpu_hsa_n_11
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)        0.031   273.394    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                        273.394    
                         arrival time                        -277.080    
  -------------------------------------------------------------------
                         slack                                 -3.686    

Slack (VIOLATED) :        -3.626ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.946ns  (logic 0.704ns (36.184%)  route 1.242ns (63.816%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.186    vpu_hsa/result[6]__0[9]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.310 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.586   276.897    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124   277.021 r  vpu_hsa/uart_data_frame[9]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.021    vpu_hsa_n_10
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.032   273.395    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.395    
                         arrival time                        -277.021    
  -------------------------------------------------------------------
                         slack                                 -3.626    

Slack (VIOLATED) :        -3.618ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.943ns  (logic 0.842ns (43.345%)  route 1.101ns (56.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.419   275.494 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.667   276.161    vpu_hsa/result[2]__0[3]
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.299   276.460 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.434   276.894    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.228   273.369    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)        0.031   273.400    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.400    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.618    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.907ns  (logic 0.704ns (36.926%)  route 1.203ns (63.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X64Y123        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.619   276.150    vpu_hsa/result[4]__0[15]
    SLICE_X62Y123        LUT6 (Prop_lut6_I3_O)        0.124   276.274 r  vpu_hsa/uart_data_frame[15]_i_2_comp_1/O
                         net (fo=1, routed)           0.584   276.858    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.124   276.982 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.982    vpu_hsa_n_8
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.029   273.392    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.392    
                         arrival time                        -276.982    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.521ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.708ns  (logic 0.704ns (41.228%)  route 1.004ns (58.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 275.213 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.606   275.213    vpu_hsa/p_0_out
    SLICE_X65Y128        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.456   275.669 r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.577   276.246    vpu_hsa/result[5]__0[10]
    SLICE_X67Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[10]_i_2_comp_1/O
                         net (fo=1, routed)           0.426   276.796    vpu_hsa/uart_data_frame[10]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.920 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.920    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.228   273.369    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.031   273.400    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.400    
                         arrival time                        -276.920    
  -------------------------------------------------------------------
                         slack                                 -3.521    

Slack (VIOLATED) :        -3.506ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.905ns  (logic 0.839ns (44.044%)  route 1.066ns (55.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    4.993ns = ( 274.993 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.387   274.993    vpu_hsa/p_0_out
    SLICE_X65Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.419   275.412 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/Q
                         net (fo=1, routed)           0.589   276.002    vpu_hsa/result[4]__0[6]
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.296   276.298 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.477   276.774    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X64Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.898 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.898    vpu_hsa_n_12
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X64Y125        FDRE (Setup_fdre_C_D)        0.029   273.392    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.392    
                         arrival time                        -276.898    
  -------------------------------------------------------------------
                         slack                                 -3.506    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.817ns  (logic 0.766ns (42.155%)  route 1.051ns (57.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.468   275.075    vpu_hsa/p_0_out
    SLICE_X66Y126        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.518   275.593 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.246    vpu_hsa/result[6]__0[14]
    SLICE_X66Y126        LUT6 (Prop_lut6_I1_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.398   276.768    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I0_O)        0.124   276.892 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   276.892    vpu_hsa_n_0
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.228   273.365    
    SLICE_X65Y126        FDRE (Setup_fdre_C_D)        0.031   273.396    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.396    
                         arrival time                        -276.892    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.477ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.866ns  (logic 0.766ns (41.048%)  route 1.100ns (58.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 275.005 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.398   275.005    vpu_hsa/p_0_out
    SLICE_X60Y119        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.518   275.523 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/Q
                         net (fo=1, routed)           0.464   275.987    vpu_hsa/result[7]__0[12]
    SLICE_X60Y119        LUT5 (Prop_lut5_I0_O)        0.124   276.111 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.636   276.747    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124   276.871 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   276.871    vpu_hsa_n_1
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.228   273.365    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029   273.394    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.394    
                         arrival time                        -276.871    
  -------------------------------------------------------------------
                         slack                                 -3.477    

Slack (VIOLATED) :        -3.460ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.811ns  (logic 0.704ns (38.868%)  route 1.107ns (61.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 275.090 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.484   275.090    vpu_hsa/p_0_out
    SLICE_X68Y125        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDRE (Prop_fdre_C_Q)         0.456   275.546 r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/Q
                         net (fo=1, routed)           0.813   276.360    vpu_hsa/result[1]__0[11]
    SLICE_X65Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.484 r  vpu_hsa/uart_data_frame[11]_i_3/O
                         net (fo=1, routed)           0.294   276.778    vpu_hsa/uart_data_frame[11]_i_3_n_0
    SLICE_X66Y125        LUT5 (Prop_lut5_I3_O)        0.124   276.902 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   276.902    vpu_hsa_n_4
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.228   273.363    
    SLICE_X66Y125        FDRE (Setup_fdre_C_D)        0.079   273.442    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.442    
                         arrival time                        -276.902    
  -------------------------------------------------------------------
                         slack                                 -3.460    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.654ns  (logic 0.704ns (42.561%)  route 0.950ns (57.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 273.659 - 271.111 ) 
    Source Clock Delay      (SCD):    5.202ns = ( 275.202 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.595   275.202    vpu_hsa/p_0_out
    SLICE_X67Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456   275.658 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.796   276.454    vpu_hsa/result[2]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I1_O)        0.124   276.578 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.154   276.732    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.124   276.856 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.856    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484   273.659    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.595    
                         clock uncertainty           -0.228   273.368    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.032   273.400    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.400    
                         arrival time                        -276.856    
  -------------------------------------------------------------------
                         slack                                 -3.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.365%)  route 0.604ns (68.635%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  compute_done_reg/Q
                         net (fo=4, routed)           0.182     1.010    compute_done
    SLICE_X48Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.055 f  FSM_sequential_operating_mode[1]_i_10/O
                         net (fo=1, routed)           0.220     1.275    UART_RECEIVER/FSM_sequential_operating_mode_reg[0]_1
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.320 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4/O
                         net (fo=2, routed)           0.202     1.522    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4_n_0
    SLICE_X48Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.567 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.567    UART_RECEIVER_n_1
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.228     1.232    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.092     1.324    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.324    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.231ns (24.183%)  route 0.724ns (75.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  compute_done_reg/Q
                         net (fo=4, routed)           0.555     1.383    compute_done
    SLICE_X48Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.428 r  FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=1, routed)           0.169     1.597    UART_RECEIVER/p_0_out[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.642 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.642    UART_RECEIVER_n_2
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.228     1.232    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.091     1.323    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.897%)  route 0.136ns (37.103%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.615     1.588    vpu_hsa/p_0_out
    SLICE_X64Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/Q
                         net (fo=1, routed)           0.054     1.783    vpu_hsa/result[4]__0[3]
    SLICE_X65Y119        LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.082     1.910    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.955 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism              0.089     1.002    
                         clock uncertainty            0.228     1.230    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.092     1.322    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (51.009%)  route 0.222ns (48.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.655     1.628    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/Q
                         net (fo=1, routed)           0.107     1.876    vpu_hsa/result[1]__0[13]
    SLICE_X69Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  vpu_hsa/uart_data_frame[13]_i_3/O
                         net (fo=1, routed)           0.115     2.036    vpu_hsa/uart_data_frame[13]_i_3_n_0
    SLICE_X68Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     2.081    vpu_hsa_n_9
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.819     0.909    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.228     1.225    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092     1.317    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.231ns (54.291%)  route 0.194ns (45.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.698     1.671    vpu_hsa/p_0_out
    SLICE_X67Y122        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     1.812 r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.091     1.903    vpu_hsa/result[0]__0[0]
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  vpu_hsa/uart_data_frame[0]_i_3/O
                         net (fo=1, routed)           0.103     2.052    vpu_hsa/uart_data_frame[0]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.097 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    vpu_hsa_n_15
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.228     1.227    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.091     1.318    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.783ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.390%)  route 0.278ns (54.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.619     1.593    vpu_hsa/p_0_out
    SLICE_X64Y120        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.166     1.900    vpu_hsa/result[3]__0[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.945 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.112     2.057    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    vpu_hsa_n_14
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.228     1.227    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.092     1.319    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.806ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.433%)  route 0.178ns (43.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.743     1.717    vpu_hsa/p_0_out
    SLICE_X65Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.126     1.984    vpu_hsa/result[1]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.052     2.081    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.126    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.092     1.320    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.813ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.231ns (58.800%)  route 0.162ns (41.200%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.766     1.739    vpu_hsa/p_0_out
    SLICE_X71Y127        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/Q
                         net (fo=1, routed)           0.103     1.982    vpu_hsa/result[6]__0[8]
    SLICE_X68Y127        LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  vpu_hsa/uart_data_frame[8]_i_4/O
                         net (fo=1, routed)           0.059     2.087    vpu_hsa/uart_data_frame[8]_i_4_n_0
    SLICE_X68Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_2
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.228     1.227    
    SLICE_X68Y127        FDRE (Hold_fdre_C_D)         0.092     1.319    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.813    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.372%)  route 0.257ns (52.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.680     1.653    vpu_hsa/p_0_out
    SLICE_X64Y130        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.155     1.949    vpu_hsa/result[3]__0[10]
    SLICE_X66Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.101     2.096    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.141    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.823     0.913    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.228     1.229    
    SLICE_X64Y129        FDRE (Hold_fdre_C_D)         0.092     1.321    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.823ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.260%)  route 0.291ns (55.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.677     1.650    vpu_hsa/p_0_out
    SLICE_X64Y121        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_fdre_C_Q)         0.141     1.791 r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/Q
                         net (fo=1, routed)           0.154     1.945    vpu_hsa/result[4]__0[5]
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[5]_i_2/O
                         net (fo=1, routed)           0.137     2.127    vpu_hsa/uart_data_frame[5]_i_2_n_0
    SLICE_X62Y120        LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_13
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     1.349    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.823    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       58.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.044ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 0.828ns (8.902%)  route 8.473ns (91.098%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 70.327 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.611    11.999    UART_RECEIVER_n_101
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485    70.327    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.028    70.355    
                         clock uncertainty           -0.108    70.248    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.205    70.043    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         70.043    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                 58.044    

Slack (MET) :             58.315ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 0.828ns (9.171%)  route 8.200ns (90.829%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 70.326 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.338    11.726    UART_RECEIVER_n_101
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484    70.326    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.028    70.354    
                         clock uncertainty           -0.108    70.247    
    SLICE_X67Y128        FDRE (Setup_fdre_C_CE)      -0.205    70.042    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         70.042    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 58.315    

Slack (MET) :             58.489ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.828ns (9.353%)  route 8.024ns (90.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 70.324 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.162    11.550    UART_RECEIVER_n_101
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.482    70.324    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.352    
                         clock uncertainty           -0.108    70.245    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.205    70.040    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         70.040    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 58.489    

Slack (MET) :             58.509ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.828ns (9.375%)  route 8.004ns (90.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.142    11.530    UART_RECEIVER_n_101
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.108    70.244    
    SLICE_X65Y126        FDRE (Setup_fdre_C_CE)      -0.205    70.039    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.039    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                 58.509    

Slack (MET) :             58.675ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.828ns (9.555%)  route 7.837ns (90.445%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.975    11.363    UART_RECEIVER_n_101
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.108    70.244    
    SLICE_X68Y123        FDRE (Setup_fdre_C_CE)      -0.205    70.039    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         70.039    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 58.675    

Slack (MET) :             58.692ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 0.828ns (9.536%)  route 7.855ns (90.464%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.993    11.381    UART_RECEIVER_n_101
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X66Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.073    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         70.073    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 58.692    

Slack (MET) :             58.904ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 0.828ns (9.776%)  route 7.642ns (90.224%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.780    11.168    UART_RECEIVER_n_101
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.478    70.320    clk_uart
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.108    70.241    
    SLICE_X62Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.072    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.072    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 58.904    

Slack (MET) :             58.961ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[3][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.978ns (11.832%)  route 7.287ns (88.168%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.332     5.486    UART_RECEIVER/operating_mode_reg[0]
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.124     5.610 f  UART_RECEIVER/uart_data_frame[28]_i_6/O
                         net (fo=18, routed)          1.074     6.684    UART_RECEIVER/uart_data_frame[28]_i_6_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  UART_RECEIVER/weights_sram[5][7][15]_i_3/O
                         net (fo=2, routed)           0.483     7.291    UART_RECEIVER/weights_sram[5][7][15]_i_3_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.415 r  UART_RECEIVER/weights_sram[3][7][15]_i_2/O
                         net (fo=8, routed)           0.975     8.390    UART_RECEIVER/weights_sram[3][7][15]_i_2_n_0
    SLICE_X38Y113        LUT3 (Prop_lut3_I0_O)        0.150     8.540 r  UART_RECEIVER/weights_sram[3][2][15]_i_1/O
                         net (fo=16, routed)          2.423    10.963    UART_RECEIVER_n_113
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.499    70.341    clk_uart
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.409    69.924    weights_sram_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         69.924    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 58.961    

Slack (MET) :             58.985ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.912%)  route 7.525ns (90.088%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X64Y125        FDRE (Setup_fdre_C_CE)      -0.205    70.037    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         70.037    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.985    

Slack (MET) :             58.986ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0 rise@67.778ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.913%)  route 7.525ns (90.087%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X65Y124        FDRE (Setup_fdre_C_CE)      -0.205    70.037    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         70.037    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[2]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[2]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/C
                         clock pessimism             -0.215     0.710    
                         clock uncertainty            0.108     0.818    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.059     0.877    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[3]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[3]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/C
                         clock pessimism             -0.215     0.710    
                         clock uncertainty            0.108     0.818    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.052     0.870    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.815%)  route 0.141ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X38Y120        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     0.847 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/Q
                         net (fo=5, routed)           0.141     0.988    UART_RECEIVER/data_byte[6]
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    UART_RECEIVER/clk_uart
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/C
                         clock pessimism             -0.194     0.720    
                         clock uncertainty            0.108     0.828    
    SLICE_X36Y120        FDRE (Hold_fdre_C_D)         0.071     0.899    UART_RECEIVER/data_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 weights_filled_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[48]/Q
                         net (fo=2, routed)           0.114     0.941    UART_RECEIVER/weights_filled[48]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.986 r  UART_RECEIVER/weights_filled[48]_i_1/O
                         net (fo=1, routed)           0.000     0.986    UART_RECEIVER_n_24
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
                         clock pessimism             -0.228     0.686    
                         clock uncertainty            0.108     0.794    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.091     0.885    weights_filled_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/drop_byte_after_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.947%)  route 0.179ns (49.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.179     1.007    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.052 r  UART_RECEIVER/UART_BYTE_RECEIVER/drop_byte_after_i_1/O
                         net (fo=1, routed)           0.000     1.052    UART_RECEIVER/UART_BYTE_RECEIVER_n_16
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/C
                         clock pessimism             -0.194     0.721    
                         clock uncertainty            0.108     0.829    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.120     0.949    UART_RECEIVER/drop_byte_after_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 acts_filled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_filled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  acts_filled_reg[0]/Q
                         net (fo=4, routed)           0.117     0.949    UART_RECEIVER/acts_filled[0]
    SLICE_X31Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/acts_filled[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_99
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.830     0.920    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
                         clock pessimism             -0.229     0.691    
                         clock uncertainty            0.108     0.799    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091     0.890    acts_filled_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/frame_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.395%)  route 0.183ns (49.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.183     1.011    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_i_1/O
                         net (fo=1, routed)           0.000     1.056    UART_RECEIVER/frame_ready0_out
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
                         clock pessimism             -0.194     0.721    
                         clock uncertainty            0.108     0.829    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.121     0.950    UART_RECEIVER/frame_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  weights_filled_reg[52]/Q
                         net (fo=2, routed)           0.122     0.950    UART_RECEIVER/weights_filled[52]
    SLICE_X29Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  UART_RECEIVER/weights_filled[52]_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_20
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
                         clock pessimism             -0.228     0.687    
                         clock uncertainty            0.108     0.795    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092     0.887    weights_filled_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[53]/Q
                         net (fo=2, routed)           0.122     0.949    UART_RECEIVER/weights_filled[53]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/weights_filled[53]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_19
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
                         clock pessimism             -0.228     0.686    
                         clock uncertainty            0.108     0.794    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.092     0.886    weights_filled_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.233%)  route 0.185ns (56.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    UART_RECEIVER/clk_uart
    SLICE_X36Y118        FDRE                                         r  UART_RECEIVER/data_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  UART_RECEIVER/data_frame_reg[3]/Q
                         net (fo=70, routed)          0.185     1.013    rx_data_frame[3]
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.827     0.917    clk_uart
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/C
                         clock pessimism             -0.194     0.723    
                         clock uncertainty            0.108     0.831    
    SLICE_X39Y116        FDRE (Hold_fdre_C_D)         0.072     0.903    weights_sram_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :          439  Failing Endpoints,  Worst Slack       -1.177ns,  Total Violation     -186.421ns
Hold  :         1488  Failing Endpoints,  Worst Slack       -0.872ns,  Total Violation     -370.238ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.336ns  (logic 4.775ns (38.707%)  route 7.561ns (61.293%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.982ns = ( 13.982 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[6])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[6]
                         net (fo=1, routed)           2.340    15.035    vpu_hsa/uart_data_frame[6]_i_3_psdsp_n_1
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.807    13.982    vpu_hsa/p_0_out
    SLICE_X65Y111        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.003    
                         clock uncertainty           -0.077    13.925    
    SLICE_X65Y111        FDRE (Setup_fdre_C_D)       -0.067    13.858    vpu_hsa/uart_data_frame[6]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         13.858    
                         arrival time                         -15.035    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[2]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 0.801ns (14.213%)  route 4.835ns (85.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 7.646 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.561     4.738    vpu_hsa/weight_reg[15]_0[2]
    SLICE_X51Y101        LUT4 (Prop_lut4_I3_O)        0.323     5.061 r  vpu_hsa/weight[15]_i_1__2__0/O
                         net (fo=128, routed)         3.274     8.335    vpu_hsa/row[1].col[7].mac/E[0]
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.582     7.646    vpu_hsa/row[1].col[7].mac/clk100
    SLICE_X78Y140        FDRE                                         r  vpu_hsa/row[1].col[7].mac/weight_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.675    
                         clock uncertainty           -0.077     7.597    
    SLICE_X78Y140        FDRE (Setup_fdre_C_CE)      -0.366     7.231    vpu_hsa/row[1].col[7].mac/weight_reg[3]
  -------------------------------------------------------------------
                         required time                          7.231    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[10]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[11]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[8]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.094ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.728ns  (logic 0.773ns (13.496%)  route 4.955ns (86.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.372     8.426    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.481     7.545    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X56Y132        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.574    
                         clock uncertainty           -0.077     7.496    
    SLICE_X56Y132        FDRE (Setup_fdre_C_CE)      -0.164     7.332    vpu_hsa/row[2].col[4].mac/weight_reg[9]
  -------------------------------------------------------------------
                         required time                          7.332    
                         arrival time                          -8.426    
  -------------------------------------------------------------------
                         slack                                 -1.094    

Slack (VIOLATED) :        -1.059ns  (required time - arrival time)
  Source:                 row[7].col[0].left_latches_reg[7][0]_i_21/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100_clk_wiz_0_1 rise@10.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.512ns  (logic 4.775ns (38.165%)  route 7.737ns (61.835%))
  Logic Levels:           3  (DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.289ns = ( 14.289 - 10.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X45Y114        FDRE                                         r  row[7].col[0].left_latches_reg[7][0]_i_21/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.456     3.155 r  row[7].col[0].left_latches_reg[7][0]_i_21/Q
                         net (fo=3, routed)           1.306     4.461    vpu_hsa/row[0].col[0].left_latches_reg[0][0]_1
    SLICE_X34Y112        LUT2 (Prop_lut2_I1_O)        0.150     4.611 r  vpu_hsa/row[7].col[0].left_latches_reg[7][0]_i_19/O
                         net (fo=136, routed)         1.611     6.222    vpu_hsa/act_col_ix[2]
    SLICE_X52Y112        LUT4 (Prop_lut4_I1_O)        0.328     6.550 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_7/O
                         net (fo=8, routed)           2.304     8.855    vpu_hsa/A[10]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_A[10]_P[13])
                                                      3.841    12.696 r  vpu_hsa/row[0].col[7].left_latches_reg[0][7]/P[13]
                         net (fo=1, routed)           2.515    15.210    vpu_hsa/uart_data_frame[13]_i_3_psdsp_n_1
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     9.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    10.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.011    13.076    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.100    13.176 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.114    14.289    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp_1/C
                         clock pessimism              0.020    14.310    
                         clock uncertainty           -0.077    14.233    
    SLICE_X69Y123        FDRE (Setup_fdre_C_D)       -0.081    14.152    vpu_hsa/uart_data_frame[13]_i_3_psdsp_1
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -15.210    
  -------------------------------------------------------------------
                         slack                                 -1.059    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 weight_col_ix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100_clk_wiz_0_1 fall@5.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.616ns  (logic 0.773ns (13.765%)  route 4.843ns (86.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 7.543 - 5.000 ) 
    Source Clock Delay      (SCD):    2.699ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.614     2.699    clk100
    SLICE_X42Y114        FDRE                                         r  weight_col_ix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.478     3.177 r  weight_col_ix_reg[2]/Q
                         net (fo=8, routed)           1.583     4.760    vpu_hsa/row[1].col[4].mac/weight_reg[15]_1[2]
    SLICE_X51Y102        LUT4 (Prop_lut4_I1_O)        0.295     5.055 r  vpu_hsa/row[1].col[4].mac/weight[15]_i_1__1/O
                         net (fo=128, routed)         3.260     8.315    vpu_hsa/row[2].col[4].mac/E[0]
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253     4.339 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     5.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.064 f  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.479     7.543    vpu_hsa/row[2].col[4].mac/clk100
    SLICE_X57Y131        FDRE                                         r  vpu_hsa/row[2].col[4].mac/weight_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.028     7.572    
                         clock uncertainty           -0.077     7.494    
    SLICE_X57Y131        FDRE (Setup_fdre_C_CE)      -0.202     7.292    vpu_hsa/row[2].col[4].mac/weight_reg[0]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -8.315    
  -------------------------------------------------------------------
                         slack                                 -1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[0]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_153_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[0])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[10]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_143_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[10])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[11]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_142_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[11])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[12]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_141_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[12])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[13]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_140_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[13])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[14]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_139_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[14])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[15]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_138_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[15])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[16]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_137_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[16])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[17]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_136_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[17])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    

Slack (VIOLATED) :        -0.872ns  (arrival time - required time)
  Source:                 vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.426ns (99.533%)  route 0.002ns (0.467%))
  Logic Levels:           0  
  Clock Path Skew:        1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.655ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.889     2.954    vpu_hsa/clk100
    SLICE_X45Y109        LUT5 (Prop_lut5_I1_O)        0.100     3.054 r  vpu_hsa/row[7].col[4].left_latches_reg[7][4]_i_1/O
                         net (fo=8, routed)           1.144     4.198    vpu_hsa/p_3_out
    DSP48_X0Y45          DSP48E1                                      r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      0.426     4.624 r  vpu_hsa/row[4].col[4].left_latches_reg[4][4]/PCOUT[18]
                         net (fo=1, routed)           0.002     4.626    vpu_hsa/row[4].col[4].left_latches_reg_n_135_[4][4]
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.424     3.509    vpu_hsa/clk100
    SLICE_X74Y107        LUT5 (Prop_lut5_I1_O)        0.124     3.633 r  vpu_hsa/row[7].col[5].left_latches_reg[7][5]_i_1/O
                         net (fo=8, routed)           2.022     5.655    vpu_hsa/p_2_out
    DSP48_X0Y46          DSP48E1                                      r  vpu_hsa/row[4].col[5].left_latches_reg[4][5]/CLK
                         clock pessimism             -0.020     5.635    
                         clock uncertainty            0.077     5.712    
    DSP48_X0Y46          DSP48E1 (Hold_dsp48e1_CLK_PCIN[18])
                                                     -0.215     5.497    vpu_hsa/row[4].col[5].left_latches_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -5.497    
                         arrival time                           4.626    
  -------------------------------------------------------------------
                         slack                                 -0.872    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk100_clk_wiz_0_1

Setup :          362  Failing Endpoints,  Worst Slack       -2.228ns,  Total Violation     -615.173ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.228   342.268    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.839    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.839    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.228   342.267    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.838    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.838    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.228   342.262    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.833    cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        341.833    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.062    

Slack (VIOLATED) :        -2.062ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.228   342.262    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.833    cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        341.833    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.478ns (74.886%)  route 0.160ns (25.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y110        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.168 r  acts_sram_reg_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.160     1.328    act_value0[13]
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.829     0.919    clk100
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.228     1.235    
    SLICE_X46Y110        FDRE (Hold_fdre_C_D)         0.063     1.298    act_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.288ns (39.196%)  route 0.447ns (60.804%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.563     0.693    clk_uart
    SLICE_X35Y108        FDRE                                         r  weights_sram_reg[2][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.128     0.821 r  weights_sram_reg[2][1][6]/Q
                         net (fo=1, routed)           0.447     1.268    weights_sram_reg_n_0_[2][1][6]
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.098     1.366 r  weight_col_bus[1][6]_i_2/O
                         net (fo=1, routed)           0.000     1.366    weight_col_bus[1][6]_i_2_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I0_O)      0.062     1.428 r  weight_col_bus_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.428    weight_col_bus_reg[1][6]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.134     1.374    weight_col_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.282ns (38.425%)  route 0.452ns (61.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    clk_uart
    SLICE_X34Y114        FDRE                                         r  weights_sram_reg[1][3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164     0.854 r  weights_sram_reg[1][3][9]/Q
                         net (fo=1, routed)           0.452     1.306    weights_sram_reg_n_0_[1][3][9]
    SLICE_X34Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.351 r  weight_col_bus[3][9]_i_2/O
                         net (fo=1, routed)           0.000     1.351    weight_col_bus[3][9]_i_2_n_0
    SLICE_X34Y113        MUXF7 (Prop_muxf7_I0_O)      0.073     1.424 r  weight_col_bus_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.424    weight_col_bus_reg[3][9]_i_1_n_0
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X34Y113        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.386ns (56.935%)  route 0.292ns (43.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X38Y110        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.076 r  acts_sram_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.292     1.368    act_value0[5]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.228     1.238    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.076     1.314    act_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[7][1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.302ns (41.027%)  route 0.434ns (58.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X40Y109        FDRE                                         r  weights_sram_reg[7][1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_fdre_C_Q)         0.128     0.819 r  weights_sram_reg[7][1][9]/Q
                         net (fo=1, routed)           0.434     1.253    weights_sram_reg_n_0_[7][1][9]
    SLICE_X38Y109        LUT6 (Prop_lut6_I0_O)        0.099     1.352 r  weight_col_bus[1][9]_i_3/O
                         net (fo=1, routed)           0.000     1.352    weight_col_bus[1][9]_i_3_n_0
    SLICE_X38Y109        MUXF7 (Prop_muxf7_I1_O)      0.075     1.427 r  weight_col_bus_reg[1][9]_i_1/O
                         net (fo=1, routed)           0.000     1.427    weight_col_bus_reg[1][9]_i_1_n_0
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.833     0.923    clk100
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.228     1.239    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.134     1.373    weight_col_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.371%)  route 0.473ns (64.629%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.554     0.684    clk_uart
    SLICE_X51Y116        FDRE                                         r  weights_sram_reg[3][4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  weights_sram_reg[3][4][12]/Q
                         net (fo=1, routed)           0.473     1.298    weights_sram_reg_n_0_[3][4][12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.343 r  weight_col_bus[4][12]_i_2/O
                         net (fo=1, routed)           0.000     1.343    weight_col_bus[4][12]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.073     1.416 r  weight_col_bus_reg[4][12]_i_1/O
                         net (fo=1, routed)           0.000     1.416    weight_col_bus_reg[4][12]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134     1.362    weight_col_bus_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.386ns (58.022%)  route 0.279ns (41.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y110        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.073 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.279     1.352    act_value0[11]
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.228     1.228    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.070     1.298    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.259ns (35.244%)  route 0.476ns (64.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    clk_uart
    SLICE_X47Y118        FDRE                                         r  weights_sram_reg[1][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     0.824 r  weights_sram_reg[1][2][8]/Q
                         net (fo=1, routed)           0.476     1.300    weights_sram_reg_n_0_[1][2][8]
    SLICE_X46Y117        LUT6 (Prop_lut6_I3_O)        0.045     1.345 r  weight_col_bus[2][8]_i_2/O
                         net (fo=1, routed)           0.000     1.345    weight_col_bus[2][8]_i_2_n_0
    SLICE_X46Y117        MUXF7 (Prop_muxf7_I0_O)      0.073     1.418 r  weight_col_bus_reg[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.418    weight_col_bus_reg[2][8]_i_1_n_0
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.913    clk100
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.228     1.229    
    SLICE_X46Y117        FDRE (Hold_fdre_C_D)         0.134     1.363    weight_col_bus_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.248ns (33.788%)  route 0.486ns (66.212%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X45Y108        FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.486     1.318    weights_sram_reg_n_0_[3][4][11]
    SLICE_X46Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.363 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000     1.363    weight_col_bus[4][11]_i_2_n_0
    SLICE_X46Y108        MUXF7 (Prop_muxf7_I0_O)      0.062     1.425 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.000     1.425    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.228     1.236    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.282ns (38.264%)  route 0.455ns (61.736%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.562     0.692    clk_uart
    SLICE_X38Y105        FDRE                                         r  weights_sram_reg[2][5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     0.856 r  weights_sram_reg[2][5][2]/Q
                         net (fo=1, routed)           0.455     1.311    weights_sram_reg_n_0_[2][5][2]
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.356 r  weight_col_bus[5][2]_i_2/O
                         net (fo=1, routed)           0.000     1.356    weight_col_bus[5][2]_i_2_n_0
    SLICE_X38Y103        MUXF7 (Prop_muxf7_I0_O)      0.073     1.429 r  weight_col_bus_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.429    weight_col_bus_reg[5][2]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.228     1.240    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.134     1.374    weight_col_bus_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0_1
  To Clock:  clk100_clk_wiz_0_1

Setup :          362  Failing Endpoints,  Worst Slack       -2.225ns,  Total Violation     -613.829ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[0]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[1]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[2]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[2]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.225ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.481ns  (logic 0.580ns (23.376%)  route 1.901ns (76.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.559ns = ( 342.559 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.973   344.067    UART_RECEIVER_n_0
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.495   342.559    clk100
    SLICE_X49Y110        FDRE                                         r  cycle_ctr_reg[3]/C
                         clock pessimism             -0.064   342.495    
                         clock uncertainty           -0.224   342.271    
    SLICE_X49Y110        FDRE (Setup_fdre_C_R)       -0.429   341.842    cycle_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                        341.842    
                         arrival time                        -344.067    
  -------------------------------------------------------------------
                         slack                                 -2.225    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[4]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[5]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[6]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[6]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.085ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.340ns  (logic 0.580ns (24.784%)  route 1.760ns (75.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 342.558 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.832   343.926    UART_RECEIVER_n_0
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.494   342.558    clk100
    SLICE_X49Y111        FDRE                                         r  cycle_ctr_reg[7]/C
                         clock pessimism             -0.064   342.494    
                         clock uncertainty           -0.224   342.270    
    SLICE_X49Y111        FDRE (Setup_fdre_C_R)       -0.429   341.841    cycle_ctr_reg[7]
  -------------------------------------------------------------------
                         required time                        341.841    
                         arrival time                        -343.926    
  -------------------------------------------------------------------
                         slack                                 -2.085    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[28]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.224   342.265    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.836    cycle_ctr_reg[28]
  -------------------------------------------------------------------
                         required time                        341.836    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.059    

Slack (VIOLATED) :        -2.059ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            cycle_ctr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk100_clk_wiz_0_1 rise@340.000ns - clk_uart_clk_wiz_0_1 rise@338.889ns)
  Data Path Delay:        2.309ns  (logic 0.580ns (25.117%)  route 1.729ns (74.883%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.553ns = ( 342.553 - 340.000 ) 
    Source Clock Delay      (SCD):    2.697ns = ( 341.586 - 338.889 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    338.889   338.889 r  
    E3                                                0.000   338.889 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   338.889    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   340.371 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   341.624    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459   338.164 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713   339.878    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   339.974 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.612   341.586    clk_uart
    SLICE_X45Y115        FDRE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y115        FDRE (Prop_fdre_C_Q)         0.456   342.042 r  internal_reset_reg/Q
                         net (fo=27, routed)          0.929   342.970    UART_RECEIVER/UART_BYTE_RECEIVER/byte_counter_reg[0]
    SLICE_X44Y115        LUT2 (Prop_lut2_I0_O)        0.124   343.094 r  UART_RECEIVER/UART_BYTE_RECEIVER/current_byte[7]_i_1/O
                         net (fo=222, routed)         0.801   343.895    UART_RECEIVER_n_0
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    340.000   340.000 r  
    E3                                                0.000   340.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   340.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   341.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   342.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253   339.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634   340.973    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   341.064 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        1.489   342.553    clk100
    SLICE_X49Y117        FDRE                                         r  cycle_ctr_reg[29]/C
                         clock pessimism             -0.064   342.489    
                         clock uncertainty           -0.224   342.265    
    SLICE_X49Y117        FDRE (Setup_fdre_C_R)       -0.429   341.836    cycle_ctr_reg[29]
  -------------------------------------------------------------------
                         required time                        341.836    
                         arrival time                        -343.895    
  -------------------------------------------------------------------
                         slack                                 -2.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.478ns (74.886%)  route 0.160ns (25.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_12_15/WCLK
    SLICE_X42Y110        RAMD32                                       r  acts_sram_reg_0_7_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.478     1.168 r  acts_sram_reg_0_7_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.160     1.328    act_value0[13]
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.829     0.919    clk100
    SLICE_X46Y110        FDRE                                         r  act_value_reg[13]/C
                         clock pessimism              0.089     1.007    
                         clock uncertainty            0.224     1.231    
    SLICE_X46Y110        FDRE (Hold_fdre_C_D)         0.063     1.294    act_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.288ns (39.196%)  route 0.447ns (60.804%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.693ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.563     0.693    clk_uart
    SLICE_X35Y108        FDRE                                         r  weights_sram_reg[2][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDRE (Prop_fdre_C_Q)         0.128     0.821 r  weights_sram_reg[2][1][6]/Q
                         net (fo=1, routed)           0.447     1.268    weights_sram_reg_n_0_[2][1][6]
    SLICE_X38Y106        LUT6 (Prop_lut6_I1_O)        0.098     1.366 r  weight_col_bus[1][6]_i_2/O
                         net (fo=1, routed)           0.000     1.366    weight_col_bus[1][6]_i_2_n_0
    SLICE_X38Y106        MUXF7 (Prop_muxf7_I0_O)      0.062     1.428 r  weight_col_bus_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.000     1.428    weight_col_bus_reg[1][6]_i_1_n_0
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y106        FDRE                                         r  weight_col_bus_reg[1][6]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X38Y106        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.428    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.282ns (38.425%)  route 0.452ns (61.575%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    clk_uart
    SLICE_X34Y114        FDRE                                         r  weights_sram_reg[1][3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y114        FDRE (Prop_fdre_C_Q)         0.164     0.854 r  weights_sram_reg[1][3][9]/Q
                         net (fo=1, routed)           0.452     1.306    weights_sram_reg_n_0_[1][3][9]
    SLICE_X34Y113        LUT6 (Prop_lut6_I3_O)        0.045     1.351 r  weight_col_bus[3][9]_i_2/O
                         net (fo=1, routed)           0.000     1.351    weight_col_bus[3][9]_i_2_n_0
    SLICE_X34Y113        MUXF7 (Prop_muxf7_I0_O)      0.073     1.424 r  weight_col_bus_reg[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.424    weight_col_bus_reg[3][9]_i_1_n_0
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X34Y113        FDRE                                         r  weight_col_bus_reg[3][9]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X34Y113        FDRE (Hold_fdre_C_D)         0.134     1.366    weight_col_bus_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.386ns (56.935%)  route 0.292ns (43.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.690ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.560     0.690    acts_sram_reg_0_7_0_5/WCLK
    SLICE_X38Y110        RAMD32                                       r  acts_sram_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.076 r  acts_sram_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.292     1.368    act_value0[5]
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.832     0.922    clk100
    SLICE_X41Y110        FDRE                                         r  act_value_reg[5]/C
                         clock pessimism              0.089     1.010    
                         clock uncertainty            0.224     1.234    
    SLICE_X41Y110        FDRE (Hold_fdre_C_D)         0.076     1.310    act_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 weights_sram_reg[7][1][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.302ns (41.027%)  route 0.434ns (58.973%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X40Y109        FDRE                                         r  weights_sram_reg[7][1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDRE (Prop_fdre_C_Q)         0.128     0.819 r  weights_sram_reg[7][1][9]/Q
                         net (fo=1, routed)           0.434     1.253    weights_sram_reg_n_0_[7][1][9]
    SLICE_X38Y109        LUT6 (Prop_lut6_I0_O)        0.099     1.352 r  weight_col_bus[1][9]_i_3/O
                         net (fo=1, routed)           0.000     1.352    weight_col_bus[1][9]_i_3_n_0
    SLICE_X38Y109        MUXF7 (Prop_muxf7_I1_O)      0.075     1.427 r  weight_col_bus_reg[1][9]_i_1/O
                         net (fo=1, routed)           0.000     1.427    weight_col_bus_reg[1][9]_i_1_n_0
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.833     0.923    clk100
    SLICE_X38Y109        FDRE                                         r  weight_col_bus_reg[1][9]/C
                         clock pessimism              0.089     1.011    
                         clock uncertainty            0.224     1.235    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.134     1.369    weight_col_bus_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][12]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.259ns (35.371%)  route 0.473ns (64.629%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.554     0.684    clk_uart
    SLICE_X51Y116        FDRE                                         r  weights_sram_reg[3][4][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y116        FDRE (Prop_fdre_C_Q)         0.141     0.825 r  weights_sram_reg[3][4][12]/Q
                         net (fo=1, routed)           0.473     1.298    weights_sram_reg_n_0_[3][4][12]
    SLICE_X50Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.343 r  weight_col_bus[4][12]_i_2/O
                         net (fo=1, routed)           0.000     1.343    weight_col_bus[4][12]_i_2_n_0
    SLICE_X50Y116        MUXF7 (Prop_muxf7_I0_O)      0.073     1.416 r  weight_col_bus_reg[4][12]_i_1/O
                         net (fo=1, routed)           0.000     1.416    weight_col_bus_reg[4][12]_i_1_n_0
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X50Y116        FDRE                                         r  weight_col_bus_reg[4][12]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X50Y116        FDRE (Hold_fdre_C_D)         0.134     1.358    weight_col_bus_reg[4][12]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 acts_sram_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            act_value_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.386ns (58.022%)  route 0.279ns (41.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    acts_sram_reg_0_7_6_11/WCLK
    SLICE_X50Y110        RAMD32                                       r  acts_sram_reg_0_7_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.073 r  acts_sram_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.279     1.352    act_value0[11]
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.912    clk100
    SLICE_X52Y115        FDRE                                         r  act_value_reg[11]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X52Y115        FDRE (Hold_fdre_C_D)         0.070     1.294    act_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.294    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 weights_sram_reg[1][2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[2][8]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.259ns (35.244%)  route 0.476ns (64.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    clk_uart
    SLICE_X47Y118        FDRE                                         r  weights_sram_reg[1][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y118        FDRE (Prop_fdre_C_Q)         0.141     0.824 r  weights_sram_reg[1][2][8]/Q
                         net (fo=1, routed)           0.476     1.300    weights_sram_reg_n_0_[1][2][8]
    SLICE_X46Y117        LUT6 (Prop_lut6_I3_O)        0.045     1.345 r  weight_col_bus[2][8]_i_2/O
                         net (fo=1, routed)           0.000     1.345    weight_col_bus[2][8]_i_2_n_0
    SLICE_X46Y117        MUXF7 (Prop_muxf7_I0_O)      0.073     1.418 r  weight_col_bus_reg[2][8]_i_1/O
                         net (fo=1, routed)           0.000     1.418    weight_col_bus_reg[2][8]_i_1_n_0
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.822     0.913    clk100
    SLICE_X46Y117        FDRE                                         r  weight_col_bus_reg[2][8]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.224     1.225    
    SLICE_X46Y117        FDRE (Hold_fdre_C_D)         0.134     1.359    weight_col_bus_reg[2][8]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 weights_sram_reg[3][4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.248ns (33.788%)  route 0.486ns (66.212%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X45Y108        FDRE                                         r  weights_sram_reg[3][4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  weights_sram_reg[3][4][11]/Q
                         net (fo=1, routed)           0.486     1.318    weights_sram_reg_n_0_[3][4][11]
    SLICE_X46Y108        LUT6 (Prop_lut6_I0_O)        0.045     1.363 r  weight_col_bus[4][11]_i_2/O
                         net (fo=1, routed)           0.000     1.363    weight_col_bus[4][11]_i_2_n_0
    SLICE_X46Y108        MUXF7 (Prop_muxf7_I0_O)      0.062     1.425 r  weight_col_bus_reg[4][11]_i_1/O
                         net (fo=1, routed)           0.000     1.425    weight_col_bus_reg[4][11]_i_1_n_0
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.830     0.920    clk100
    SLICE_X46Y108        FDRE                                         r  weight_col_bus_reg[4][11]/C
                         clock pessimism              0.089     1.008    
                         clock uncertainty            0.224     1.232    
    SLICE_X46Y108        FDRE (Hold_fdre_C_D)         0.134     1.366    weight_col_bus_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 weights_sram_reg[2][5][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weight_col_bus_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.282ns (38.264%)  route 0.455ns (61.736%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.562     0.692    clk_uart
    SLICE_X38Y105        FDRE                                         r  weights_sram_reg[2][5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y105        FDRE (Prop_fdre_C_Q)         0.164     0.856 r  weights_sram_reg[2][5][2]/Q
                         net (fo=1, routed)           0.455     1.311    weights_sram_reg_n_0_[2][5][2]
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.356 r  weight_col_bus[5][2]_i_2/O
                         net (fo=1, routed)           0.000     1.356    weight_col_bus[5][2]_i_2_n_0
    SLICE_X38Y103        MUXF7 (Prop_muxf7_I0_O)      0.073     1.429 r  weight_col_bus_reg[5][2]_i_1/O
                         net (fo=1, routed)           0.000     1.429    weight_col_bus_reg[5][2]_i_1_n_0
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.834     0.924    clk100
    SLICE_X38Y103        FDRE                                         r  weight_col_bus_reg[5][2]/C
                         clock pessimism              0.089     1.012    
                         clock uncertainty            0.224     1.236    
    SLICE_X38Y103        FDRE (Hold_fdre_C_D)         0.134     1.370    weight_col_bus_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.059    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :           18  Failing Endpoints,  Worst Slack       -3.683ns,  Total Violation      -59.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.985ns  (logic 0.766ns (38.590%)  route 1.219ns (61.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.095ns = ( 275.095 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.489   275.095    vpu_hsa/p_0_out
    SLICE_X66Y124        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518   275.613 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.266    vpu_hsa/result[6]__0[7]
    SLICE_X66Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.390 r  vpu_hsa/uart_data_frame[7]_i_2_comp_1/O
                         net (fo=1, routed)           0.566   276.956    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.080 r  vpu_hsa/uart_data_frame[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.080    vpu_hsa_n_11
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)        0.031   273.397    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                        273.397    
                         arrival time                        -277.080    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.946ns  (logic 0.704ns (36.184%)  route 1.242ns (63.816%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.186    vpu_hsa/result[6]__0[9]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.310 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.586   276.897    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124   277.021 r  vpu_hsa/uart_data_frame[9]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.021    vpu_hsa_n_10
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.032   273.398    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.398    
                         arrival time                        -277.021    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.943ns  (logic 0.842ns (43.345%)  route 1.101ns (56.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.419   275.494 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.667   276.161    vpu_hsa/result[2]__0[3]
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.299   276.460 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.434   276.894    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.224   273.372    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)        0.031   273.403    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.403    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.586ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.907ns  (logic 0.704ns (36.926%)  route 1.203ns (63.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X64Y123        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.619   276.150    vpu_hsa/result[4]__0[15]
    SLICE_X62Y123        LUT6 (Prop_lut6_I3_O)        0.124   276.274 r  vpu_hsa/uart_data_frame[15]_i_2_comp_1/O
                         net (fo=1, routed)           0.584   276.858    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.124   276.982 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.982    vpu_hsa_n_8
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.029   273.395    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.395    
                         arrival time                        -276.982    
  -------------------------------------------------------------------
                         slack                                 -3.586    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.708ns  (logic 0.704ns (41.228%)  route 1.004ns (58.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 275.213 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.606   275.213    vpu_hsa/p_0_out
    SLICE_X65Y128        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.456   275.669 r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.577   276.246    vpu_hsa/result[5]__0[10]
    SLICE_X67Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[10]_i_2_comp_1/O
                         net (fo=1, routed)           0.426   276.796    vpu_hsa/uart_data_frame[10]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.920 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.920    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.224   273.372    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.031   273.403    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.403    
                         arrival time                        -276.920    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.905ns  (logic 0.839ns (44.044%)  route 1.066ns (55.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    4.993ns = ( 274.993 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.387   274.993    vpu_hsa/p_0_out
    SLICE_X65Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.419   275.412 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/Q
                         net (fo=1, routed)           0.589   276.002    vpu_hsa/result[4]__0[6]
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.296   276.298 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.477   276.774    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X64Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.898 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.898    vpu_hsa_n_12
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X64Y125        FDRE (Setup_fdre_C_D)        0.029   273.395    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.395    
                         arrival time                        -276.898    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.492ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.817ns  (logic 0.766ns (42.155%)  route 1.051ns (57.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.468   275.075    vpu_hsa/p_0_out
    SLICE_X66Y126        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.518   275.593 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.246    vpu_hsa/result[6]__0[14]
    SLICE_X66Y126        LUT6 (Prop_lut6_I1_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.398   276.768    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I0_O)        0.124   276.892 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   276.892    vpu_hsa_n_0
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.224   273.368    
    SLICE_X65Y126        FDRE (Setup_fdre_C_D)        0.031   273.399    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.399    
                         arrival time                        -276.892    
  -------------------------------------------------------------------
                         slack                                 -3.492    

Slack (VIOLATED) :        -3.473ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.866ns  (logic 0.766ns (41.048%)  route 1.100ns (58.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 275.005 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.398   275.005    vpu_hsa/p_0_out
    SLICE_X60Y119        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.518   275.523 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/Q
                         net (fo=1, routed)           0.464   275.987    vpu_hsa/result[7]__0[12]
    SLICE_X60Y119        LUT5 (Prop_lut5_I0_O)        0.124   276.111 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.636   276.747    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124   276.871 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   276.871    vpu_hsa_n_1
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.224   273.368    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029   273.397    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.397    
                         arrival time                        -276.871    
  -------------------------------------------------------------------
                         slack                                 -3.473    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.811ns  (logic 0.704ns (38.868%)  route 1.107ns (61.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 275.090 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.484   275.090    vpu_hsa/p_0_out
    SLICE_X68Y125        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDRE (Prop_fdre_C_Q)         0.456   275.546 r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/Q
                         net (fo=1, routed)           0.813   276.360    vpu_hsa/result[1]__0[11]
    SLICE_X65Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.484 r  vpu_hsa/uart_data_frame[11]_i_3/O
                         net (fo=1, routed)           0.294   276.778    vpu_hsa/uart_data_frame[11]_i_3_n_0
    SLICE_X66Y125        LUT5 (Prop_lut5_I3_O)        0.124   276.902 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   276.902    vpu_hsa_n_4
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X66Y125        FDRE (Setup_fdre_C_D)        0.079   273.445    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.445    
                         arrival time                        -276.902    
  -------------------------------------------------------------------
                         slack                                 -3.456    

Slack (VIOLATED) :        -3.452ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0 rise@270.000ns)
  Data Path Delay:        1.654ns  (logic 0.704ns (42.561%)  route 0.950ns (57.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 273.659 - 271.111 ) 
    Source Clock Delay      (SCD):    5.202ns = ( 275.202 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.595   275.202    vpu_hsa/p_0_out
    SLICE_X67Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456   275.658 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.796   276.454    vpu_hsa/result[2]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I1_O)        0.124   276.578 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.154   276.732    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.124   276.856 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.856    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484   273.659    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.595    
                         clock uncertainty           -0.224   273.371    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.032   273.403    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.403    
                         arrival time                        -276.856    
  -------------------------------------------------------------------
                         slack                                 -3.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.365%)  route 0.604ns (68.635%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  compute_done_reg/Q
                         net (fo=4, routed)           0.182     1.010    compute_done
    SLICE_X48Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.055 f  FSM_sequential_operating_mode[1]_i_10/O
                         net (fo=1, routed)           0.220     1.275    UART_RECEIVER/FSM_sequential_operating_mode_reg[0]_1
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.320 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4/O
                         net (fo=2, routed)           0.202     1.522    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4_n_0
    SLICE_X48Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.567 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.567    UART_RECEIVER_n_1
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.224     1.228    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.092     1.320    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.231ns (24.183%)  route 0.724ns (75.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  compute_done_reg/Q
                         net (fo=4, routed)           0.555     1.383    compute_done
    SLICE_X48Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.428 r  FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=1, routed)           0.169     1.597    UART_RECEIVER/p_0_out[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.642 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.642    UART_RECEIVER_n_2
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.224     1.228    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.091     1.319    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.897%)  route 0.136ns (37.103%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.615     1.588    vpu_hsa/p_0_out
    SLICE_X64Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/Q
                         net (fo=1, routed)           0.054     1.783    vpu_hsa/result[4]__0[3]
    SLICE_X65Y119        LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.082     1.910    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.955 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism              0.089     1.002    
                         clock uncertainty            0.224     1.226    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.092     1.318    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (51.009%)  route 0.222ns (48.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.655     1.628    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/Q
                         net (fo=1, routed)           0.107     1.876    vpu_hsa/result[1]__0[13]
    SLICE_X69Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  vpu_hsa/uart_data_frame[13]_i_3/O
                         net (fo=1, routed)           0.115     2.036    vpu_hsa/uart_data_frame[13]_i_3_n_0
    SLICE_X68Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     2.081    vpu_hsa_n_9
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.819     0.909    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.224     1.221    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092     1.313    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.231ns (54.291%)  route 0.194ns (45.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.698     1.671    vpu_hsa/p_0_out
    SLICE_X67Y122        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     1.812 r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.091     1.903    vpu_hsa/result[0]__0[0]
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  vpu_hsa/uart_data_frame[0]_i_3/O
                         net (fo=1, routed)           0.103     2.052    vpu_hsa/uart_data_frame[0]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.097 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    vpu_hsa_n_15
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.224     1.223    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.091     1.314    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.390%)  route 0.278ns (54.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.619     1.593    vpu_hsa/p_0_out
    SLICE_X64Y120        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.166     1.900    vpu_hsa/result[3]__0[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.945 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.112     2.057    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    vpu_hsa_n_14
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.224     1.223    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.092     1.315    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.433%)  route 0.178ns (43.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.743     1.717    vpu_hsa/p_0_out
    SLICE_X65Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.126     1.984    vpu_hsa/result[1]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.052     2.081    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.126    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.092     1.316    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.231ns (58.800%)  route 0.162ns (41.200%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.766     1.739    vpu_hsa/p_0_out
    SLICE_X71Y127        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/Q
                         net (fo=1, routed)           0.103     1.982    vpu_hsa/result[6]__0[8]
    SLICE_X68Y127        LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  vpu_hsa/uart_data_frame[8]_i_4/O
                         net (fo=1, routed)           0.059     2.087    vpu_hsa/uart_data_frame[8]_i_4_n_0
    SLICE_X68Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_2
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.224     1.223    
    SLICE_X68Y127        FDRE (Hold_fdre_C_D)         0.092     1.315    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.372%)  route 0.257ns (52.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.680     1.653    vpu_hsa/p_0_out
    SLICE_X64Y130        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.155     1.949    vpu_hsa/result[3]__0[10]
    SLICE_X66Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.101     2.096    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.141    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.823     0.913    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.224     1.225    
    SLICE_X64Y129        FDRE (Hold_fdre_C_D)         0.092     1.317    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.260%)  route 0.291ns (55.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.677     1.650    vpu_hsa/p_0_out
    SLICE_X64Y121        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_fdre_C_Q)         0.141     1.791 r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/Q
                         net (fo=1, routed)           0.154     1.945    vpu_hsa/result[4]__0[5]
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[5]_i_2/O
                         net (fo=1, routed)           0.137     2.127    vpu_hsa/uart_data_frame[5]_i_2_n_0
    SLICE_X62Y120        LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_13
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     1.345    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.827    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_clk_wiz_0
  To Clock:  clk_uart_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       58.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.044ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.301ns  (logic 0.828ns (8.902%)  route 8.473ns (91.098%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 70.327 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.611    11.999    UART_RECEIVER_n_101
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485    70.327    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.028    70.355    
                         clock uncertainty           -0.108    70.248    
    SLICE_X64Y129        FDRE (Setup_fdre_C_CE)      -0.205    70.043    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         70.043    
                         arrival time                         -11.999    
  -------------------------------------------------------------------
                         slack                                 58.044    

Slack (MET) :             58.315ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 0.828ns (9.171%)  route 8.200ns (90.829%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 70.326 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.338    11.726    UART_RECEIVER_n_101
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484    70.326    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.028    70.354    
                         clock uncertainty           -0.108    70.247    
    SLICE_X67Y128        FDRE (Setup_fdre_C_CE)      -0.205    70.042    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         70.042    
                         arrival time                         -11.726    
  -------------------------------------------------------------------
                         slack                                 58.315    

Slack (MET) :             58.489ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.852ns  (logic 0.828ns (9.353%)  route 8.024ns (90.647%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 70.324 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.162    11.550    UART_RECEIVER_n_101
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.482    70.324    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.028    70.352    
                         clock uncertainty           -0.108    70.245    
    SLICE_X68Y127        FDRE (Setup_fdre_C_CE)      -0.205    70.040    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         70.040    
                         arrival time                         -11.550    
  -------------------------------------------------------------------
                         slack                                 58.489    

Slack (MET) :             58.509ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.828ns (9.375%)  route 8.004ns (90.625%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          3.142    11.530    UART_RECEIVER_n_101
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.108    70.244    
    SLICE_X65Y126        FDRE (Setup_fdre_C_CE)      -0.205    70.039    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                         70.039    
                         arrival time                         -11.530    
  -------------------------------------------------------------------
                         slack                                 58.509    

Slack (MET) :             58.675ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.665ns  (logic 0.828ns (9.555%)  route 7.837ns (90.445%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 70.323 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.975    11.363    UART_RECEIVER_n_101
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481    70.323    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.028    70.351    
                         clock uncertainty           -0.108    70.244    
    SLICE_X68Y123        FDRE (Setup_fdre_C_CE)      -0.205    70.039    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         70.039    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                 58.675    

Slack (MET) :             58.692ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.683ns  (logic 0.828ns (9.536%)  route 7.855ns (90.464%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.993    11.381    UART_RECEIVER_n_101
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X66Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.073    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                         70.073    
                         arrival time                         -11.381    
  -------------------------------------------------------------------
                         slack                                 58.692    

Slack (MET) :             58.904ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.470ns  (logic 0.828ns (9.776%)  route 7.642ns (90.224%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.542ns = ( 70.320 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.780    11.168    UART_RECEIVER_n_101
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.478    70.320    clk_uart
    SLICE_X62Y125        FDRE                                         r  uart_data_frame_reg[4]/C
                         clock pessimism              0.028    70.348    
                         clock uncertainty           -0.108    70.241    
    SLICE_X62Y125        FDRE (Setup_fdre_C_CE)      -0.169    70.072    uart_data_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         70.072    
                         arrival time                         -11.168    
  -------------------------------------------------------------------
                         slack                                 58.904    

Slack (MET) :             58.961ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[3][2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.265ns  (logic 0.978ns (11.832%)  route 7.287ns (88.168%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 70.341 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.332     5.486    UART_RECEIVER/operating_mode_reg[0]
    SLICE_X30Y114        LUT3 (Prop_lut3_I2_O)        0.124     5.610 f  UART_RECEIVER/uart_data_frame[28]_i_6/O
                         net (fo=18, routed)          1.074     6.684    UART_RECEIVER/uart_data_frame[28]_i_6_n_0
    SLICE_X38Y115        LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  UART_RECEIVER/weights_sram[5][7][15]_i_3/O
                         net (fo=2, routed)           0.483     7.291    UART_RECEIVER/weights_sram[5][7][15]_i_3_n_0
    SLICE_X38Y115        LUT5 (Prop_lut5_I0_O)        0.124     7.415 r  UART_RECEIVER/weights_sram[3][7][15]_i_2/O
                         net (fo=8, routed)           0.975     8.390    UART_RECEIVER/weights_sram[3][7][15]_i_2_n_0
    SLICE_X38Y113        LUT3 (Prop_lut3_I0_O)        0.150     8.540 r  UART_RECEIVER/weights_sram[3][2][15]_i_1/O
                         net (fo=16, routed)          2.423    10.963    UART_RECEIVER_n_113
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.499    70.341    clk_uart
    SLICE_X43Y103        FDRE                                         r  weights_sram_reg[3][2][3]/C
                         clock pessimism              0.100    70.441    
                         clock uncertainty           -0.108    70.333    
    SLICE_X43Y103        FDRE (Setup_fdre_C_CE)      -0.409    69.924    weights_sram_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         69.924    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 58.961    

Slack (MET) :             58.985ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.912%)  route 7.525ns (90.088%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X64Y125        FDRE (Setup_fdre_C_CE)      -0.205    70.037    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                         70.037    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.985    

Slack (MET) :             58.986ns  (required time - arrival time)
  Source:                 FSM_sequential_operating_mode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            uart_data_frame_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            67.778ns  (clk_uart_clk_wiz_0_1 rise@67.778ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.353ns  (logic 0.828ns (9.913%)  route 7.525ns (90.087%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 70.321 - 67.778 ) 
    Source Clock Delay      (SCD):    2.698ns
    Clock Pessimism Removal (CPR):    0.028ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.459    -0.724 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.713     0.989    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     1.085 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.613     2.698    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.456     3.154 r  FSM_sequential_operating_mode_reg[0]/Q
                         net (fo=28, routed)          2.768     5.922    operating_mode_reg[0]
    SLICE_X15Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.046 f  uart_data_frame[28]_i_8/O
                         net (fo=2, routed)           0.812     6.858    uart_data_frame[28]_i_8_n_0
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.124     6.982 r  uart_data_frame[28]_i_4/O
                         net (fo=1, routed)           1.282     8.264    UART_RECEIVER/uart_data_frame_reg[0]
    SLICE_X29Y114        LUT6 (Prop_lut6_I1_O)        0.124     8.388 r  UART_RECEIVER/uart_data_frame[28]_i_1/O
                         net (fo=23, routed)          2.663    11.051    UART_RECEIVER_n_101
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                     67.778    67.778 r  
    E3                                                0.000    67.778 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    67.778    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    69.189 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    70.370    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253    67.117 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634    68.751    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    68.842 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479    70.321    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism              0.028    70.349    
                         clock uncertainty           -0.108    70.242    
    SLICE_X65Y124        FDRE (Setup_fdre_C_CE)      -0.205    70.037    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                         70.037    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 58.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[2]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[2]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]/C
                         clock pessimism             -0.215     0.710    
                         clock uncertainty            0.108     0.818    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.059     0.877    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.877    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 UART_TRANSMITTER/current_byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.694ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.564     0.694    UART_TRANSMITTER/clk_uart
    SLICE_X31Y108        FDRE                                         r  UART_TRANSMITTER/current_byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     0.835 r  UART_TRANSMITTER/current_byte_reg[3]/Q
                         net (fo=2, routed)           0.119     0.954    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/Q[3]
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.835     0.925    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/clk_uart
    SLICE_X30Y107        FDRE                                         r  UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]/C
                         clock pessimism             -0.215     0.710    
                         clock uncertainty            0.108     0.818    
    SLICE_X30Y107        FDRE (Hold_fdre_C_D)         0.052     0.870    UART_TRANSMITTER/UART_BYTE_TRANSMITTER/send_frame_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/data_frame_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.164ns (53.815%)  route 0.141ns (46.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.683ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.553     0.683    UART_RECEIVER/UART_BYTE_RECEIVER/clk_uart
    SLICE_X38Y120        FDRE                                         r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     0.847 r  UART_RECEIVER/UART_BYTE_RECEIVER/data_byte_reg[6]/Q
                         net (fo=5, routed)           0.141     0.988    UART_RECEIVER/data_byte[6]
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    UART_RECEIVER/clk_uart
    SLICE_X36Y120        FDRE                                         r  UART_RECEIVER/data_frame_reg[22]/C
                         clock pessimism             -0.194     0.720    
                         clock uncertainty            0.108     0.828    
    SLICE_X36Y120        FDRE (Hold_fdre_C_D)         0.071     0.899    UART_RECEIVER/data_frame_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 weights_filled_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[48]/Q
                         net (fo=2, routed)           0.114     0.941    UART_RECEIVER/weights_filled[48]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.986 r  UART_RECEIVER/weights_filled[48]_i_1/O
                         net (fo=1, routed)           0.000     0.986    UART_RECEIVER_n_24
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[48]/C
                         clock pessimism             -0.228     0.686    
                         clock uncertainty            0.108     0.794    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.091     0.885    weights_filled_reg[48]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/drop_byte_after_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.947%)  route 0.179ns (49.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.179     1.007    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I3_O)        0.045     1.052 r  UART_RECEIVER/UART_BYTE_RECEIVER/drop_byte_after_i_1/O
                         net (fo=1, routed)           0.000     1.052    UART_RECEIVER/UART_BYTE_RECEIVER_n_16
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/drop_byte_after_reg/C
                         clock pessimism             -0.194     0.721    
                         clock uncertainty            0.108     0.829    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.120     0.949    UART_RECEIVER/drop_byte_after_reg
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 acts_filled_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            acts_filled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.691ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.561     0.691    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y115        FDRE (Prop_fdre_C_Q)         0.141     0.832 r  acts_filled_reg[0]/Q
                         net (fo=4, routed)           0.117     0.949    UART_RECEIVER/acts_filled[0]
    SLICE_X31Y115        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/acts_filled[0]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_99
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.830     0.920    clk_uart
    SLICE_X31Y115        FDRE                                         r  acts_filled_reg[0]/C
                         clock pessimism             -0.229     0.691    
                         clock uncertainty            0.108     0.799    
    SLICE_X31Y115        FDRE (Hold_fdre_C_D)         0.091     0.890    acts_filled_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 recv_drop_byte_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            UART_RECEIVER/frame_ready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.395%)  route 0.183ns (49.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X35Y118        FDRE                                         r  recv_drop_byte_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  recv_drop_byte_reg/Q
                         net (fo=4, routed)           0.183     1.011    UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_reg
    SLICE_X38Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.056 r  UART_RECEIVER/UART_BYTE_RECEIVER/frame_ready_i_1/O
                         net (fo=1, routed)           0.000     1.056    UART_RECEIVER/frame_ready0_out
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    UART_RECEIVER/clk_uart
    SLICE_X38Y118        FDRE                                         r  UART_RECEIVER/frame_ready_reg/C
                         clock pessimism             -0.194     0.721    
                         clock uncertainty            0.108     0.829    
    SLICE_X38Y118        FDRE (Hold_fdre_C_D)         0.121     0.950    UART_RECEIVER/frame_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y120        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  weights_filled_reg[52]/Q
                         net (fo=2, routed)           0.122     0.950    UART_RECEIVER/weights_filled[52]
    SLICE_X29Y120        LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  UART_RECEIVER/weights_filled[52]_i_1/O
                         net (fo=1, routed)           0.000     0.995    UART_RECEIVER_n_20
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.825     0.915    clk_uart
    SLICE_X29Y120        FDRE                                         r  weights_filled_reg[52]/C
                         clock pessimism             -0.228     0.687    
                         clock uncertainty            0.108     0.795    
    SLICE_X29Y120        FDRE (Hold_fdre_C_D)         0.092     0.887    weights_filled_reg[52]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 weights_filled_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_filled_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.556     0.686    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y121        FDRE (Prop_fdre_C_Q)         0.141     0.827 r  weights_filled_reg[53]/Q
                         net (fo=2, routed)           0.122     0.949    UART_RECEIVER/weights_filled[53]
    SLICE_X29Y121        LUT5 (Prop_lut5_I4_O)        0.045     0.994 r  UART_RECEIVER/weights_filled[53]_i_1/O
                         net (fo=1, routed)           0.000     0.994    UART_RECEIVER_n_19
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X29Y121        FDRE                                         r  weights_filled_reg[53]/C
                         clock pessimism             -0.228     0.686    
                         clock uncertainty            0.108     0.794    
    SLICE_X29Y121        FDRE (Hold_fdre_C_D)         0.092     0.886    weights_filled_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 UART_RECEIVER/data_frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0  {rise@0.000ns fall@33.889ns period=67.778ns})
  Destination:            weights_sram_reg[1][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk_uart_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.233%)  route 0.185ns (56.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.557     0.687    UART_RECEIVER/clk_uart
    SLICE_X36Y118        FDRE                                         r  UART_RECEIVER/data_frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  UART_RECEIVER/data_frame_reg[3]/Q
                         net (fo=70, routed)          0.185     1.013    rx_data_frame[3]
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.827     0.917    clk_uart
    SLICE_X39Y116        FDRE                                         r  weights_sram_reg[1][0][3]/C
                         clock pessimism             -0.194     0.723    
                         clock uncertainty            0.108     0.831    
    SLICE_X39Y116        FDRE (Hold_fdre_C_D)         0.072     0.903    weights_sram_reg[1][0][3]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.110    





---------------------------------------------------------------------------------------------------
From Clock:  clk100_clk_wiz_0_1
  To Clock:  clk_uart_clk_wiz_0_1

Setup :           18  Failing Endpoints,  Worst Slack       -3.683ns,  Total Violation      -59.482ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.683ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.985ns  (logic 0.766ns (38.590%)  route 1.219ns (61.410%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.095ns = ( 275.095 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.489   275.095    vpu_hsa/p_0_out
    SLICE_X66Y124        FDRE                                         r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y124        FDRE (Prop_fdre_C_Q)         0.518   275.613 r  vpu_hsa/uart_data_frame[7]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.266    vpu_hsa/result[6]__0[7]
    SLICE_X66Y124        LUT6 (Prop_lut6_I5_O)        0.124   276.390 r  vpu_hsa/uart_data_frame[7]_i_2_comp_1/O
                         net (fo=1, routed)           0.566   276.956    vpu_hsa/uart_data_frame[7]_i_2_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I3_O)        0.124   277.080 r  vpu_hsa/uart_data_frame[7]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.080    vpu_hsa_n_11
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y124        FDRE                                         r  uart_data_frame_reg[7]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X64Y124        FDRE (Setup_fdre_C_D)        0.031   273.397    uart_data_frame_reg[7]
  -------------------------------------------------------------------
                         required time                        273.397    
                         arrival time                        -277.080    
  -------------------------------------------------------------------
                         slack                                 -3.683    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.946ns  (logic 0.704ns (36.184%)  route 1.242ns (63.816%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[9]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.655   276.186    vpu_hsa/result[6]__0[9]
    SLICE_X65Y123        LUT6 (Prop_lut6_I1_O)        0.124   276.310 r  vpu_hsa/uart_data_frame[9]_i_2/O
                         net (fo=1, routed)           0.586   276.897    vpu_hsa/uart_data_frame[9]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I2_O)        0.124   277.021 r  vpu_hsa/uart_data_frame[9]_i_1_comp/O
                         net (fo=1, routed)           0.000   277.021    vpu_hsa_n_10
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[9]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.032   273.398    uart_data_frame_reg[9]
  -------------------------------------------------------------------
                         required time                        273.398    
                         arrival time                        -277.021    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.943ns  (logic 0.842ns (43.345%)  route 1.101ns (56.655%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X65Y123        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y123        FDRE (Prop_fdre_C_Q)         0.419   275.494 r  vpu_hsa/uart_data_frame[3]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.667   276.161    vpu_hsa/result[2]__0[3]
    SLICE_X64Y123        LUT6 (Prop_lut6_I1_O)        0.299   276.460 r  vpu_hsa/uart_data_frame[3]_i_3/O
                         net (fo=1, routed)           0.434   276.894    vpu_hsa/uart_data_frame[3]_i_3_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I3_O)        0.124   277.018 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000   277.018    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.224   273.372    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)        0.031   273.403    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                        273.403    
                         arrival time                        -277.018    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.586ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.907ns  (logic 0.704ns (36.926%)  route 1.203ns (63.074%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.596ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.469   275.075    vpu_hsa/p_0_out
    SLICE_X64Y123        FDRE                                         r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y123        FDRE (Prop_fdre_C_Q)         0.456   275.531 r  vpu_hsa/uart_data_frame[15]_i_2_psdsp/Q
                         net (fo=1, routed)           0.619   276.150    vpu_hsa/result[4]__0[15]
    SLICE_X62Y123        LUT6 (Prop_lut6_I3_O)        0.124   276.274 r  vpu_hsa/uart_data_frame[15]_i_2_comp_1/O
                         net (fo=1, routed)           0.584   276.858    vpu_hsa/uart_data_frame[15]_i_2_n_0
    SLICE_X65Y124        LUT6 (Prop_lut6_I3_O)        0.124   276.982 r  vpu_hsa/uart_data_frame[15]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.982    vpu_hsa_n_8
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X65Y124        FDRE                                         r  uart_data_frame_reg[15]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X65Y124        FDRE (Setup_fdre_C_D)        0.029   273.395    uart_data_frame_reg[15]
  -------------------------------------------------------------------
                         required time                        273.395    
                         arrival time                        -276.982    
  -------------------------------------------------------------------
                         slack                                 -3.586    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.708ns  (logic 0.704ns (41.228%)  route 1.004ns (58.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.549ns = ( 273.660 - 271.111 ) 
    Source Clock Delay      (SCD):    5.213ns = ( 275.213 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.606   275.213    vpu_hsa/p_0_out
    SLICE_X65Y128        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y128        FDRE (Prop_fdre_C_Q)         0.456   275.669 r  vpu_hsa/uart_data_frame[10]_i_2_psdsp_1/Q
                         net (fo=1, routed)           0.577   276.246    vpu_hsa/result[5]__0[10]
    SLICE_X67Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[10]_i_2_comp_1/O
                         net (fo=1, routed)           0.426   276.796    vpu_hsa/uart_data_frame[10]_i_2_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I3_O)        0.124   276.920 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.920    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.485   273.660    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism             -0.064   273.596    
                         clock uncertainty           -0.224   273.372    
    SLICE_X64Y129        FDRE (Setup_fdre_C_D)        0.031   273.403    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                        273.403    
                         arrival time                        -276.920    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.905ns  (logic 0.839ns (44.044%)  route 1.066ns (55.956%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    4.993ns = ( 274.993 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.387   274.993    vpu_hsa/p_0_out
    SLICE_X65Y125        FDRE                                         r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y125        FDRE (Prop_fdre_C_Q)         0.419   275.412 r  vpu_hsa/uart_data_frame[6]_i_2_psdsp/Q
                         net (fo=1, routed)           0.589   276.002    vpu_hsa/result[4]__0[6]
    SLICE_X64Y123        LUT6 (Prop_lut6_I4_O)        0.296   276.298 r  vpu_hsa/uart_data_frame[6]_i_2_comp_1/O
                         net (fo=1, routed)           0.477   276.774    vpu_hsa/uart_data_frame[6]_i_2_n_0
    SLICE_X64Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.898 r  vpu_hsa/uart_data_frame[6]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.898    vpu_hsa_n_12
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X64Y125        FDRE                                         r  uart_data_frame_reg[6]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X64Y125        FDRE (Setup_fdre_C_D)        0.029   273.395    uart_data_frame_reg[6]
  -------------------------------------------------------------------
                         required time                        273.395    
                         arrival time                        -276.898    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.492ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.817ns  (logic 0.766ns (42.155%)  route 1.051ns (57.845%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 275.075 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.468   275.075    vpu_hsa/p_0_out
    SLICE_X66Y126        FDRE                                         r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDRE (Prop_fdre_C_Q)         0.518   275.593 r  vpu_hsa/uart_data_frame[14]_i_2_psdsp_3/Q
                         net (fo=1, routed)           0.653   276.246    vpu_hsa/result[6]__0[14]
    SLICE_X66Y126        LUT6 (Prop_lut6_I1_O)        0.124   276.370 r  vpu_hsa/uart_data_frame[14]_i_2/O
                         net (fo=1, routed)           0.398   276.768    vpu_hsa/uart_data_frame[14]_i_2_n_0
    SLICE_X65Y126        LUT6 (Prop_lut6_I0_O)        0.124   276.892 r  vpu_hsa/uart_data_frame[14]_i_1/O
                         net (fo=1, routed)           0.000   276.892    vpu_hsa_n_0
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X65Y126        FDRE                                         r  uart_data_frame_reg[14]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.224   273.368    
    SLICE_X65Y126        FDRE (Setup_fdre_C_D)        0.031   273.399    uart_data_frame_reg[14]
  -------------------------------------------------------------------
                         required time                        273.399    
                         arrival time                        -276.892    
  -------------------------------------------------------------------
                         slack                                 -3.492    

Slack (VIOLATED) :        -3.473ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.866ns  (logic 0.766ns (41.048%)  route 1.100ns (58.952%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 273.656 - 271.111 ) 
    Source Clock Delay      (SCD):    5.005ns = ( 275.005 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.398   275.005    vpu_hsa/p_0_out
    SLICE_X60Y119        FDRE                                         r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y119        FDRE (Prop_fdre_C_Q)         0.518   275.523 r  vpu_hsa/uart_data_frame[12]_i_4_psdsp/Q
                         net (fo=1, routed)           0.464   275.987    vpu_hsa/result[7]__0[12]
    SLICE_X60Y119        LUT5 (Prop_lut5_I0_O)        0.124   276.111 r  vpu_hsa/uart_data_frame[12]_i_4/O
                         net (fo=1, routed)           0.636   276.747    vpu_hsa/uart_data_frame[12]_i_4_n_0
    SLICE_X61Y121        LUT6 (Prop_lut6_I2_O)        0.124   276.871 r  vpu_hsa/uart_data_frame[12]_i_1/O
                         net (fo=1, routed)           0.000   276.871    vpu_hsa_n_1
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.481   273.656    clk_uart
    SLICE_X61Y121        FDRE                                         r  uart_data_frame_reg[12]/C
                         clock pessimism             -0.064   273.592    
                         clock uncertainty           -0.224   273.368    
    SLICE_X61Y121        FDRE (Setup_fdre_C_D)        0.029   273.397    uart_data_frame_reg[12]
  -------------------------------------------------------------------
                         required time                        273.397    
                         arrival time                        -276.871    
  -------------------------------------------------------------------
                         slack                                 -3.473    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.811ns  (logic 0.704ns (38.868%)  route 1.107ns (61.132%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -2.611ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.543ns = ( 273.654 - 271.111 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 275.090 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.484   275.090    vpu_hsa/p_0_out
    SLICE_X68Y125        FDRE                                         r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y125        FDRE (Prop_fdre_C_Q)         0.456   275.546 r  vpu_hsa/uart_data_frame[11]_i_3_psdsp/Q
                         net (fo=1, routed)           0.813   276.360    vpu_hsa/result[1]__0[11]
    SLICE_X65Y125        LUT6 (Prop_lut6_I3_O)        0.124   276.484 r  vpu_hsa/uart_data_frame[11]_i_3/O
                         net (fo=1, routed)           0.294   276.778    vpu_hsa/uart_data_frame[11]_i_3_n_0
    SLICE_X66Y125        LUT5 (Prop_lut5_I3_O)        0.124   276.902 r  vpu_hsa/uart_data_frame[11]_i_1/O
                         net (fo=1, routed)           0.000   276.902    vpu_hsa_n_4
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.479   273.654    clk_uart
    SLICE_X66Y125        FDRE                                         r  uart_data_frame_reg[11]/C
                         clock pessimism             -0.064   273.590    
                         clock uncertainty           -0.224   273.366    
    SLICE_X66Y125        FDRE (Setup_fdre_C_D)        0.079   273.445    uart_data_frame_reg[11]
  -------------------------------------------------------------------
                         required time                        273.445    
                         arrival time                        -276.902    
  -------------------------------------------------------------------
                         slack                                 -3.456    

Slack (VIOLATED) :        -3.452ns  (required time - arrival time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_uart_clk_wiz_0_1 rise@271.111ns - clk100_clk_wiz_0_1 rise@270.000ns)
  Data Path Delay:        1.654ns  (logic 0.704ns (42.561%)  route 0.950ns (57.439%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.548ns = ( 273.659 - 271.111 ) 
    Source Clock Delay      (SCD):    5.202ns = ( 275.202 - 270.000 ) 
    Clock Pessimism Removal (CPR):    -0.064ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                    270.000   270.000 r  
    E3                                                0.000   270.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   270.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482   271.482 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253   272.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459   269.276 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713   270.989    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096   271.085 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        2.398   273.482    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.124   273.606 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         1.595   275.202    vpu_hsa/p_0_out
    SLICE_X67Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y129        FDRE (Prop_fdre_C_Q)         0.456   275.658 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp_2/Q
                         net (fo=1, routed)           0.796   276.454    vpu_hsa/result[2]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I1_O)        0.124   276.578 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.154   276.732    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.124   276.856 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000   276.856    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                    271.111   271.111 r  
    E3                                                0.000   271.111 r  clk_100mhz (IN)
                         net (fo=0)                   0.000   271.111    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   272.522 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   273.703    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.253   270.450 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.634   272.085    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   272.176 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        1.484   273.659    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism             -0.064   273.595    
                         clock uncertainty           -0.224   273.371    
    SLICE_X67Y128        FDRE (Setup_fdre_C_D)        0.032   273.403    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                        273.403    
                         arrival time                        -276.856    
  -------------------------------------------------------------------
                         slack                                 -3.452    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.880ns  (logic 0.276ns (31.365%)  route 0.604ns (68.635%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 f  compute_done_reg/Q
                         net (fo=4, routed)           0.182     1.010    compute_done
    SLICE_X48Y113        LUT3 (Prop_lut3_I1_O)        0.045     1.055 f  FSM_sequential_operating_mode[1]_i_10/O
                         net (fo=1, routed)           0.220     1.275    UART_RECEIVER/FSM_sequential_operating_mode_reg[0]_1
    SLICE_X48Y113        LUT6 (Prop_lut6_I0_O)        0.045     1.320 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4/O
                         net (fo=2, routed)           0.202     1.522    UART_RECEIVER/FSM_sequential_operating_mode[1]_i_4_n_0
    SLICE_X48Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.567 r  UART_RECEIVER/FSM_sequential_operating_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.567    UART_RECEIVER_n_1
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[1]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.224     1.228    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.092     1.320    FSM_sequential_operating_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 compute_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_operating_mode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.231ns (24.183%)  route 0.724ns (75.817%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.557     0.687    clk100
    SLICE_X48Y112        FDRE                                         r  compute_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     0.828 r  compute_done_reg/Q
                         net (fo=4, routed)           0.555     1.383    compute_done
    SLICE_X48Y114        LUT3 (Prop_lut3_I0_O)        0.045     1.428 r  FSM_sequential_operating_mode[0]_i_2/O
                         net (fo=1, routed)           0.169     1.597    UART_RECEIVER/p_0_out[0]
    SLICE_X48Y114        LUT6 (Prop_lut6_I0_O)        0.045     1.642 r  UART_RECEIVER/FSM_sequential_operating_mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.642    UART_RECEIVER_n_2
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.826     0.916    clk_uart
    SLICE_X48Y114        FDRE                                         r  FSM_sequential_operating_mode_reg[0]/C
                         clock pessimism              0.089     1.004    
                         clock uncertainty            0.224     1.228    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.091     1.319    FSM_sequential_operating_mode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.231ns (62.897%)  route 0.136ns (37.103%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.615     1.588    vpu_hsa/p_0_out
    SLICE_X64Y119        FDRE                                         r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y119        FDRE (Prop_fdre_C_Q)         0.141     1.729 r  vpu_hsa/uart_data_frame[3]_i_2_psdsp/Q
                         net (fo=1, routed)           0.054     1.783    vpu_hsa/result[4]__0[3]
    SLICE_X65Y119        LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  vpu_hsa/uart_data_frame[3]_i_2/O
                         net (fo=1, routed)           0.082     1.910    vpu_hsa/uart_data_frame[3]_i_2_n_0
    SLICE_X65Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.955 r  vpu_hsa/uart_data_frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.955    vpu_hsa_n_6
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.824     0.914    clk_uart
    SLICE_X65Y119        FDRE                                         r  uart_data_frame_reg[3]/C
                         clock pessimism              0.089     1.002    
                         clock uncertainty            0.224     1.226    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.092     1.318    uart_data_frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.318    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.231ns (51.009%)  route 0.222ns (48.991%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.655     1.628    vpu_hsa/p_0_out
    SLICE_X69Y123        FDRE                                         r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y123        FDRE (Prop_fdre_C_Q)         0.141     1.769 r  vpu_hsa/uart_data_frame[13]_i_3_psdsp/Q
                         net (fo=1, routed)           0.107     1.876    vpu_hsa/result[1]__0[13]
    SLICE_X69Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.921 r  vpu_hsa/uart_data_frame[13]_i_3/O
                         net (fo=1, routed)           0.115     2.036    vpu_hsa/uart_data_frame[13]_i_3_n_0
    SLICE_X68Y123        LUT5 (Prop_lut5_I3_O)        0.045     2.081 r  vpu_hsa/uart_data_frame[13]_i_1/O
                         net (fo=1, routed)           0.000     2.081    vpu_hsa_n_9
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.819     0.909    clk_uart
    SLICE_X68Y123        FDRE                                         r  uart_data_frame_reg[13]/C
                         clock pessimism              0.089     0.997    
                         clock uncertainty            0.224     1.221    
    SLICE_X68Y123        FDRE (Hold_fdre_C_D)         0.092     1.313    uart_data_frame_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.231ns (54.291%)  route 0.194ns (45.709%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.698     1.671    vpu_hsa/p_0_out
    SLICE_X67Y122        FDRE                                         r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y122        FDRE (Prop_fdre_C_Q)         0.141     1.812 r  vpu_hsa/uart_data_frame[0]_i_3_psdsp_1/Q
                         net (fo=1, routed)           0.091     1.903    vpu_hsa/result[0]__0[0]
    SLICE_X66Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.948 r  vpu_hsa/uart_data_frame[0]_i_3/O
                         net (fo=1, routed)           0.103     2.052    vpu_hsa/uart_data_frame[0]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.097 r  vpu_hsa/uart_data_frame[0]_i_1/O
                         net (fo=1, routed)           0.000     2.097    vpu_hsa_n_15
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[0]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.224     1.223    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.091     1.314    uart_data_frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.786ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.231ns (45.390%)  route 0.278ns (54.610%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.619     1.593    vpu_hsa/p_0_out
    SLICE_X64Y120        FDRE                                         r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.141     1.734 r  vpu_hsa/uart_data_frame[1]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.166     1.900    vpu_hsa/result[3]__0[1]
    SLICE_X65Y123        LUT6 (Prop_lut6_I0_O)        0.045     1.945 r  vpu_hsa/uart_data_frame[1]_i_3/O
                         net (fo=1, routed)           0.112     2.057    vpu_hsa/uart_data_frame[1]_i_3_n_0
    SLICE_X64Y122        LUT5 (Prop_lut5_I3_O)        0.045     2.102 r  vpu_hsa/uart_data_frame[1]_i_1/O
                         net (fo=1, routed)           0.000     2.102    vpu_hsa_n_14
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X64Y122        FDRE                                         r  uart_data_frame_reg[1]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.224     1.223    
    SLICE_X64Y122        FDRE (Hold_fdre_C_D)         0.092     1.315    uart_data_frame_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.810ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.231ns (56.433%)  route 0.178ns (43.567%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.743     1.717    vpu_hsa/p_0_out
    SLICE_X65Y129        FDRE                                         r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y129        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  vpu_hsa/uart_data_frame[2]_i_3_psdsp/Q
                         net (fo=1, routed)           0.126     1.984    vpu_hsa/result[1]__0[2]
    SLICE_X67Y128        LUT6 (Prop_lut6_I3_O)        0.045     2.029 r  vpu_hsa/uart_data_frame[2]_i_3/O
                         net (fo=1, routed)           0.052     2.081    vpu_hsa/uart_data_frame[2]_i_3_n_0
    SLICE_X67Y128        LUT6 (Prop_lut6_I2_O)        0.045     2.126 r  vpu_hsa/uart_data_frame[2]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.126    vpu_hsa_n_7
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X67Y128        FDRE                                         r  uart_data_frame_reg[2]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X67Y128        FDRE (Hold_fdre_C_D)         0.092     1.316    uart_data_frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.816ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.231ns (58.800%)  route 0.162ns (41.200%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.766     1.739    vpu_hsa/p_0_out
    SLICE_X71Y127        FDRE                                         r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_fdre_C_Q)         0.141     1.880 r  vpu_hsa/uart_data_frame[8]_i_4_psdsp_3/Q
                         net (fo=1, routed)           0.103     1.982    vpu_hsa/result[6]__0[8]
    SLICE_X68Y127        LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  vpu_hsa/uart_data_frame[8]_i_4/O
                         net (fo=1, routed)           0.059     2.087    vpu_hsa/uart_data_frame[8]_i_4_n_0
    SLICE_X68Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.132 r  vpu_hsa/uart_data_frame[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    vpu_hsa_n_2
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.821     0.911    clk_uart
    SLICE_X68Y127        FDRE                                         r  uart_data_frame_reg[8]/C
                         clock pessimism              0.089     0.999    
                         clock uncertainty            0.224     1.223    
    SLICE_X68Y127        FDRE (Hold_fdre_C_D)         0.092     1.315    uart_data_frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.231ns (47.372%)  route 0.257ns (52.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    1.653ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.680     1.653    vpu_hsa/p_0_out
    SLICE_X64Y130        FDRE                                         r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDRE (Prop_fdre_C_Q)         0.141     1.794 r  vpu_hsa/uart_data_frame[10]_i_3_psdsp_3/Q
                         net (fo=1, routed)           0.155     1.949    vpu_hsa/result[3]__0[10]
    SLICE_X66Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.994 r  vpu_hsa/uart_data_frame[10]_i_3/O
                         net (fo=1, routed)           0.101     2.096    vpu_hsa/uart_data_frame[10]_i_3_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  vpu_hsa/uart_data_frame[10]_i_1_comp/O
                         net (fo=1, routed)           0.000     2.141    vpu_hsa_n_5
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.823     0.913    clk_uart
    SLICE_X64Y129        FDRE                                         r  uart_data_frame_reg[10]/C
                         clock pessimism              0.089     1.001    
                         clock uncertainty            0.224     1.225    
    SLICE_X64Y129        FDRE (Hold_fdre_C_D)         0.092     1.317    uart_data_frame_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
                            (rising edge-triggered cell FDRE clocked by clk100_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_data_frame_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_clk_wiz_0_1  {rise@0.000ns fall@33.889ns period=67.778ns})
  Path Group:             clk_uart_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_clk_wiz_0_1 rise@0.000ns - clk100_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.231ns (44.260%)  route 0.291ns (55.740%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk100_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1218, routed)        0.798     0.928    vpu_hsa/clk100
    SLICE_X76Y110        LUT5 (Prop_lut5_I4_O)        0.045     0.973 r  vpu_hsa/row[7].col[7].left_latches_reg[7][7]_i_1/O
                         net (fo=136, routed)         0.677     1.650    vpu_hsa/p_0_out
    SLICE_X64Y121        FDRE                                         r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y121        FDRE (Prop_fdre_C_Q)         0.141     1.791 r  vpu_hsa/uart_data_frame[5]_i_2_psdsp/Q
                         net (fo=1, routed)           0.154     1.945    vpu_hsa/result[4]__0[5]
    SLICE_X62Y121        LUT6 (Prop_lut6_I5_O)        0.045     1.990 r  vpu_hsa/uart_data_frame[5]_i_2/O
                         net (fo=1, routed)           0.137     2.127    vpu_hsa/uart_data_frame[5]_i_2_n_0
    SLICE_X62Y120        LUT5 (Prop_lut5_I1_O)        0.045     2.172 r  vpu_hsa/uart_data_frame[5]_i_1/O
                         net (fo=1, routed)           0.000     2.172    vpu_hsa_n_13
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_uart_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout2_buf/O
                         net (fo=1294, routed)        0.822     0.912    clk_uart
    SLICE_X62Y120        FDRE                                         r  uart_data_frame_reg[5]/C
                         clock pessimism              0.089     1.000    
                         clock uncertainty            0.224     1.224    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.121     1.345    uart_data_frame_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.345    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.827    





