

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Tue Mar 19 02:55:40 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ALU
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.548|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT |
+-----------------+---------+-------+-------+------+
|DSP              |        -|      -|      -|     -|
|Expression       |        -|      -|      0|   469|
|FIFO             |        -|      -|      -|     -|
|Instance         |        -|      -|      -|     -|
|Memory           |        -|      -|      -|     -|
|Multiplexer      |        -|      -|      -|     -|
|Register         |        -|      -|      -|     -|
+-----------------+---------+-------+-------+------+
|Total            |        0|      0|      0|   469|
+-----------------+---------+-------+-------+------+
|Available        |       40|     40|  16000|  8000|
+-----------------+---------+-------+-------+------+
|Utilization (%)  |        0|      0|      0|     5|
+-----------------+---------+-------+-------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |result_fu_42_p2     |     +    |      0|  0|  39|          32|          32|
    |result_1_fu_48_p2   |     -    |      0|  0|  39|          32|          32|
    |result_2_fu_54_p2   |    and   |      0|  0|  39|          32|          32|
    |sel_tmp2_fu_78_p2   |   icmp   |      0|  0|  18|          32|           2|
    |sel_tmp4_fu_84_p2   |   icmp   |      0|  0|  18|          32|           2|
    |sel_tmp6_fu_90_p2   |   icmp   |      0|  0|  18|          32|           1|
    |sel_tmp8_fu_96_p2   |   icmp   |      0|  0|  18|          32|           1|
    |sel_tmp_fu_72_p2    |   icmp   |      0|  0|  18|          32|           3|
    |or_cond1_fu_124_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond2_fu_146_p2  |    or    |      0|  0|   8|           1|           1|
    |or_cond_fu_110_p2   |    or    |      0|  0|   8|           1|           1|
    |result_3_fu_60_p2   |    or    |      0|  0|  39|          32|          32|
    |ap_return           |  select  |      0|  0|  32|           1|          32|
    |newSel1_fu_116_p3   |  select  |      0|  0|  32|           1|          32|
    |newSel2_fu_130_p3   |  select  |      0|  0|  32|           1|          32|
    |newSel3_fu_138_p3   |  select  |      0|  0|  32|           1|          32|
    |newSel_fu_102_p3    |  select  |      0|  0|  32|           1|          32|
    |result_4_fu_66_p2   |    xor   |      0|  0|  39|          32|          32|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 469|         328|         332|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_start   |  in |    1| ap_ctrl_hs |      ALU     | return value |
|ap_done    | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |      ALU     | return value |
|ap_return  | out |   32| ap_ctrl_hs |      ALU     | return value |
|inA        |  in |   32|   ap_none  |      inA     |    scalar    |
|inB        |  in |   32|   ap_none  |      inB     |    scalar    |
|op         |  in |   32|   ap_none  |      op      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inA) nounwind, !map !14"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inB) nounwind, !map !20"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %op) nounwind, !map !24"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !28"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ALU_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%op_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %op) nounwind"   --->   Operation 7 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inB) nounwind"   --->   Operation 8 'read' 'inB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inA) nounwind"   --->   Operation 9 'read' 'inA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.70ns)   --->   "%result = add i32 %inB_read, %inA_read" [ALU/alu.cpp:25]   --->   Operation 10 'add' 'result' <Predicate = (sel_tmp8 & or_cond & or_cond2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.70ns)   --->   "%result_1 = sub i32 %inA_read, %inB_read" [ALU/alu.cpp:28]   --->   Operation 11 'sub' 'result_1' <Predicate = (!sel_tmp8 & or_cond & or_cond2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%result_2 = and i32 %inB_read, %inA_read" [ALU/alu.cpp:31]   --->   Operation 12 'and' 'result_2' <Predicate = (sel_tmp4 & !or_cond & or_cond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%result_3 = or i32 %inB_read, %inA_read" [ALU/alu.cpp:34]   --->   Operation 13 'or' 'result_3' <Predicate = (!sel_tmp4 & !or_cond & or_cond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%result_4 = xor i32 %inB_read, %inA_read" [ALU/alu.cpp:37]   --->   Operation 14 'xor' 'result_4' <Predicate = (sel_tmp & !or_cond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.43ns)   --->   "%sel_tmp = icmp eq i32 %op_read, 4"   --->   Operation 15 'icmp' 'sel_tmp' <Predicate = (!or_cond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.43ns)   --->   "%sel_tmp2 = icmp eq i32 %op_read, 3"   --->   Operation 16 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.43ns)   --->   "%sel_tmp4 = icmp eq i32 %op_read, 2"   --->   Operation 17 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.43ns)   --->   "%sel_tmp6 = icmp eq i32 %op_read, 1"   --->   Operation 18 'icmp' 'sel_tmp6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.43ns)   --->   "%sel_tmp8 = icmp eq i32 %op_read, 0"   --->   Operation 19 'icmp' 'sel_tmp8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel = select i1 %sel_tmp8, i32 %result, i32 %result_1" [ALU/alu.cpp:25]   --->   Operation 20 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%or_cond = or i1 %sel_tmp8, %sel_tmp6"   --->   Operation 21 'or' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp4, i32 %result_2, i32 %result_3" [ALU/alu.cpp:31]   --->   Operation 22 'select' 'newSel1' <Predicate = (!or_cond & or_cond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%or_cond1 = or i1 %sel_tmp4, %sel_tmp2"   --->   Operation 23 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel2 = select i1 %sel_tmp, i32 %result_4, i32 0" [ALU/alu.cpp:37]   --->   Operation 24 'select' 'newSel2' <Predicate = (!or_cond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond, i32 %newSel, i32 %newSel1" [ALU/alu.cpp:25]   --->   Operation 25 'select' 'newSel3' <Predicate = (or_cond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1"   --->   Operation 26 'or' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.37ns) (out node of the LUT)   --->   "%result_5 = select i1 %or_cond2, i32 %newSel3, i32 %newSel2" [ALU/alu.cpp:25]   --->   Operation 27 'select' 'result_5' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "ret i32 %result_5" [ALU/alu.cpp:45]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specbitsmap  ) [ 00]
StgValue_3  (specbitsmap  ) [ 00]
StgValue_4  (specbitsmap  ) [ 00]
StgValue_5  (specbitsmap  ) [ 00]
StgValue_6  (spectopmodule) [ 00]
op_read     (read         ) [ 00]
inB_read    (read         ) [ 00]
inA_read    (read         ) [ 00]
result      (add          ) [ 00]
result_1    (sub          ) [ 00]
result_2    (and          ) [ 00]
result_3    (or           ) [ 00]
result_4    (xor          ) [ 00]
sel_tmp     (icmp         ) [ 01]
sel_tmp2    (icmp         ) [ 00]
sel_tmp4    (icmp         ) [ 01]
sel_tmp6    (icmp         ) [ 00]
sel_tmp8    (icmp         ) [ 01]
newSel      (select       ) [ 00]
or_cond     (or           ) [ 01]
newSel1     (select       ) [ 00]
or_cond1    (or           ) [ 00]
newSel2     (select       ) [ 00]
newSel3     (select       ) [ 00]
or_cond2    (or           ) [ 01]
result_5    (select       ) [ 00]
StgValue_28 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inA"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inB">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inB"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="op">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ALU_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="op_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="inB_read_read_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="32" slack="0"/>
<pin id="33" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inB_read/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="inA_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inA_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="result_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="result_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_1/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="result_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_2/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="result_3_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="result_3/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="result_4_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="result_4/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="sel_tmp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sel_tmp2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sel_tmp4_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sel_tmp6_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp6/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sel_tmp8_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="newSel_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="or_cond_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="newSel1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="or_cond1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="newSel2_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="newSel3_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="or_cond2_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="result_5_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="28"><net_src comp="14" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="4" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="34"><net_src comp="14" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="35"><net_src comp="2" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="40"><net_src comp="14" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="30" pin="2"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="36" pin="2"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="36" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="30" pin="2"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="30" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="36" pin="2"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="30" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="36" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="30" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="36" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="48" pin="2"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="96" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="90" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="84" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="60" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="84" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="78" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="72" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="66" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="110" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="102" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="116" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="150"><net_src comp="110" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="124" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="138" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="130" pin="3"/><net_sink comp="152" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ALU : inA | {1 }
	Port: ALU : inB | {1 }
	Port: ALU : op | {1 }
  - Chain level:
	State 1
		newSel : 1
		or_cond : 1
		or_cond1 : 1
		newSel3 : 1
		or_cond2 : 1
		result_5 : 2
		StgValue_28 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    newSel_fu_102    |    0    |    32   |
|          |    newSel1_fu_116   |    0    |    32   |
|  select  |    newSel2_fu_130   |    0    |    32   |
|          |    newSel3_fu_138   |    0    |    32   |
|          |   result_5_fu_152   |    0    |    32   |
|----------|---------------------|---------|---------|
|          |    sel_tmp_fu_72    |    0    |    18   |
|          |    sel_tmp2_fu_78   |    0    |    18   |
|   icmp   |    sel_tmp4_fu_84   |    0    |    18   |
|          |    sel_tmp6_fu_90   |    0    |    18   |
|          |    sel_tmp8_fu_96   |    0    |    18   |
|----------|---------------------|---------|---------|
|          |    result_3_fu_60   |    0    |    39   |
|    or    |    or_cond_fu_110   |    0    |    8    |
|          |   or_cond1_fu_124   |    0    |    8    |
|          |   or_cond2_fu_146   |    0    |    8    |
|----------|---------------------|---------|---------|
|    add   |     result_fu_42    |    0    |    39   |
|----------|---------------------|---------|---------|
|    sub   |    result_1_fu_48   |    0    |    39   |
|----------|---------------------|---------|---------|
|    and   |    result_2_fu_54   |    0    |    39   |
|----------|---------------------|---------|---------|
|    xor   |    result_4_fu_66   |    0    |    39   |
|----------|---------------------|---------|---------|
|          |  op_read_read_fu_24 |    0    |    0    |
|   read   | inB_read_read_fu_30 |    0    |    0    |
|          | inA_read_read_fu_36 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   469   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   469  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   469  |
+-----------+--------+--------+
