<profile>

<section name = "Vivado HLS Report for 'block_mmul'" level="0">
<item name = "Date">Sun Nov 26 01:56:45 2023
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">mm.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.380 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">841, 841, 8.410 us, 8.410 us, 841, 841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_block_mmul_helper_fu_56">block_mmul_helper, 50, 50, 0.500 us, 0.500 us, 50, 50, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">840, 840, 210, -, -, 4, no</column>
<column name=" + Loop 1.1">208, 208, 52, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 37, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 12, 546, 907, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_block_mmul_helper_fu_56">block_mmul_helper, 0, 12, 546, 907, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ii_fu_90_p2">+, 0, 0, 15, 5, 3</column>
<column name="jj_fu_84_p2">+, 0, 0, 13, 4, 2</column>
<column name="icmp_ln30_fu_78_p2">icmp, 0, 0, 9, 4, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ii_0_reg_32">9, 2, 5, 10</column>
<column name="jj_0_reg_44">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_block_mmul_helper_fu_56_ap_start_reg">1, 0, 1, 0</column>
<column name="ii_0_reg_32">5, 0, 5, 0</column>
<column name="jj_0_reg_44">4, 0, 4, 0</column>
<column name="jj_reg_102">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, block_mmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, block_mmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, block_mmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, block_mmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, block_mmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, block_mmul, return value</column>
<column name="A_address0">out, 6, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 16, ap_memory, A, array</column>
<column name="A_address1">out, 6, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 16, ap_memory, A, array</column>
<column name="B_address0">out, 6, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 16, ap_memory, B, array</column>
<column name="B_address1">out, 6, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_q1">in, 16, ap_memory, B, array</column>
<column name="out_r_address0">out, 8, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 16, ap_memory, out_r, array</column>
<column name="out_r_q0">in, 16, ap_memory, out_r, array</column>
<column name="out_r_address1">out, 8, ap_memory, out_r, array</column>
<column name="out_r_ce1">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we1">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d1">out, 16, ap_memory, out_r, array</column>
<column name="out_r_q1">in, 16, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
