--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7842 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.550ns.
--------------------------------------------------------------------------------

Paths for end point counter/min_l_3 (SLICE_X19Y8.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.322 - 0.364)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.447   db2/mydest
                                                       db2/mydest
    SLICE_X18Y12.D4      net (fanout=19)       1.577   db2/mydest
    SLICE_X18Y12.D       Tilo                  0.203   N11
                                                       counter/GND_3_o_paused_AND_19_o6_SW0
    SLICE_X18Y15.A3      net (fanout=1)        0.655   N11
    SLICE_X18Y15.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/Reset_OR_DriverANDClockEnable15_SW0_SW0
    SLICE_X15Y8.B5       net (fanout=4)        0.959   N4
    SLICE_X15Y8.B        Tilo                  0.259   counter/min_l<1>
                                                       counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.SR       net (fanout=2)        0.768   counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.CLK      Tsrck                 0.402   counter/min_l<3>
                                                       counter/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      5.473ns (1.514ns logic, 3.959ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/sec_r_1 (FF)
  Destination:          counter/min_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.915ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/sec_r_1 to counter/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.BQ       Tcko                  0.391   counter/sec_r<2>
                                                       counter/sec_r_1
    SLICE_X19Y5.C1       net (fanout=11)       1.019   counter/sec_r<1>
    SLICE_X19Y5.C        Tilo                  0.259   counter/display/segment1/storage_2
                                                       counter/GND_3_o_sec_r[4]_LessThan_19_o1
    SLICE_X14Y8.A4       net (fanout=5)        1.168   counter/GND_3_o_sec_r[4]_LessThan_19_o
    SLICE_X14Y8.A        Tilo                  0.203   N19
                                                       counter/GND_3_o_min_r[4]_LessThan_28_o1
    SLICE_X15Y8.B1       net (fanout=8)        0.446   counter/GND_3_o_min_r[4]_LessThan_28_o
    SLICE_X15Y8.B        Tilo                  0.259   counter/min_l<1>
                                                       counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.SR       net (fanout=2)        0.768   counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.CLK      Tsrck                 0.402   counter/min_l<3>
                                                       counter/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      4.915ns (1.514ns logic, 3.401ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/sec_r_3 (FF)
  Destination:          counter/min_l_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.322 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/sec_r_3 to counter/min_l_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   counter/sec_r<3>
                                                       counter/sec_r_3
    SLICE_X19Y5.C4       net (fanout=11)       0.874   counter/sec_r<3>
    SLICE_X19Y5.C        Tilo                  0.259   counter/display/segment1/storage_2
                                                       counter/GND_3_o_sec_r[4]_LessThan_19_o1
    SLICE_X14Y8.A4       net (fanout=5)        1.168   counter/GND_3_o_sec_r[4]_LessThan_19_o
    SLICE_X14Y8.A        Tilo                  0.203   N19
                                                       counter/GND_3_o_min_r[4]_LessThan_28_o1
    SLICE_X15Y8.B1       net (fanout=8)        0.446   counter/GND_3_o_min_r[4]_LessThan_28_o
    SLICE_X15Y8.B        Tilo                  0.259   counter/min_l<1>
                                                       counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.SR       net (fanout=2)        0.768   counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.CLK      Tsrck                 0.402   counter/min_l<3>
                                                       counter/min_l_3
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (1.570ns logic, 3.256ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_l_2 (SLICE_X19Y8.SR), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.471ns (Levels of Logic = 3)
  Clock Path Skew:      -0.042ns (0.322 - 0.364)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.447   db2/mydest
                                                       db2/mydest
    SLICE_X18Y12.D4      net (fanout=19)       1.577   db2/mydest
    SLICE_X18Y12.D       Tilo                  0.203   N11
                                                       counter/GND_3_o_paused_AND_19_o6_SW0
    SLICE_X18Y15.A3      net (fanout=1)        0.655   N11
    SLICE_X18Y15.A       Tilo                  0.203   counter/GND_3_o_paused_AND_19_o5
                                                       counter/Reset_OR_DriverANDClockEnable15_SW0_SW0
    SLICE_X15Y8.B5       net (fanout=4)        0.959   N4
    SLICE_X15Y8.B        Tilo                  0.259   counter/min_l<1>
                                                       counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.SR       net (fanout=2)        0.768   counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.CLK      Tsrck                 0.400   counter/min_l<3>
                                                       counter/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      5.471ns (1.512ns logic, 3.959ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/sec_r_1 (FF)
  Destination:          counter/min_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.031ns (0.322 - 0.353)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/sec_r_1 to counter/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.BQ       Tcko                  0.391   counter/sec_r<2>
                                                       counter/sec_r_1
    SLICE_X19Y5.C1       net (fanout=11)       1.019   counter/sec_r<1>
    SLICE_X19Y5.C        Tilo                  0.259   counter/display/segment1/storage_2
                                                       counter/GND_3_o_sec_r[4]_LessThan_19_o1
    SLICE_X14Y8.A4       net (fanout=5)        1.168   counter/GND_3_o_sec_r[4]_LessThan_19_o
    SLICE_X14Y8.A        Tilo                  0.203   N19
                                                       counter/GND_3_o_min_r[4]_LessThan_28_o1
    SLICE_X15Y8.B1       net (fanout=8)        0.446   counter/GND_3_o_min_r[4]_LessThan_28_o
    SLICE_X15Y8.B        Tilo                  0.259   counter/min_l<1>
                                                       counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.SR       net (fanout=2)        0.768   counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.CLK      Tsrck                 0.400   counter/min_l<3>
                                                       counter/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (1.512ns logic, 3.401ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/sec_r_3 (FF)
  Destination:          counter/min_l_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.322 - 0.350)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/sec_r_3 to counter/min_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y9.AQ       Tcko                  0.447   counter/sec_r<3>
                                                       counter/sec_r_3
    SLICE_X19Y5.C4       net (fanout=11)       0.874   counter/sec_r<3>
    SLICE_X19Y5.C        Tilo                  0.259   counter/display/segment1/storage_2
                                                       counter/GND_3_o_sec_r[4]_LessThan_19_o1
    SLICE_X14Y8.A4       net (fanout=5)        1.168   counter/GND_3_o_sec_r[4]_LessThan_19_o
    SLICE_X14Y8.A        Tilo                  0.203   N19
                                                       counter/GND_3_o_min_r[4]_LessThan_28_o1
    SLICE_X15Y8.B1       net (fanout=8)        0.446   counter/GND_3_o_min_r[4]_LessThan_28_o
    SLICE_X15Y8.B        Tilo                  0.259   counter/min_l<1>
                                                       counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.SR       net (fanout=2)        0.768   counter/Reset_OR_DriverANDClockEnable15
    SLICE_X19Y8.CLK      Tsrck                 0.400   counter/min_l<3>
                                                       counter/min_l_2
    -------------------------------------------------  ---------------------------
    Total                                      4.824ns (1.568ns logic, 3.256ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point counter/min_r_2 (SLICE_X15Y6.C2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.331 - 0.364)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.447   db2/mydest
                                                       db2/mydest
    SLICE_X14Y5.B3       net (fanout=19)       2.832   db2/mydest
    SLICE_X14Y5.BMUX     Tilo                  0.261   counter/Mmux_sec_r[4]_sec_r[4]_mux_40_OUT11
                                                       counter/Reset_OR_DriverANDClockEnable1511
    SLICE_X17Y6.B4       net (fanout=9)        0.598   counter/Reset_OR_DriverANDClockEnable151
    SLICE_X17Y6.B        Tilo                  0.259   counter/min_r[4]_min_r[4]_mux_38_OUT<2>
                                                       counter/Mmux_min_r[4]_min_r[4]_mux_38_OUT33
    SLICE_X15Y6.C2       net (fanout=1)        0.613   counter/min_r[4]_min_r[4]_mux_38_OUT<2>
    SLICE_X15Y6.CLK      Tas                   0.322   counter/min_r<2>
                                                       counter/min_r_2_rstpot
                                                       counter/min_r_2
    -------------------------------------------------  ---------------------------
    Total                                      5.332ns (1.289ns logic, 4.043ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db2/mydest (FF)
  Destination:          counter/min_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.033ns (0.331 - 0.364)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db2/mydest to counter/min_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y31.DQ      Tcko                  0.447   db2/mydest
                                                       db2/mydest
    SLICE_X14Y5.B3       net (fanout=19)       2.832   db2/mydest
    SLICE_X14Y5.B        Tilo                  0.203   counter/Mmux_sec_r[4]_sec_r[4]_mux_40_OUT11
                                                       counter/Mmux_min_l[4]_min_l[4]_mux_37_OUT321
    SLICE_X17Y6.B6       net (fanout=3)        0.342   counter/Mmux_min_l[4]_min_l[4]_mux_37_OUT32
    SLICE_X17Y6.B        Tilo                  0.259   counter/min_r[4]_min_r[4]_mux_38_OUT<2>
                                                       counter/Mmux_min_r[4]_min_r[4]_mux_38_OUT33
    SLICE_X15Y6.C2       net (fanout=1)        0.613   counter/min_r[4]_min_r[4]_mux_38_OUT<2>
    SLICE_X15Y6.CLK      Tas                   0.322   counter/min_r<2>
                                                       counter/min_r_2_rstpot
                                                       counter/min_r_2
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (1.231ns logic, 3.787ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter/sec_r_1 (FF)
  Destination:          counter/min_r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.254ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter/sec_r_1 to counter/min_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y5.BQ       Tcko                  0.391   counter/sec_r<2>
                                                       counter/sec_r_1
    SLICE_X19Y5.C1       net (fanout=11)       1.019   counter/sec_r<1>
    SLICE_X19Y5.C        Tilo                  0.259   counter/display/segment1/storage_2
                                                       counter/GND_3_o_sec_r[4]_LessThan_19_o1
    SLICE_X19Y5.D5       net (fanout=5)        0.221   counter/GND_3_o_sec_r[4]_LessThan_19_o
    SLICE_X19Y5.D        Tilo                  0.259   counter/display/segment1/storage_2
                                                       counter/GND_3_o_sec_l[4]_LessThan_23_o1
    SLICE_X17Y6.B2       net (fanout=5)        0.911   counter/GND_3_o_sec_l[4]_LessThan_23_o
    SLICE_X17Y6.B        Tilo                  0.259   counter/min_r[4]_min_r[4]_mux_38_OUT<2>
                                                       counter/Mmux_min_r[4]_min_r[4]_mux_38_OUT33
    SLICE_X15Y6.C2       net (fanout=1)        0.613   counter/min_r[4]_min_r[4]_mux_38_OUT<2>
    SLICE_X15Y6.CLK      Tas                   0.322   counter/min_r<2>
                                                       counter/min_r_2_rstpot
                                                       counter/min_r_2
    -------------------------------------------------  ---------------------------
    Total                                      4.254ns (1.490ns logic, 2.764ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point db2/state_1 (SLICE_X23Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db2/state_0 (FF)
  Destination:          db2/state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db2/state_0 to db2/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y30.CQ      Tcko                  0.198   db2/state<1>
                                                       db2/state_0
    SLICE_X23Y30.DX      net (fanout=9)        0.148   db2/state<0>
    SLICE_X23Y30.CLK     Tckdi       (-Th)    -0.059   db2/state<1>
                                                       db2/state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.257ns logic, 0.148ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Paths for end point db1/state_1 (SLICE_X7Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db1/state_0 (FF)
  Destination:          db1/state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db1/state_0 to db1/state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.CQ       Tcko                  0.198   db1/state<1>
                                                       db1/state_0
    SLICE_X7Y37.DX       net (fanout=9)        0.177   db1/state<0>
    SLICE_X7Y37.CLK      Tckdi       (-Th)    -0.059   db1/state<1>
                                                       db1/state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.257ns logic, 0.177ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point counter/display/enabled (SLICE_X27Y16.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/display/enabled (FF)
  Destination:          counter/display/enabled (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/display/enabled to counter/display/enabled
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.AQ      Tcko                  0.198   counter/display/enabled
                                                       counter/display/enabled
    SLICE_X27Y16.A6      net (fanout=5)        0.025   counter/display/enabled
    SLICE_X27Y16.CLK     Tah         (-Th)    -0.215   counter/display/enabled
                                                       counter/display/enabled_rstpot1
                                                       counter/display/enabled
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db1/count<0>/CLK
  Logical resource: db1/count_0/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: db2/count<0>/CLK
  Logical resource: db2/count_0/CK
  Location pin: SLICE_X24Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.550|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7842 paths, 0 nets, and 893 connections

Design statistics:
   Minimum period:   5.550ns{1}   (Maximum frequency: 180.180MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 16 10:36:50 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



