\hypertarget{structSimpleCPUPolicy}{
\section{構造体 テンプレート SimpleCPUPolicy$<$ Impl $>$}
\label{structSimpleCPUPolicy}\index{SimpleCPUPolicy@{SimpleCPUPolicy}}
}


{\ttfamily \#include $<$cpu\_\-policy.hh$>$}\subsection*{Public 型}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{classUnifiedFreeList}{UnifiedFreeList} \hyperlink{structSimpleCPUPolicy_a74a15704374ad611e569d99c3f99f3a4}{FreeList}
\item 
typedef \hyperlink{classUnifiedRenameMap}{UnifiedRenameMap} \hyperlink{structSimpleCPUPolicy_a562b8208c64b62e61ceee341d2931e5c}{RenameMap}
\item 
typedef ::\hyperlink{classROB}{ROB}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a0b7880d092bb7add137501986fbc6ced}{ROB}
\item 
typedef \hyperlink{classInstructionQueue}{InstructionQueue}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a88e5491f89e7e164d826eefd71d76267}{IQ}
\item 
typedef ::\hyperlink{classMemDepUnit}{MemDepUnit}$<$ \hyperlink{classStoreSet}{StoreSet}, Impl $>$ \hyperlink{structSimpleCPUPolicy_ad63764143a9c493ff3b22e54f84c469e}{MemDepUnit}
\item 
typedef ::\hyperlink{classLSQ}{LSQ}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_ac6e42f5c44d9943d2f822e3628791925}{LSQ}
\item 
typedef ::\hyperlink{classLSQUnit}{LSQUnit}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a689bc5ac0ae514f3534fd9fb266efeb3}{LSQUnit}
\item 
typedef \hyperlink{classDefaultFetch}{DefaultFetch}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_aa3e1cec2212c5a44abfb8c9751a04b5b}{Fetch}
\item 
typedef \hyperlink{classDefaultDecode}{DefaultDecode}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_aca5dda7cc17827acd2748d7228838ede}{Decode}
\item 
typedef \hyperlink{classDefaultRename}{DefaultRename}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a7f06d90367c68f062331dc9fc709a4e9}{Rename}
\item 
typedef \hyperlink{classDefaultIEW}{DefaultIEW}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a22056ac0bac160e601df2d04260100be}{IEW}
\item 
typedef \hyperlink{classDefaultCommit}{DefaultCommit}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_af339740e93470f7eee7d2ef7beb245e0}{Commit}
\item 
typedef \hyperlink{structDefaultFetchDefaultDecode}{DefaultFetchDefaultDecode}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a84cf84b07d04291ab6f09af9855f5e30}{FetchStruct}
\item 
typedef \hyperlink{structDefaultDecodeDefaultRename}{DefaultDecodeDefaultRename}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_ab1ad5de48172f26d3eef9c002888156f}{DecodeStruct}
\item 
typedef \hyperlink{structDefaultRenameDefaultIEW}{DefaultRenameDefaultIEW}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a68ba62cd715a499d033ad5e7b96aba8c}{RenameStruct}
\item 
typedef \hyperlink{structDefaultIEWDefaultCommit}{DefaultIEWDefaultCommit}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a4e10dd7f3721c1bd03793c428a739ee8}{IEWStruct}
\item 
typedef ::\hyperlink{structIssueStruct}{IssueStruct}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_ad9127d90dae1796b4dd1f07421b1ef72}{IssueStruct}
\item 
typedef \hyperlink{structTimeBufStruct}{TimeBufStruct}$<$ Impl $>$ \hyperlink{structSimpleCPUPolicy_a057b9e5b595b4bef4e9c8b4df494845f}{TimeStruct}
\end{DoxyCompactItemize}


\subsection{説明}
\subsubsection*{template$<$class Impl$>$ struct SimpleCPUPolicy$<$ Impl $>$}

Struct that defines the key classes to be used by the CPU. All classes use the typedefs defined here to determine what are the classes of the other stages and communication buffers. In order to change a structure such as the IQ, simply change the typedef here to use the desired class instead, and recompile. In order to create a different CPU to be used simultaneously with this one, see the alpha\_\-impl.hh file for instructions. 

\subsection{型定義}
\hypertarget{structSimpleCPUPolicy_af339740e93470f7eee7d2ef7beb245e0}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!Commit@{Commit}}
\index{Commit@{Commit}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{Commit}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultCommit}$<$Impl$>$ {\bf Commit}}}
\label{structSimpleCPUPolicy_af339740e93470f7eee7d2ef7beb245e0}
Typedef for commit. \hypertarget{structSimpleCPUPolicy_aca5dda7cc17827acd2748d7228838ede}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!Decode@{Decode}}
\index{Decode@{Decode}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{Decode}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultDecode}$<$Impl$>$ {\bf Decode}}}
\label{structSimpleCPUPolicy_aca5dda7cc17827acd2748d7228838ede}
Typedef for decode. \hypertarget{structSimpleCPUPolicy_ab1ad5de48172f26d3eef9c002888156f}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!DecodeStruct@{DecodeStruct}}
\index{DecodeStruct@{DecodeStruct}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{DecodeStruct}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultDecodeDefaultRename}$<$Impl$>$ {\bf DecodeStruct}}}
\label{structSimpleCPUPolicy_ab1ad5de48172f26d3eef9c002888156f}
The struct for communication between decode and rename. \hypertarget{structSimpleCPUPolicy_aa3e1cec2212c5a44abfb8c9751a04b5b}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!Fetch@{Fetch}}
\index{Fetch@{Fetch}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{Fetch}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultFetch}$<$Impl$>$ {\bf Fetch}}}
\label{structSimpleCPUPolicy_aa3e1cec2212c5a44abfb8c9751a04b5b}
Typedef for fetch. \hypertarget{structSimpleCPUPolicy_a84cf84b07d04291ab6f09af9855f5e30}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!FetchStruct@{FetchStruct}}
\index{FetchStruct@{FetchStruct}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{FetchStruct}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultFetchDefaultDecode}$<$Impl$>$ {\bf FetchStruct}}}
\label{structSimpleCPUPolicy_a84cf84b07d04291ab6f09af9855f5e30}
The struct for communication between fetch and decode. \hypertarget{structSimpleCPUPolicy_a74a15704374ad611e569d99c3f99f3a4}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!FreeList@{FreeList}}
\index{FreeList@{FreeList}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{FreeList}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf UnifiedFreeList} {\bf FreeList}}}
\label{structSimpleCPUPolicy_a74a15704374ad611e569d99c3f99f3a4}
Typedef for the freelist of registers. \hypertarget{structSimpleCPUPolicy_a22056ac0bac160e601df2d04260100be}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!IEW@{IEW}}
\index{IEW@{IEW}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{IEW}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultIEW}$<$Impl$>$ {\bf IEW}}}
\label{structSimpleCPUPolicy_a22056ac0bac160e601df2d04260100be}
Typedef for Issue/Execute/Writeback. \hypertarget{structSimpleCPUPolicy_a4e10dd7f3721c1bd03793c428a739ee8}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!IEWStruct@{IEWStruct}}
\index{IEWStruct@{IEWStruct}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{IEWStruct}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultIEWDefaultCommit}$<$Impl$>$ {\bf IEWStruct}}}
\label{structSimpleCPUPolicy_a4e10dd7f3721c1bd03793c428a739ee8}
The struct for communication between IEW and commit. \hypertarget{structSimpleCPUPolicy_a88e5491f89e7e164d826eefd71d76267}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!IQ@{IQ}}
\index{IQ@{IQ}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{IQ}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf InstructionQueue}$<$Impl$>$ {\bf IQ}}}
\label{structSimpleCPUPolicy_a88e5491f89e7e164d826eefd71d76267}
Typedef for the instruction queue/scheduler. \hypertarget{structSimpleCPUPolicy_ad9127d90dae1796b4dd1f07421b1ef72}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!IssueStruct@{IssueStruct}}
\index{IssueStruct@{IssueStruct}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{IssueStruct}]{\setlength{\rightskip}{0pt plus 5cm}typedef ::{\bf IssueStruct}$<$Impl$>$ {\bf IssueStruct}}}
\label{structSimpleCPUPolicy_ad9127d90dae1796b4dd1f07421b1ef72}
The struct for communication within the IEW stage. \hypertarget{structSimpleCPUPolicy_ac6e42f5c44d9943d2f822e3628791925}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!LSQ@{LSQ}}
\index{LSQ@{LSQ}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{LSQ}]{\setlength{\rightskip}{0pt plus 5cm}typedef ::{\bf LSQ}$<$Impl$>$ {\bf LSQ}}}
\label{structSimpleCPUPolicy_ac6e42f5c44d9943d2f822e3628791925}
Typedef for the \hyperlink{classLSQ}{LSQ}. \hypertarget{structSimpleCPUPolicy_a689bc5ac0ae514f3534fd9fb266efeb3}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!LSQUnit@{LSQUnit}}
\index{LSQUnit@{LSQUnit}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{LSQUnit}]{\setlength{\rightskip}{0pt plus 5cm}typedef ::{\bf LSQUnit}$<$Impl$>$ {\bf LSQUnit}}}
\label{structSimpleCPUPolicy_a689bc5ac0ae514f3534fd9fb266efeb3}
Typedef for the thread-\/specific \hyperlink{classLSQ}{LSQ} units. \hypertarget{structSimpleCPUPolicy_ad63764143a9c493ff3b22e54f84c469e}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!MemDepUnit@{MemDepUnit}}
\index{MemDepUnit@{MemDepUnit}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{MemDepUnit}]{\setlength{\rightskip}{0pt plus 5cm}typedef ::{\bf MemDepUnit}$<${\bf StoreSet}, Impl$>$ {\bf MemDepUnit}}}
\label{structSimpleCPUPolicy_ad63764143a9c493ff3b22e54f84c469e}
Typedef for the memory dependence unit. \hypertarget{structSimpleCPUPolicy_a7f06d90367c68f062331dc9fc709a4e9}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!Rename@{Rename}}
\index{Rename@{Rename}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{Rename}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultRename}$<$Impl$>$ {\bf Rename}}}
\label{structSimpleCPUPolicy_a7f06d90367c68f062331dc9fc709a4e9}
Typedef for rename. \hypertarget{structSimpleCPUPolicy_a562b8208c64b62e61ceee341d2931e5c}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!RenameMap@{RenameMap}}
\index{RenameMap@{RenameMap}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{RenameMap}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf UnifiedRenameMap} {\bf RenameMap}}}
\label{structSimpleCPUPolicy_a562b8208c64b62e61ceee341d2931e5c}
Typedef for the rename map. \hypertarget{structSimpleCPUPolicy_a68ba62cd715a499d033ad5e7b96aba8c}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!RenameStruct@{RenameStruct}}
\index{RenameStruct@{RenameStruct}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{RenameStruct}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf DefaultRenameDefaultIEW}$<$Impl$>$ {\bf RenameStruct}}}
\label{structSimpleCPUPolicy_a68ba62cd715a499d033ad5e7b96aba8c}
The struct for communication between rename and IEW. \hypertarget{structSimpleCPUPolicy_a0b7880d092bb7add137501986fbc6ced}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!ROB@{ROB}}
\index{ROB@{ROB}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{ROB}]{\setlength{\rightskip}{0pt plus 5cm}typedef ::{\bf ROB}$<$Impl$>$ {\bf ROB}}}
\label{structSimpleCPUPolicy_a0b7880d092bb7add137501986fbc6ced}
Typedef for the \hyperlink{classROB}{ROB}. \hypertarget{structSimpleCPUPolicy_a057b9e5b595b4bef4e9c8b4df494845f}{
\index{SimpleCPUPolicy@{SimpleCPUPolicy}!TimeStruct@{TimeStruct}}
\index{TimeStruct@{TimeStruct}!SimpleCPUPolicy@{SimpleCPUPolicy}}
\subsubsection[{TimeStruct}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf TimeBufStruct}$<$Impl$>$ {\bf TimeStruct}}}
\label{structSimpleCPUPolicy_a057b9e5b595b4bef4e9c8b4df494845f}
The struct for all backwards communication. 

この構造体の説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/o3/\hyperlink{cpu__policy_8hh}{cpu\_\-policy.hh}\end{DoxyCompactItemize}
