The following files were generated for 'i2s_fifo' in directory 
C:\Xilinx91i\coregenI2S\:

i2s_fifo.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

i2s_fifo.vhd:
   VHDL wrapper file provided to support functional simulation. This
   file contains simulation model customization data that is passed to
   a parameterized simulation model for the core.

i2s_fifo.vho:
   VHO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a VHDL design.

i2s_fifo.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

i2s_fifo_fifo_generator_v3_2_xst_1_vhdl.prj:
   Please see the core data sheet.

i2s_fifo_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.

i2s_fifo_readme.txt:
   Text file indicating the files generated and how they are used.

i2s_fifo_xmdf.tcl:
   Please see the core data sheet.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

