#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000277651baf20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000277651bb0b0 .scope module, "tb" "tb" 3 25;
 .timescale -12 -12;
L_00000277652d01f0 .functor NOT 1, L_0000027765346220, C4<0>, C4<0>, C4<0>;
L_00000277652d06c0 .functor XOR 4, L_0000027765345640, L_00000277653462c0, C4<0000>, C4<0000>;
L_00000277652d0a40 .functor XOR 4, L_00000277652d06c0, L_0000027765345dc0, C4<0000>, C4<0000>;
v0000027765344350_0 .net *"_ivl_10", 3 0, L_0000027765345dc0;  1 drivers
v0000027765344850_0 .net *"_ivl_12", 3 0, L_00000277652d0a40;  1 drivers
v0000027765344f30_0 .net *"_ivl_2", 3 0, L_0000027765346d60;  1 drivers
v0000027765344210_0 .net *"_ivl_4", 3 0, L_0000027765345640;  1 drivers
v00000277653439f0_0 .net *"_ivl_6", 3 0, L_00000277653462c0;  1 drivers
v0000027765343db0_0 .net *"_ivl_8", 3 0, L_00000277652d06c0;  1 drivers
v0000027765345070_0 .var "clk", 0 0;
v0000027765343b30_0 .net "in", 1023 0, v0000027765344490_0;  1 drivers
v0000027765344fd0_0 .net "out_dut", 3 0, L_0000027765346720;  1 drivers
v0000027765343bd0_0 .net "out_ref", 3 0, L_0000027765345d20;  1 drivers
v0000027765343c70_0 .net "sel", 7 0, v00000277653452f0_0;  1 drivers
v0000027765343ef0_0 .var/2u "stats1", 159 0;
v0000027765344030_0 .var/2u "strobe", 0 0;
v00000277653442b0_0 .net "tb_match", 0 0, L_0000027765346220;  1 drivers
v00000277653443f0_0 .net "tb_mismatch", 0 0, L_00000277652d01f0;  1 drivers
L_0000027765346d60 .concat [ 4 0 0 0], L_0000027765345d20;
L_0000027765345640 .concat [ 4 0 0 0], L_0000027765345d20;
L_00000277653462c0 .concat [ 4 0 0 0], L_0000027765346720;
L_0000027765345dc0 .concat [ 4 0 0 0], L_0000027765345d20;
L_0000027765346220 .cmp/eeq 4, L_0000027765346d60, L_00000277652d0a40;
S_00000277652e9600 .scope module, "good1" "RefModule" 3 66, 4 2 0, S_00000277651bb0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1024 "in";
    .port_info 1 /INPUT 8 "sel";
    .port_info 2 /OUTPUT 4 "out";
v00000277652cd130_0 .net *"_ivl_0", 31 0, L_00000277653473a0;  1 drivers
v00000277652cdef0_0 .net *"_ivl_10", 31 0, L_0000027765345be0;  1 drivers
v00000277652cd1d0_0 .net *"_ivl_13", 0 0, L_0000027765346680;  1 drivers
v00000277652cd630_0 .net *"_ivl_14", 31 0, L_00000277653474e0;  1 drivers
L_00000277656d0160 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000277652cd6d0_0 .net *"_ivl_17", 23 0, L_00000277656d0160;  1 drivers
L_00000277656d01a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000277652cd770_0 .net/2u *"_ivl_18", 31 0, L_00000277656d01a8;  1 drivers
v00000277652cd810_0 .net *"_ivl_21", 31 0, L_00000277653456e0;  1 drivers
L_00000277656d01f0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000277653447b0_0 .net/2u *"_ivl_22", 31 0, L_00000277656d01f0;  1 drivers
v0000027765343810_0 .net *"_ivl_24", 31 0, L_0000027765345a00;  1 drivers
v00000277653451b0_0 .net *"_ivl_27", 0 0, L_0000027765345c80;  1 drivers
v00000277653445d0_0 .net *"_ivl_28", 31 0, L_00000277653467c0;  1 drivers
L_00000277656d0088 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027765343d10_0 .net *"_ivl_3", 23 0, L_00000277656d0088;  1 drivers
L_00000277656d0238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027765344170_0 .net *"_ivl_31", 23 0, L_00000277656d0238;  1 drivers
L_00000277656d0280 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027765344df0_0 .net/2u *"_ivl_32", 31 0, L_00000277656d0280;  1 drivers
v00000277653438b0_0 .net *"_ivl_35", 31 0, L_0000027765346cc0;  1 drivers
L_00000277656d02c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027765344530_0 .net/2u *"_ivl_36", 31 0, L_00000277656d02c8;  1 drivers
v0000027765345250_0 .net *"_ivl_38", 31 0, L_0000027765345f00;  1 drivers
L_00000277656d00d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027765343950_0 .net/2u *"_ivl_4", 31 0, L_00000277656d00d0;  1 drivers
v00000277653448f0_0 .net *"_ivl_41", 0 0, L_00000277653465e0;  1 drivers
v0000027765345110_0 .net *"_ivl_42", 31 0, L_0000027765345780;  1 drivers
L_00000277656d0310 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027765344c10_0 .net *"_ivl_45", 23 0, L_00000277656d0310;  1 drivers
L_00000277656d0358 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027765344ad0_0 .net/2u *"_ivl_46", 31 0, L_00000277656d0358;  1 drivers
v0000027765343e50_0 .net *"_ivl_49", 31 0, L_00000277653458c0;  1 drivers
L_00000277656d03a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027765343a90_0 .net/2u *"_ivl_50", 31 0, L_00000277656d03a0;  1 drivers
v0000027765344cb0_0 .net *"_ivl_52", 31 0, L_00000277653471c0;  1 drivers
v0000027765344a30_0 .net *"_ivl_55", 0 0, L_0000027765346900;  1 drivers
v0000027765344670_0 .net *"_ivl_7", 31 0, L_0000027765346540;  1 drivers
L_00000277656d0118 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000027765344d50_0 .net/2u *"_ivl_8", 31 0, L_00000277656d0118;  1 drivers
v0000027765344990_0 .net "in", 1023 0, v0000027765344490_0;  alias, 1 drivers
v0000027765343f90_0 .net "out", 3 0, L_0000027765345d20;  alias, 1 drivers
v00000277653440d0_0 .net "sel", 7 0, v00000277653452f0_0;  alias, 1 drivers
L_00000277653473a0 .concat [ 8 24 0 0], v00000277653452f0_0, L_00000277656d0088;
L_0000027765346540 .arith/mult 32, L_00000277653473a0, L_00000277656d00d0;
L_0000027765345be0 .arith/sum 32, L_0000027765346540, L_00000277656d0118;
L_0000027765346680 .part/v v0000027765344490_0, L_0000027765345be0, 1;
L_00000277653474e0 .concat [ 8 24 0 0], v00000277653452f0_0, L_00000277656d0160;
L_00000277653456e0 .arith/mult 32, L_00000277653474e0, L_00000277656d01a8;
L_0000027765345a00 .arith/sum 32, L_00000277653456e0, L_00000277656d01f0;
L_0000027765345c80 .part/v v0000027765344490_0, L_0000027765345a00, 1;
L_00000277653467c0 .concat [ 8 24 0 0], v00000277653452f0_0, L_00000277656d0238;
L_0000027765346cc0 .arith/mult 32, L_00000277653467c0, L_00000277656d0280;
L_0000027765345f00 .arith/sum 32, L_0000027765346cc0, L_00000277656d02c8;
L_00000277653465e0 .part/v v0000027765344490_0, L_0000027765345f00, 1;
L_0000027765345780 .concat [ 8 24 0 0], v00000277653452f0_0, L_00000277656d0310;
L_00000277653458c0 .arith/mult 32, L_0000027765345780, L_00000277656d0358;
L_00000277653471c0 .arith/sum 32, L_00000277653458c0, L_00000277656d03a0;
L_0000027765346900 .part/v v0000027765344490_0, L_00000277653471c0, 1;
L_0000027765345d20 .concat [ 1 1 1 1], L_0000027765346900, L_00000277653465e0, L_0000027765345c80, L_0000027765346680;
S_00000277652e9790 .scope module, "stim1" "stimulus_gen" 3 61, 3 6 0, S_00000277651bb0b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1024 "in";
    .port_info 2 /OUTPUT 8 "sel";
v0000027765343770_0 .net "clk", 0 0, v0000027765345070_0;  1 drivers
v0000027765344490_0 .var "in", 1023 0;
v00000277653452f0_0 .var "sel", 7 0;
E_00000277652ea710 .event negedge, v0000027765343770_0;
E_00000277652eb090/0 .event negedge, v0000027765343770_0;
E_00000277652eb090/1 .event posedge, v0000027765343770_0;
E_00000277652eb090 .event/or E_00000277652eb090/0, E_00000277652eb090/1;
S_00000277652e4cc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 13, 3 13 0, S_00000277652e9790;
 .timescale -12 -12;
v0000027765345390_0 .var/2s "i", 31 0;
S_00000277652e4e50 .scope module, "top_module1" "TopModule" 3 71, 5 3 0, S_00000277651bb0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1024 "in";
    .port_info 1 /INPUT 8 "sel";
    .port_info 2 /OUTPUT 4 "out";
v0000027765345430_0 .net *"_ivl_0", 31 0, L_0000027765345e60;  1 drivers
L_00000277656d03e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027765344b70_0 .net *"_ivl_3", 23 0, L_00000277656d03e8;  1 drivers
L_00000277656d0430 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000027765344e90_0 .net/2u *"_ivl_4", 31 0, L_00000277656d0430;  1 drivers
v00000277653436d0_0 .net *"_ivl_7", 31 0, L_0000027765347120;  1 drivers
v00000277653454d0_0 .net "in", 1023 0, v0000027765344490_0;  alias, 1 drivers
v0000027765343630_0 .net "out", 3 0, L_0000027765346720;  alias, 1 drivers
v0000027765344710_0 .net "sel", 7 0, v00000277653452f0_0;  alias, 1 drivers
L_0000027765345e60 .concat [ 8 24 0 0], v00000277653452f0_0, L_00000277656d03e8;
L_0000027765347120 .arith/mult 32, L_0000027765345e60, L_00000277656d0430;
L_0000027765346720 .part/v v0000027765344490_0, L_0000027765347120, 4;
S_00000277652e4fe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 78, 3 78 0, S_00000277651bb0b0;
 .timescale -12 -12;
E_00000277652eacd0 .event edge, v0000027765344030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000027765344030_0;
    %nor/r;
    %assign/vec4 v0000027765344030_0, 0;
    %wait E_00000277652eacd0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000277652e9790;
T_1 ;
    %wait E_00000277652eb090;
    %fork t_1, S_00000277652e4cc0;
    %jmp t_0;
    .scope S_00000277652e4cc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027765345390_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000027765345390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %ix/load 5, 0, 0;
    %load/vec4 v0000027765345390_0;
    %muli 32, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000027765344490_0, 4, 5;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027765345390_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000027765345390_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .scope S_00000277652e9790;
t_0 %join;
    %vpi_func 3 15 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v00000277653452f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000277652e9790;
T_2 ;
    %pushi/vec4 1000, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000277652ea710;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 20 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000277651bb0b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027765345070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027765344030_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_00000277651bb0b0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0000027765345070_0;
    %inv;
    %store/vec4 v0000027765345070_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_00000277651bb0b0;
T_5 ;
    %vpi_call/w 3 53 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 54 "$dumpvars", 32'sb00000000000000000000000000000001, v0000027765343770_0, v00000277653443f0_0, v0000027765343b30_0, v0000027765343c70_0, v0000027765343bd0_0, v0000027765344fd0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_00000277651bb0b0;
T_6 ;
    %load/vec4 v0000027765343ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call/w 3 87 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000027765343ef0_0, 64, 32>, &PV<v0000027765343ef0_0, 32, 32> {0 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 88 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_6.1 ;
    %vpi_call/w 3 90 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000027765343ef0_0, 128, 32>, &PV<v0000027765343ef0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 91 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 92 "$display", "Mismatches: %1d in %1d samples", &PV<v0000027765343ef0_0, 128, 32>, &PV<v0000027765343ef0_0, 0, 32> {0 0 0};
    %end;
    .thread T_6, $final;
    .scope S_00000277651bb0b0;
T_7 ;
    %wait E_00000277652eb090;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027765343ef0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027765343ef0_0, 4, 32;
    %load/vec4 v00000277653442b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027765343ef0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 103 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027765343ef0_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027765343ef0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027765343ef0_0, 4, 32;
T_7.0 ;
    %load/vec4 v0000027765343bd0_0;
    %load/vec4 v0000027765343bd0_0;
    %load/vec4 v0000027765344fd0_0;
    %xor;
    %load/vec4 v0000027765343bd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0000027765343ef0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027765343ef0_0, 4, 32;
T_7.6 ;
    %load/vec4 v0000027765343ef0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000027765343ef0_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000277651bb0b0;
T_8 ;
    %delay 1000000, 0;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob021_mux256to1v_test.sv";
    "dataset_code-complete-iccad2023/Prob021_mux256to1v_ref.sv";
    "results\gpt-oss_20b_0shot_temp0.0\Prob021_mux256to1v/Prob021_mux256to1v_sample01.sv";
