
#Circuit Summary:
#---------------
#number of inputs = 5
#number of outputs = 2
#number of gates = 6
#number of wires = 11
../sample_circuits/c17.ckt.out
Read over
 All filed excest!!
True brobability of wire  g1: 0.5 0.5 
False brobability of wire  g1: 0.5 0.5 
True brobability of wire  g2: 0.5 0.5 
False brobability of wire  g2: 0.5 0.5 
True brobability of wire  g3: 0.5 0.75 
False brobability of wire  g3: 0.5 0.25 
True brobability of wire  g4: 0.5 0.75 
False brobability of wire  g4: 0.5 0.25 
True brobability of wire  g5: 0.625 0.625 
False brobability of wire  g5: 0.375 0.375 
True brobability of wire  g6: 0.75 0.625 
False brobability of wire  g6: 0.25 0.375 
True brobability of wire  dummy_gate7: 0.6094 
False brobability of wire  dummy_gate7: 0.3906 
True brobability of wire  dummy_gate6: 0.5312 
False brobability of wire  dummy_gate6: 0.4688 
True brobability of wire  dummy_gate5: 
False brobability of wire  dummy_gate5: 
True brobability of wire  dummy_gate4: 
False brobability of wire  dummy_gate4: 
True brobability of wire  dummy_gate3: 
False brobability of wire  dummy_gate3: 
True brobability of wire  dummy_gate2: 
False brobability of wire  dummy_gate2: 
True brobability of wire  dummy_gate1: 
False brobability of wire  dummy_gate1: 
T'00111'
0
# SAF sim
# vector[0] detects 12 faults (12)
T'10110'
1
# SAF sim
# vector[1] detects 3 faults (15)
T'00000'
2
# SAF sim
# vector[2] detects 2 faults (17)
T'01011'
3
# SAF sim
# vector[3] detects 7 faults (24)
T'10001'
4
# SAF sim
# vector[4] detects 3 faults (27)
T'10100'
5
# SAF sim
# vector[5] detects 0 faults (27)
T'01111'
6
# SAF sim
# vector[6] detects 1 faults (28)
T'01101'
7
# SAF sim
# vector[7] detects 1 faults (29)
T'11010'
8
# SAF sim
# vector[8] detects 1 faults (30)
T'00011'
9
# SAF sim
# vector[9] detects 0 faults (30)
# number of detected faults = 30
#STATS
# number of aborted faults = 0
# number of redundant faults = 0
# number of calling podem1 = 10
# total number of backtracks = 0

#FAULT COVERAGE RESULTS :
#number of test vectors = 10
#total number of gate faults = 34
#total number of detected faults = 30
#total gate fault coverage = 88.24%
#number of equivalent gate faults = 34
#number of equivalent detected faults = 30
#equivalent gate fault coverage = 88.24%

#STATS END
T'00111'
T'10110'
T'00000'
T'01011'
T'10001'
T'10100'
T'01111'
T'01101'
T'11010'
T'00011'
#atpg: cputime for test pattern generation ../sample_circuits/c17.ckt: 0.0s 0.0s
