verilog xil_defaultlib --include "../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/ec67/hdl" --include "../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/02c8/hdl/verilog" --include "../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/1313/hdl" \
"../../../bd/Top/ip/Top_processing_system7_0_0/sim/Top_processing_system7_0_0.v" \
"../../../bd/Top/ipshared/1f00/VGA_1_0_D.srcs/sources_1/ip/blk_mem_gen_pixel/sim/blk_mem_gen_pixel.v" \
"../../../bd/Top/ip/Top_xbar_0/sim/Top_xbar_0.v" \
"../../../bd/Top/sim/Top.v" \
"../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/b7cd/hdl/verilog/mandel_engine.v" \
"../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/b7cd/hdl/verilog/mandel_engine_AXILiteS_s_axi.v" \
"../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/b7cd/hdl/verilog/mandel_engine_fadbkb.v" \
"../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/b7cd/hdl/verilog/mandel_engine_fcmdEe.v" \
"../../../../Mandel_HLS.srcs/sources_1/bd/Top/ipshared/b7cd/hdl/verilog/mandel_engine_fmucud.v" \
"../../../bd/Top/ip/Top_auto_pc_1/sim/Top_auto_pc_1.v" \
"../../../bd/Top/ip/Top_auto_pc_0/sim/Top_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
