<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4632pt" height="810pt"
 viewBox="0.00 0.00 4632.00 810.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 806)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-806 4628,-806 4628,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=true&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4604,-8 4604,-8 4610,-8 4616,-14 4616,-20 4616,-20 4616,-782 4616,-782 4616,-788 4610,-794 4604,-794 4604,-794 20,-794 20,-794 14,-794 8,-788 8,-782 8,-782 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2312" y="-778.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2312" y="-763.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_reset_addr=true&#10;auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;gic_cpu_addr=738205696&#10;have_large_asid_64=false&#10;highest_el_is_64=true&#10;init_param=0&#10;m5ops_base=268500992&#10;mem_mode=timing&#10;mem_ranges=2147483648:6442450944&#10;memories=system.mem_ctrls.dram system.realview.bootmem system.realview.flash0 system.realview.flash1 system.realview.non_trusted_sram system.realview.trusted_dram system.realview.trusted_sram system.realview.vram&#10;mmap_using_noreserve=false&#10;multi_proc=true&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;phys_addr_range_64=40&#10;&#13;eadfile=./cpu_tests/benchmarks/bin/arm/prueba&#10;&#13;edirect_paths=&#10;&#13;elease=system.release&#10;&#13;eset_addr=0&#10;semihosting=Null&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;sme_vl=1&#10;sve_vl=1&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4596,-16 4596,-16 4602,-16 4608,-22 4608,-28 4608,-28 4608,-736 4608,-736 4608,-742 4602,-748 4596,-748 4596,-748 28,-748 28,-748 22,-748 16,-742 16,-736 16,-736 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2312" y="-732.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2312" y="-717.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleSystem</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_system_realview</title>
<g id="a_clust8"><a xlink:title="eventq_index=0&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1040,-504C1040,-504 4244,-504 4244,-504 4250,-504 4256,-510 4256,-516 4256,-516 4256,-690 4256,-690 4256,-696 4250,-702 4244,-702 4244,-702 1040,-702 1040,-702 1034,-702 1028,-696 1028,-690 1028,-690 1028,-516 1028,-516 1028,-510 1034,-504 1040,-504"/>
<text text-anchor="middle" x="2642" y="-686.8" font-family="Arial" font-size="14.00" fill="#000000">realview </text>
<text text-anchor="middle" x="2642" y="-671.8" font-family="Arial" font-size="14.00" fill="#000000">: VExpress_GEM5_V1</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_realview_gic</title>
<g id="a_clust9"><a xlink:title="clk_domain=system.clk_domain&#10;cpu_addr=738205696&#10;cpu_pio_delay=10000&#10;cpu_size=8192&#10;dist_addr=738201600&#10;dist_pio_delay=10000&#10;eventq_index=0&#10;gem5_extensions=false&#10;gicc_iidr=33690683&#10;gicd_iidr=33559611&#10;gicd_pidr=2864272&#10;gicv_iidr=33690683&#10;int_latency=10000&#10;it_lines=512&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.gic.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M1329,-520C1329,-520 1375,-520 1375,-520 1381,-520 1387,-526 1387,-532 1387,-532 1387,-598 1387,-598 1387,-604 1381,-610 1375,-610 1375,-610 1329,-610 1329,-610 1323,-610 1317,-604 1317,-598 1317,-598 1317,-532 1317,-532 1317,-526 1323,-520 1329,-520"/>
<text text-anchor="middle" x="1352" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">gic </text>
<text text-anchor="middle" x="1352" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Gic400</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_system_realview_vgic</title>
<g id="a_clust11"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;gic=system.realview.gic&#10;gicv_iidr=33690683&#10;hv_addr=738213888&#10;maint_int=25&#10;pio_delay=10000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.vgic.power_state&#10;system=system&#10;vcpu_addr=738222080">
<path fill="#c7a793" stroke="#000000" d="M1251,-520C1251,-520 1297,-520 1297,-520 1303,-520 1309,-526 1309,-532 1309,-532 1309,-598 1309,-598 1309,-604 1303,-610 1297,-610 1297,-610 1251,-610 1251,-610 1245,-610 1239,-604 1239,-598 1239,-598 1239,-532 1239,-532 1239,-526 1245,-520 1251,-520"/>
<text text-anchor="middle" x="1274" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">vgic </text>
<text text-anchor="middle" x="1274" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: VGic</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_system_realview_gicv2m</title>
<g id="a_clust13"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;frames=system.realview.gicv2m.frames&#10;gic=system.realview.gic&#10;pio_delay=10000&#10;power_model=&#10;power_state=system.realview.gicv2m.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M1172,-520C1172,-520 1219,-520 1219,-520 1225,-520 1231,-526 1231,-532 1231,-532 1231,-598 1231,-598 1231,-604 1225,-610 1219,-610 1219,-610 1172,-610 1172,-610 1166,-610 1160,-604 1160,-598 1160,-598 1160,-532 1160,-532 1160,-526 1166,-520 1172,-520"/>
<text text-anchor="middle" x="1195.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">gicv2m </text>
<text text-anchor="middle" x="1195.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Gicv2m</text>
</a>
</g>
</g>
<g id="clust16" class="cluster">
<title>cluster_system_realview_bootmem</title>
<g id="a_clust16"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.bootmem.power_state&#10;&#13;ange=0:67108864&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M1048,-520C1048,-520 1140,-520 1140,-520 1146,-520 1152,-526 1152,-532 1152,-532 1152,-598 1152,-598 1152,-604 1146,-610 1140,-610 1140,-610 1048,-610 1048,-610 1042,-610 1036,-604 1036,-598 1036,-598 1036,-532 1036,-532 1036,-526 1042,-520 1048,-520"/>
<text text-anchor="middle" x="1094" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">bootmem </text>
<text text-anchor="middle" x="1094" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust18" class="cluster">
<title>cluster_system_realview_flash0</title>
<g id="a_clust18"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.flash0.power_state&#10;&#13;ange=134217728:201326592&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M2594,-520C2594,-520 2686,-520 2686,-520 2692,-520 2698,-526 2698,-532 2698,-532 2698,-598 2698,-598 2698,-604 2692,-610 2686,-610 2686,-610 2594,-610 2594,-610 2588,-610 2582,-604 2582,-598 2582,-598 2582,-532 2582,-532 2582,-526 2588,-520 2594,-520"/>
<text text-anchor="middle" x="2640" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">flash0 </text>
<text text-anchor="middle" x="2640" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust20" class="cluster">
<title>cluster_system_realview_trusted_sram</title>
<g id="a_clust20"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.trusted_sram.power_state&#10;&#13;ange=67108864:67371008&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M2470,-520C2470,-520 2562,-520 2562,-520 2568,-520 2574,-526 2574,-532 2574,-532 2574,-598 2574,-598 2574,-604 2568,-610 2562,-610 2562,-610 2470,-610 2470,-610 2464,-610 2458,-604 2458,-598 2458,-598 2458,-532 2458,-532 2458,-526 2464,-520 2470,-520"/>
<text text-anchor="middle" x="2516" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_sram </text>
<text text-anchor="middle" x="2516" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust22" class="cluster">
<title>cluster_system_realview_trusted_dram</title>
<g id="a_clust22"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.trusted_dram.power_state&#10;&#13;ange=100663296:134217728&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M2346,-520C2346,-520 2438,-520 2438,-520 2444,-520 2450,-526 2450,-532 2450,-532 2450,-598 2450,-598 2450,-604 2444,-610 2438,-610 2438,-610 2346,-610 2346,-610 2340,-610 2334,-604 2334,-598 2334,-598 2334,-532 2334,-532 2334,-526 2340,-520 2346,-520"/>
<text text-anchor="middle" x="2392" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_dram </text>
<text text-anchor="middle" x="2392" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust24" class="cluster">
<title>cluster_system_realview_non_trusted_sram</title>
<g id="a_clust24"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.non_trusted_sram.power_state&#10;&#13;ange=771751936:771784704&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M2208,-520C2208,-520 2314,-520 2314,-520 2320,-520 2326,-526 2326,-532 2326,-532 2326,-598 2326,-598 2326,-604 2320,-610 2314,-610 2314,-610 2208,-610 2208,-610 2202,-610 2196,-604 2196,-598 2196,-598 2196,-532 2196,-532 2196,-526 2202,-520 2208,-520"/>
<text text-anchor="middle" x="2261" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">non_trusted_sram </text>
<text text-anchor="middle" x="2261" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioSRAM</text>
</a>
</g>
</g>
<g id="clust26" class="cluster">
<title>cluster_system_realview_realview_io</title>
<g id="a_clust26"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;idreg=806359296&#10;pio_addr=469827584&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.realview_io.power_state&#10;proc_id0=335544320&#10;proc_id1=335544320&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3731,-520C3731,-520 3809,-520 3809,-520 3815,-520 3821,-526 3821,-532 3821,-532 3821,-598 3821,-598 3821,-604 3815,-610 3809,-610 3809,-610 3731,-610 3731,-610 3725,-610 3719,-604 3719,-598 3719,-598 3719,-532 3719,-532 3719,-526 3725,-520 3731,-520"/>
<text text-anchor="middle" x="3770" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">realview_io </text>
<text text-anchor="middle" x="3770" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: RealViewCtrl</text>
</a>
</g>
</g>
<g id="clust41" class="cluster">
<title>cluster_system_realview_el2_watchdog</title>
<g id="a_clust41"><a xlink:title="clk_domain=system.clk_domain&#10;control_start=709099520&#10;eventq_index=0&#10;pio_latency=10000&#10;power_model=&#10;power_state=system.realview.el2_watchdog.power_state&#10;&#13;efresh_start=709165056&#10;system=system&#10;system_counter=system.realview.sys_counter&#10;ws0=system.realview.el2_watchdog.ws0&#10;ws1=system.realview.el2_watchdog.ws1">
<path fill="#c7a793" stroke="#000000" d="M1930,-520C1930,-520 2039,-520 2039,-520 2045,-520 2051,-526 2051,-532 2051,-532 2051,-598 2051,-598 2051,-604 2045,-610 2039,-610 2039,-610 1930,-610 1930,-610 1924,-610 1918,-604 1918,-598 1918,-598 1918,-532 1918,-532 1918,-526 1924,-520 1930,-520"/>
<text text-anchor="middle" x="1984.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">el2_watchdog </text>
<text text-anchor="middle" x="1984.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericWatchdog</text>
</a>
</g>
</g>
<g id="clust45" class="cluster">
<title>cluster_system_realview_trusted_watchdog</title>
<g id="a_clust45"><a xlink:title="amba_id=1316869&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.trusted_watchdog.interrupt&#10;pio_addr=709427200&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.trusted_watchdog.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M1795,-520C1795,-520 1898,-520 1898,-520 1904,-520 1910,-526 1910,-532 1910,-532 1910,-598 1910,-598 1910,-604 1904,-610 1898,-610 1898,-610 1795,-610 1795,-610 1789,-610 1783,-604 1783,-598 1783,-598 1783,-532 1783,-532 1783,-526 1789,-520 1795,-520"/>
<text text-anchor="middle" x="1846.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">trusted_watchdog </text>
<text text-anchor="middle" x="1846.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust57" class="cluster">
<title>cluster_system_realview_generic_timer_mem</title>
<g id="a_clust57"><a xlink:title="clk_domain=system.clk_domain&#10;cnt_control_base=709033984&#10;cnt_ctl_base=713097216&#10;cnt_read_base=713031680&#10;counter=system.realview.sys_counter&#10;eventq_index=0&#10;frames=system.realview.generic_timer_mem.frames0 system.realview.generic_timer_mem.frames1&#10;power_model=&#10;power_state=system.realview.generic_timer_mem.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M1407,-512C1407,-512 1763,-512 1763,-512 1769,-512 1775,-518 1775,-524 1775,-524 1775,-644 1775,-644 1775,-650 1769,-656 1763,-656 1763,-656 1407,-656 1407,-656 1401,-656 1395,-650 1395,-644 1395,-644 1395,-524 1395,-524 1395,-518 1401,-512 1407,-512"/>
<text text-anchor="middle" x="1585" y="-640.8" font-family="Arial" font-size="14.00" fill="#000000">generic_timer_mem </text>
<text text-anchor="middle" x="1585" y="-625.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerMem</text>
</a>
</g>
</g>
<g id="clust59" class="cluster">
<title>cluster_system_realview_generic_timer_mem_frames0</title>
<g id="a_clust59"><a xlink:title="clk_domain=system.clk_domain&#10;cnt_base=713162752&#10;cnt_el0_base=18446744073709551615&#10;counter=system.realview.sys_counter&#10;eventq_index=0&#10;int_phys=system.realview.generic_timer_mem.frames0.int_phys&#10;int_virt=system.realview.generic_timer_mem.frames0.int_virt&#10;power_model=&#10;power_state=system.realview.generic_timer_mem.frames0.power_state&#10;system=system">
<path fill="#aa8f7e" stroke="#000000" d="M1632,-520C1632,-520 1755,-520 1755,-520 1761,-520 1767,-526 1767,-532 1767,-532 1767,-598 1767,-598 1767,-604 1761,-610 1755,-610 1755,-610 1632,-610 1632,-610 1626,-610 1620,-604 1620,-598 1620,-598 1620,-532 1620,-532 1620,-526 1626,-520 1632,-520"/>
<text text-anchor="middle" x="1693.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">frames0 </text>
<text text-anchor="middle" x="1693.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerFrame</text>
</a>
</g>
</g>
<g id="clust63" class="cluster">
<title>cluster_system_realview_generic_timer_mem_frames1</title>
<g id="a_clust63"><a xlink:title="clk_domain=system.clk_domain&#10;cnt_base=713228288&#10;cnt_el0_base=18446744073709551615&#10;counter=system.realview.sys_counter&#10;eventq_index=0&#10;int_phys=system.realview.generic_timer_mem.frames1.int_phys&#10;int_virt=system.realview.generic_timer_mem.frames1.int_virt&#10;power_model=&#10;power_state=system.realview.generic_timer_mem.frames1.power_state&#10;system=system">
<path fill="#aa8f7e" stroke="#000000" d="M1477,-520C1477,-520 1600,-520 1600,-520 1606,-520 1612,-526 1612,-532 1612,-532 1612,-598 1612,-598 1612,-604 1606,-610 1600,-610 1600,-610 1477,-610 1477,-610 1471,-610 1465,-604 1465,-598 1465,-598 1465,-532 1465,-532 1465,-526 1471,-520 1477,-520"/>
<text text-anchor="middle" x="1538.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">frames1 </text>
<text text-anchor="middle" x="1538.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericTimerFrame</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_realview_system_watchdog</title>
<g id="a_clust67"><a xlink:title="amba_id=1316869&#10;clk_domain=system.realview.dcc.osc_sys&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.system_watchdog.interrupt&#10;pio_addr=721813504&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.system_watchdog.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2071,-520C2071,-520 2176,-520 2176,-520 2182,-520 2188,-526 2188,-532 2188,-532 2188,-598 2188,-598 2188,-604 2182,-610 2176,-610 2176,-610 2071,-610 2071,-610 2065,-610 2059,-604 2059,-598 2059,-598 2059,-532 2059,-532 2059,-526 2065,-520 2071,-520"/>
<text text-anchor="middle" x="2123.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">system_watchdog </text>
<text text-anchor="middle" x="2123.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust73" class="cluster">
<title>cluster_system_realview_uart0</title>
<g id="a_clust73"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.terminal&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart0.interrupt&#10;pio_addr=470351872&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart0.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3653,-520C3653,-520 3699,-520 3699,-520 3705,-520 3711,-526 3711,-532 3711,-532 3711,-598 3711,-598 3711,-604 3705,-610 3699,-610 3699,-610 3653,-610 3653,-610 3647,-610 3641,-604 3641,-598 3641,-598 3641,-532 3641,-532 3641,-526 3647,-520 3653,-520"/>
<text text-anchor="middle" x="3676" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">uart0 </text>
<text text-anchor="middle" x="3676" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust76" class="cluster">
<title>cluster_system_realview_uart1</title>
<g id="a_clust76"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.realview.uart1.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart1.interrupt&#10;pio_addr=470417408&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart1.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3575,-520C3575,-520 3621,-520 3621,-520 3627,-520 3633,-526 3633,-532 3633,-532 3633,-598 3633,-598 3633,-604 3627,-610 3621,-610 3621,-610 3575,-610 3575,-610 3569,-610 3563,-604 3563,-598 3563,-598 3563,-532 3563,-532 3563,-526 3569,-520 3575,-520"/>
<text text-anchor="middle" x="3598" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">uart1 </text>
<text text-anchor="middle" x="3598" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust80" class="cluster">
<title>cluster_system_realview_uart2</title>
<g id="a_clust80"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.realview.uart2.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart2.interrupt&#10;pio_addr=470482944&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart2.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3497,-520C3497,-520 3543,-520 3543,-520 3549,-520 3555,-526 3555,-532 3555,-532 3555,-598 3555,-598 3555,-604 3549,-610 3543,-610 3543,-610 3497,-610 3497,-610 3491,-610 3485,-604 3485,-598 3485,-598 3485,-532 3485,-532 3485,-526 3491,-520 3497,-520"/>
<text text-anchor="middle" x="3520" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">uart2 </text>
<text text-anchor="middle" x="3520" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust84" class="cluster">
<title>cluster_system_realview_uart3</title>
<g id="a_clust84"><a xlink:title="clk_domain=system.clk_domain&#10;device=system.realview.uart3.device&#10;end_on_eot=false&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.uart3.interrupt&#10;pio_addr=470548480&#10;pio_latency=100000&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.uart3.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3419,-520C3419,-520 3465,-520 3465,-520 3471,-520 3477,-526 3477,-532 3477,-532 3477,-598 3477,-598 3477,-604 3471,-610 3465,-610 3465,-610 3419,-610 3419,-610 3413,-610 3407,-604 3407,-598 3407,-598 3407,-532 3407,-532 3407,-526 3413,-520 3419,-520"/>
<text text-anchor="middle" x="3442" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">uart3 </text>
<text text-anchor="middle" x="3442" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl011</text>
</a>
</g>
</g>
<g id="clust88" class="cluster">
<title>cluster_system_realview_kmi0</title>
<g id="a_clust88"><a xlink:title="amba_id=1314896&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.kmi0.interrupt&#10;pio_addr=470155264&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.kmi0.power_state&#10;ps2=system.realview.kmi0.ps2&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3341,-520C3341,-520 3387,-520 3387,-520 3393,-520 3399,-526 3399,-532 3399,-532 3399,-598 3399,-598 3399,-604 3393,-610 3387,-610 3387,-610 3341,-610 3341,-610 3335,-610 3329,-604 3329,-598 3329,-598 3329,-532 3329,-532 3329,-526 3335,-520 3341,-520"/>
<text text-anchor="middle" x="3364" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">kmi0 </text>
<text text-anchor="middle" x="3364" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl050</text>
</a>
</g>
</g>
<g id="clust92" class="cluster">
<title>cluster_system_realview_kmi1</title>
<g id="a_clust92"><a xlink:title="amba_id=1314896&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.kmi1.interrupt&#10;pio_addr=470220800&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.kmi1.power_state&#10;ps2=system.realview.kmi1.ps2&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3263,-520C3263,-520 3309,-520 3309,-520 3315,-520 3321,-526 3321,-532 3321,-532 3321,-598 3321,-598 3321,-604 3315,-610 3309,-610 3309,-610 3263,-610 3263,-610 3257,-610 3251,-604 3251,-598 3251,-598 3251,-532 3251,-532 3251,-526 3257,-520 3263,-520"/>
<text text-anchor="middle" x="3286" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">kmi1 </text>
<text text-anchor="middle" x="3286" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Pl050</text>
</a>
</g>
</g>
<g id="clust96" class="cluster">
<title>cluster_system_realview_watchdog</title>
<g id="a_clust96"><a xlink:title="amba_id=1316869&#10;clk_domain=system.realview.clock32KHz&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.watchdog.interrupt&#10;pio_addr=470745088&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.watchdog.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M3177,-520C3177,-520 3231,-520 3231,-520 3237,-520 3243,-526 3243,-532 3243,-532 3243,-598 3243,-598 3243,-604 3237,-610 3231,-610 3231,-610 3177,-610 3177,-610 3171,-610 3165,-604 3165,-598 3165,-598 3165,-532 3165,-532 3165,-526 3171,-520 3177,-520"/>
<text text-anchor="middle" x="3204" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">watchdog </text>
<text text-anchor="middle" x="3204" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: Sp805</text>
</a>
</g>
</g>
<g id="clust99" class="cluster">
<title>cluster_system_realview_rtc</title>
<g id="a_clust99"><a xlink:title="amba_id=266289&#10;clk_domain=system.clk_domain&#10;eventq_index=0&#10;int_delay=100000&#10;interrupt=system.realview.rtc.interrupt&#10;pio_addr=471269376&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.rtc.power_state&#10;system=system&#10;time=Thu Jan &#160;1 00:00:00 2009">
<path fill="#c7a793" stroke="#000000" d="M3099,-520C3099,-520 3145,-520 3145,-520 3151,-520 3157,-526 3157,-532 3157,-532 3157,-598 3157,-598 3157,-604 3151,-610 3145,-610 3145,-610 3099,-610 3099,-610 3093,-610 3087,-604 3087,-598 3087,-598 3087,-532 3087,-532 3087,-526 3093,-520 3099,-520"/>
<text text-anchor="middle" x="3122" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">rtc </text>
<text text-anchor="middle" x="3122" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: PL031</text>
</a>
</g>
</g>
<g id="clust102" class="cluster">
<title>cluster_system_realview_pci_host</title>
<g id="a_clust102"><a xlink:title="clk_domain=system.clk_domain&#10;conf_base=805306368&#10;conf_device_bits=12&#10;conf_size=268435456&#10;eventq_index=0&#10;int_base=100&#10;int_count=4&#10;int_policy=ARM_PCI_INT_DEV&#10;pci_dma_base=0&#10;pci_mem_base=1073741824&#10;pci_pio_base=788529152&#10;platform=system.realview&#10;power_model=&#10;power_state=system.realview.pci_host.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2947,-520C2947,-520 3067,-520 3067,-520 3073,-520 3079,-526 3079,-532 3079,-532 3079,-598 3079,-598 3079,-604 3073,-610 3067,-610 3067,-610 2947,-610 2947,-610 2941,-610 2935,-604 2935,-598 2935,-598 2935,-532 2935,-532 2935,-526 2941,-520 2947,-520"/>
<text text-anchor="middle" x="3007" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">pci_host </text>
<text text-anchor="middle" x="3007" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: GenericArmPciHost</text>
</a>
</g>
</g>
<g id="clust104" class="cluster">
<title>cluster_system_realview_energy_ctrl</title>
<g id="a_clust104"><a xlink:title="clk_domain=system.clk_domain&#10;dvfs_handler=system.dvfs_handler&#10;eventq_index=0&#10;pio_addr=268435456&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.energy_ctrl.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2851,-520C2851,-520 2915,-520 2915,-520 2921,-520 2927,-526 2927,-532 2927,-532 2927,-598 2927,-598 2927,-604 2921,-610 2915,-610 2915,-610 2851,-610 2851,-610 2845,-610 2839,-604 2839,-598 2839,-598 2839,-532 2839,-532 2839,-526 2845,-520 2851,-520"/>
<text text-anchor="middle" x="2883" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">energy_ctrl </text>
<text text-anchor="middle" x="2883" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: EnergyCtrl</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_realview_pwr_ctrl</title>
<g id="a_clust106"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;pio_addr=470810624&#10;pio_latency=100000&#10;power_model=&#10;power_state=system.realview.pwr_ctrl.power_state&#10;system=system">
<path fill="#c7a793" stroke="#000000" d="M2718,-520C2718,-520 2819,-520 2819,-520 2825,-520 2831,-526 2831,-532 2831,-532 2831,-598 2831,-598 2831,-604 2825,-610 2819,-610 2819,-610 2718,-610 2718,-610 2712,-610 2706,-604 2706,-598 2706,-598 2706,-532 2706,-532 2706,-526 2712,-520 2718,-520"/>
<text text-anchor="middle" x="2768.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">pwr_ctrl </text>
<text text-anchor="middle" x="2768.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: FVPBasePwrCtrl</text>
</a>
</g>
</g>
<g id="clust108" class="cluster">
<title>cluster_system_realview_vio0</title>
<g id="a_clust108"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;interrupt=system.realview.vio0.interrupt&#10;pio_addr=471007232&#10;pio_latency=100000&#10;pio_size=4096&#10;power_model=&#10;power_state=system.realview.vio0.power_state&#10;system=system&#10;vio=system.realview.vio0.vio">
<path fill="#c7a793" stroke="#000000" d="M4166,-520C4166,-520 4236,-520 4236,-520 4242,-520 4248,-526 4248,-532 4248,-532 4248,-598 4248,-598 4248,-604 4242,-610 4236,-610 4236,-610 4166,-610 4166,-610 4160,-610 4154,-604 4154,-598 4154,-598 4154,-532 4154,-532 4154,-526 4160,-520 4166,-520"/>
<text text-anchor="middle" x="4201" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">vio0 </text>
<text text-anchor="middle" x="4201" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioVirtIO</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_system_realview_vio1</title>
<g id="a_clust112"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;interrupt=system.realview.vio1.interrupt&#10;pio_addr=471072768&#10;pio_latency=100000&#10;pio_size=4096&#10;power_model=&#10;power_state=system.realview.vio1.power_state&#10;system=system&#10;vio=system.realview.vio1.vio">
<path fill="#c7a793" stroke="#000000" d="M4064,-520C4064,-520 4134,-520 4134,-520 4140,-520 4146,-526 4146,-532 4146,-532 4146,-598 4146,-598 4146,-604 4140,-610 4134,-610 4134,-610 4064,-610 4064,-610 4058,-610 4052,-604 4052,-598 4052,-598 4052,-532 4052,-532 4052,-526 4058,-520 4064,-520"/>
<text text-anchor="middle" x="4099" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">vio1 </text>
<text text-anchor="middle" x="4099" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: MmioVirtIO</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_realview_flash1</title>
<g id="a_clust116"><a xlink:title="bandwidth=73.000000&#10;bank_width=4&#10;blk_size=65536&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;device_id=0&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.flash1.power_state&#10;&#13;ange=201326592:268435456&#10;vendor_id=0&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M3965,-520C3965,-520 4032,-520 4032,-520 4038,-520 4044,-526 4044,-532 4044,-532 4044,-598 4044,-598 4044,-604 4038,-610 4032,-610 4032,-610 3965,-610 3965,-610 3959,-610 3953,-604 3953,-598 3953,-598 3953,-532 3953,-532 3953,-526 3959,-520 3965,-520"/>
<text text-anchor="middle" x="3998.5" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">flash1 </text>
<text text-anchor="middle" x="3998.5" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: CfiMemory</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_realview_vram</title>
<g id="a_clust118"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=false&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.realview.vram.power_state&#10;&#13;ange=402653184:436207616&#10;writeable=true">
<path fill="#5e5958" stroke="#000000" d="M3841,-520C3841,-520 3933,-520 3933,-520 3939,-520 3945,-526 3945,-532 3945,-532 3945,-598 3945,-598 3945,-604 3939,-610 3933,-610 3933,-610 3841,-610 3841,-610 3835,-610 3829,-604 3829,-598 3829,-598 3829,-532 3829,-532 3829,-526 3835,-520 3841,-520"/>
<text text-anchor="middle" x="3887" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">vram </text>
<text text-anchor="middle" x="3887" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<g id="clust122" class="cluster">
<title>cluster_system_iobus</title>
<g id="a_clust122"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=1&#10;frontend_latency=2&#10;header_latency=1&#10;power_model=&#10;power_state=system.iobus.power_state&#10;&#13;esponse_latency=2&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M4172,-360C4172,-360 4408,-360 4408,-360 4414,-360 4420,-366 4420,-372 4420,-372 4420,-438 4420,-438 4420,-444 4414,-450 4408,-450 4408,-450 4172,-450 4172,-450 4166,-450 4160,-444 4160,-438 4160,-438 4160,-372 4160,-372 4160,-366 4166,-360 4172,-360"/>
<text text-anchor="middle" x="4290" y="-434.8" font-family="Arial" font-size="14.00" fill="#000000">iobus </text>
<text text-anchor="middle" x="4290" y="-419.8" font-family="Arial" font-size="14.00" fill="#000000">: IOXBar</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust124"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-162C36,-162 348,-162 348,-162 354,-162 360,-168 360,-174 360,-174 360,-438 360,-438 360,-444 354,-450 348,-450 348,-450 36,-450 36,-450 30,-450 24,-444 24,-438 24,-438 24,-174 24,-174 24,-168 30,-162 36,-162"/>
<text text-anchor="middle" x="192" y="-434.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="192" y="-419.8" font-family="Arial" font-size="14.00" fill="#000000">: MemBus</text>
</a>
</g>
</g>
<g id="clust125" class="cluster">
<title>cluster_system_membus_badaddr_responder</title>
<g id="a_clust125"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=system.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=system&#10;update_data=false&#10;warn_access=warn">
<path fill="#c7a793" stroke="#000000" d="M44,-170C44,-170 158,-170 158,-170 164,-170 170,-176 170,-182 170,-182 170,-248 170,-248 170,-254 164,-260 158,-260 158,-260 44,-260 44,-260 38,-260 32,-254 32,-248 32,-248 32,-182 32,-182 32,-176 38,-170 44,-170"/>
<text text-anchor="middle" x="101" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="101" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_system_iobridge</title>
<g id="a_clust129"><a xlink:title="clk_domain=system.clk_domain&#10;delay=50000&#10;eventq_index=0&#10;power_model=&#10;power_state=system.iobridge.power_state&#10;&#13;anges=201326592:536870912 788529152:2147483648&#10;&#13;eq_size=16&#10;&#13;esp_size=16">
<path fill="#bab6ae" stroke="#000000" d="M4172,-170C4172,-170 4394,-170 4394,-170 4400,-170 4406,-176 4406,-182 4406,-182 4406,-248 4406,-248 4406,-254 4400,-260 4394,-260 4394,-260 4172,-260 4172,-260 4166,-260 4160,-254 4160,-248 4160,-248 4160,-182 4160,-182 4160,-176 4166,-170 4172,-170"/>
<text text-anchor="middle" x="4283" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">iobridge </text>
<text text-anchor="middle" x="4283" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: Bridge</text>
</a>
</g>
</g>
<g id="clust131" class="cluster">
<title>cluster_system_iocache</title>
<g id="a_clust131"><a xlink:title="addr_ranges=2147483648:6442450944&#10;assoc=8&#10;clk_domain=system.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=50&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.iocache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.iocache.replacement_policy&#10;&#13;esponse_latency=50&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=50&#10;tags=system.iocache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4426,-170C4426,-170 4588,-170 4588,-170 4594,-170 4600,-176 4600,-182 4600,-182 4600,-248 4600,-248 4600,-254 4594,-260 4588,-260 4588,-260 4426,-260 4426,-260 4420,-260 4414,-254 4414,-248 4414,-248 4414,-182 4414,-182 4414,-176 4420,-170 4426,-170"/>
<text text-anchor="middle" x="4507" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">iocache </text>
<text text-anchor="middle" x="4507" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: IOCache</text>
</a>
</g>
</g>
<g id="clust137" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust137"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M380,-170C380,-170 440,-170 440,-170 446,-170 452,-176 452,-182 452,-182 452,-248 452,-248 452,-254 446,-260 440,-260 440,-260 380,-260 380,-260 374,-260 368,-254 368,-248 368,-248 368,-182 368,-182 368,-176 374,-170 380,-170"/>
<text text-anchor="middle" x="410" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="410" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_system_pci_devices</title>
<g id="a_clust141"><a xlink:title="BAR0=system.pci_devices.BAR0&#10;BAR1=system.pci_devices.BAR1&#10;BAR2=system.pci_devices.BAR2&#10;BAR3=system.pci_devices.BAR3&#10;BAR4=system.pci_devices.BAR4&#10;BAR5=system.pci_devices.BAR5&#10;BIST=0&#10;CacheLineSize=0&#10;CapabilityPtr=0&#10;CardbusCIS=0&#10;ClassCode=255&#10;Command=0&#10;DeviceID=4096&#10;ExpansionROM=0&#10;HeaderType=0&#10;InterruptLine=0&#10;InterruptPin=1&#10;LatencyTimer=0&#10;MSICAPBaseOffset=0&#10;MSICAPCapId=0&#10;MSICAPMaskBits=0&#10;MSICAPMsgAddr=0&#10;MSICAPMsgCtrl=0&#10;MSICAPMsgData=0&#10;MSICAPMsgUpperAddr=0&#10;MSICAPNextCapability=0&#10;MSICAPPendingBits=0&#10;MSIXCAPBaseOffset=0&#10;MSIXCAPCapId=0&#10;MSIXCAPNextCapability=0&#10;MSIXMsgCtrl=0&#10;MSIXPbaOffset=0&#10;MSIXTableOffset=0&#10;MaximumLatency=0&#10;MinimumGrant=0&#10;PMCAPBaseOffset=0&#10;PMCAPCapId=0&#10;PMCAPCapabilities=0&#10;PMCAPCtrlStatus=0&#10;PMCAPNextCapability=0&#10;PXCAPBaseOffset=0&#10;PXCAPCapId=0&#10;PXCAPCapabilities=0&#10;PXCAPDevCap2=0&#10;PXCAPDevCapabilities=0&#10;PXCAPDevCtrl=0&#10;PXCAPDevCtrl2=0&#10;PXCAPDevStatus=0&#10;PXCAPLinkCap=0&#10;PXCAPLinkCtrl=0&#10;PXCAPLinkStatus=0&#10;PXCAPNextCapability=0&#10;ProgIF=0&#10;Revision=0&#10;Status=0&#10;SubClassCode=0&#10;SubsystemID=0&#10;SubsystemVendorID=6900&#10;VendorID=6900&#10;clk_domain=system.clk_domain&#10;config_latency=20000&#10;eventq_index=0&#10;host=system.realview.pci_host&#10;pci_bus=0&#10;pci_dev=1&#10;pci_func=0&#10;pio_latency=30000&#10;power_model=&#10;power_state=system.pci_devices.power_state&#10;sid=0&#10;ssid=0&#10;system=system&#10;vio=system.pci_devices.vio">
<path fill="#c7a793" stroke="#000000" d="M4276,-520C4276,-520 4394,-520 4394,-520 4400,-520 4406,-526 4406,-532 4406,-532 4406,-598 4406,-598 4406,-604 4400,-610 4394,-610 4394,-610 4276,-610 4276,-610 4270,-610 4264,-604 4264,-598 4264,-598 4264,-532 4264,-532 4264,-526 4270,-520 4276,-520"/>
<text text-anchor="middle" x="4335" y="-594.8" font-family="Arial" font-size="14.00" fill="#000000">pci_devices </text>
<text text-anchor="middle" x="4335" y="-579.8" font-family="Arial" font-size="14.00" fill="#000000">: PciVirtIO</text>
</a>
</g>
</g>
<g id="clust152" class="cluster">
<title>cluster_system_cpu_cluster</title>
<g id="a_clust152"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;thermal_domain=Null&#10;voltage_domain=system.cpu_cluster.voltage_domain">
<path fill="#bab6ae" stroke="#000000" d="M472,-24C472,-24 4140,-24 4140,-24 4146,-24 4152,-30 4152,-36 4152,-36 4152,-484 4152,-484 4152,-490 4146,-496 4140,-496 4140,-496 472,-496 472,-496 466,-496 460,-490 460,-484 460,-484 460,-36 460,-36 460,-30 466,-24 472,-24"/>
<text text-anchor="middle" x="2306" y="-480.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_cluster </text>
<text text-anchor="middle" x="2306" y="-465.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmCpuCluster</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_system_cpu_cluster_cpus0</title>
<g id="a_clust155"><a xlink:title="LFSTSize=1024&#10;LQEntries=16&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=0&#10;SQEntries=16&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu_cluster.cpus0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=3&#10;decoder=system.cpu_cluster.cpus0.decoder&#10;dispatchWidth=2&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=5&#10;forwardComSize=5&#10;fuPool=system.cpu_cluster.cpus0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu_cluster.cpus0.interrupts&#10;isa=system.cpu_cluster.cpus0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=1&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=32&#10;&#10;umPhysCCRegs=640&#10;&#10;umPhysFloatRegs=192&#10;&#10;umPhysIntRegs=128&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=48&#10;&#10;umROBEntries=40&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=1&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=3&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu_cluster.cpus0.tracer&#10;trapLatency=13&#10;wbWidth=2&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M2408,-32C2408,-32 3222,-32 3222,-32 3228,-32 3234,-38 3234,-44 3234,-44 3234,-340 3234,-340 3234,-346 3228,-352 3222,-352 3222,-352 2408,-352 2408,-352 2402,-352 2396,-346 2396,-340 2396,-340 2396,-44 2396,-44 2396,-38 2402,-32 2408,-32"/>
<text text-anchor="middle" x="2815" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">cpus0 </text>
<text text-anchor="middle" x="2815" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust200" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_mmu</title>
<g id="a_clust200"><a xlink:title="dtb=system.cpu_cluster.cpus0.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus0.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus0.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus0.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus0.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus0.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus0.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus0.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus0.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M2620,-162C2620,-162 3214,-162 3214,-162 3220,-162 3226,-168 3226,-174 3226,-174 3226,-294 3226,-294 3226,-300 3220,-306 3214,-306 3214,-306 2620,-306 2620,-306 2614,-306 2608,-300 2608,-294 2608,-294 2608,-174 2608,-174 2608,-168 2614,-162 2620,-162"/>
<text text-anchor="middle" x="2917" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2917" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust206" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_mmu_itb_walker</title>
<g id="a_clust206"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3107,-170C3107,-170 3206,-170 3206,-170 3212,-170 3218,-176 3218,-182 3218,-182 3218,-248 3218,-248 3218,-254 3212,-260 3206,-260 3206,-260 3107,-260 3107,-260 3101,-260 3095,-254 3095,-248 3095,-248 3095,-182 3095,-182 3095,-176 3101,-170 3107,-170"/>
<text text-anchor="middle" x="3156.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="3156.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust208" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_mmu_dtb_walker</title>
<g id="a_clust208"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2976,-170C2976,-170 3075,-170 3075,-170 3081,-170 3087,-176 3087,-182 3087,-182 3087,-248 3087,-248 3087,-254 3081,-260 3075,-260 3075,-260 2976,-260 2976,-260 2970,-260 2964,-254 2964,-248 2964,-248 2964,-182 2964,-182 2964,-176 2970,-170 2976,-170"/>
<text text-anchor="middle" x="3025.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3025.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust210" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_mmu_stage2_itb_walker</title>
<g id="a_clust210"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2802,-170C2802,-170 2944,-170 2944,-170 2950,-170 2956,-176 2956,-182 2956,-182 2956,-248 2956,-248 2956,-254 2950,-260 2944,-260 2944,-260 2802,-260 2802,-260 2796,-260 2790,-254 2790,-248 2790,-248 2790,-182 2790,-182 2790,-176 2796,-170 2802,-170"/>
<text text-anchor="middle" x="2873" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="2873" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust212" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_mmu_stage2_dtb_walker</title>
<g id="a_clust212"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2628,-170C2628,-170 2770,-170 2770,-170 2776,-170 2782,-176 2782,-182 2782,-182 2782,-248 2782,-248 2782,-254 2776,-260 2770,-260 2770,-260 2628,-260 2628,-260 2622,-260 2616,-254 2616,-248 2616,-248 2616,-182 2616,-182 2616,-176 2622,-170 2628,-170"/>
<text text-anchor="middle" x="2699" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="2699" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust220" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_icache</title>
<g id="a_clust220"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus0.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus0.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2637,-40C2637,-40 2799,-40 2799,-40 2805,-40 2811,-46 2811,-52 2811,-52 2811,-118 2811,-118 2811,-124 2805,-130 2799,-130 2799,-130 2637,-130 2637,-130 2631,-130 2625,-124 2625,-118 2625,-118 2625,-52 2625,-52 2625,-46 2631,-40 2637,-40"/>
<text text-anchor="middle" x="2718" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2718" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust226" class="cluster">
<title>cluster_system_cpu_cluster_cpus0_dcache</title>
<g id="a_clust226"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=system.cpu_cluster.cpus0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu_cluster.cpus0.dcache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2941,-40C2941,-40 3103,-40 3103,-40 3109,-40 3115,-46 3115,-52 3115,-52 3115,-118 3115,-118 3115,-124 3109,-130 3103,-130 3103,-130 2941,-130 2941,-130 2935,-130 2929,-124 2929,-118 2929,-118 2929,-52 2929,-52 2929,-46 2935,-40 2941,-40"/>
<text text-anchor="middle" x="3022" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3022" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<g id="clust232" class="cluster">
<title>cluster_system_cpu_cluster_cpus1</title>
<g id="a_clust232"><a xlink:title="LFSTSize=1024&#10;LQEntries=16&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=0&#10;SQEntries=16&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu_cluster.cpus1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=3&#10;decoder=system.cpu_cluster.cpus1.decoder&#10;dispatchWidth=2&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=5&#10;forwardComSize=5&#10;fuPool=system.cpu_cluster.cpus1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu_cluster.cpus1.interrupts&#10;isa=system.cpu_cluster.cpus1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=1&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=32&#10;&#10;umPhysCCRegs=640&#10;&#10;umPhysFloatRegs=192&#10;&#10;umPhysIntRegs=128&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=48&#10;&#10;umROBEntries=40&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=1&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=3&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu_cluster.cpus1.tracer&#10;trapLatency=13&#10;wbWidth=2&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M3318,-32C3318,-32 4132,-32 4132,-32 4138,-32 4144,-38 4144,-44 4144,-44 4144,-340 4144,-340 4144,-346 4138,-352 4132,-352 4132,-352 3318,-352 3318,-352 3312,-352 3306,-346 3306,-340 3306,-340 3306,-44 3306,-44 3306,-38 3312,-32 3318,-32"/>
<text text-anchor="middle" x="3725" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">cpus1 </text>
<text text-anchor="middle" x="3725" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust277" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_mmu</title>
<g id="a_clust277"><a xlink:title="dtb=system.cpu_cluster.cpus1.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus1.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus1.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus1.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus1.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus1.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus1.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus1.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus1.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M3530,-162C3530,-162 4124,-162 4124,-162 4130,-162 4136,-168 4136,-174 4136,-174 4136,-294 4136,-294 4136,-300 4130,-306 4124,-306 4124,-306 3530,-306 3530,-306 3524,-306 3518,-300 3518,-294 3518,-294 3518,-174 3518,-174 3518,-168 3524,-162 3530,-162"/>
<text text-anchor="middle" x="3827" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3827" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust283" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_mmu_itb_walker</title>
<g id="a_clust283"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M4017,-170C4017,-170 4116,-170 4116,-170 4122,-170 4128,-176 4128,-182 4128,-182 4128,-248 4128,-248 4128,-254 4122,-260 4116,-260 4116,-260 4017,-260 4017,-260 4011,-260 4005,-254 4005,-248 4005,-248 4005,-182 4005,-182 4005,-176 4011,-170 4017,-170"/>
<text text-anchor="middle" x="4066.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="4066.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust285" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_mmu_dtb_walker</title>
<g id="a_clust285"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3886,-170C3886,-170 3985,-170 3985,-170 3991,-170 3997,-176 3997,-182 3997,-182 3997,-248 3997,-248 3997,-254 3991,-260 3985,-260 3985,-260 3886,-260 3886,-260 3880,-260 3874,-254 3874,-248 3874,-248 3874,-182 3874,-182 3874,-176 3880,-170 3886,-170"/>
<text text-anchor="middle" x="3935.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="3935.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust287" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_mmu_stage2_itb_walker</title>
<g id="a_clust287"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3712,-170C3712,-170 3854,-170 3854,-170 3860,-170 3866,-176 3866,-182 3866,-182 3866,-248 3866,-248 3866,-254 3860,-260 3854,-260 3854,-260 3712,-260 3712,-260 3706,-260 3700,-254 3700,-248 3700,-248 3700,-182 3700,-182 3700,-176 3706,-170 3712,-170"/>
<text text-anchor="middle" x="3783" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="3783" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust289" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_mmu_stage2_dtb_walker</title>
<g id="a_clust289"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M3538,-170C3538,-170 3680,-170 3680,-170 3686,-170 3692,-176 3692,-182 3692,-182 3692,-248 3692,-248 3692,-254 3686,-260 3680,-260 3680,-260 3538,-260 3538,-260 3532,-260 3526,-254 3526,-248 3526,-248 3526,-182 3526,-182 3526,-176 3532,-170 3538,-170"/>
<text text-anchor="middle" x="3609" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="3609" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust297" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_icache</title>
<g id="a_clust297"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus1.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus1.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3326,-40C3326,-40 3488,-40 3488,-40 3494,-40 3500,-46 3500,-52 3500,-52 3500,-118 3500,-118 3500,-124 3494,-130 3488,-130 3488,-130 3326,-130 3326,-130 3320,-130 3314,-124 3314,-118 3314,-118 3314,-52 3314,-52 3314,-46 3320,-40 3326,-40"/>
<text text-anchor="middle" x="3407" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3407" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust303" class="cluster">
<title>cluster_system_cpu_cluster_cpus1_dcache</title>
<g id="a_clust303"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=system.cpu_cluster.cpus1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu_cluster.cpus1.dcache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M3520,-40C3520,-40 3682,-40 3682,-40 3688,-40 3694,-46 3694,-52 3694,-52 3694,-118 3694,-118 3694,-124 3688,-130 3682,-130 3682,-130 3520,-130 3520,-130 3514,-130 3508,-124 3508,-118 3508,-118 3508,-52 3508,-52 3508,-46 3514,-40 3520,-40"/>
<text text-anchor="middle" x="3601" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="3601" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<g id="clust309" class="cluster">
<title>cluster_system_cpu_cluster_cpus2</title>
<g id="a_clust309"><a xlink:title="LFSTSize=1024&#10;LQEntries=16&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=0&#10;SQEntries=16&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu_cluster.cpus2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=3&#10;decoder=system.cpu_cluster.cpus2.decoder&#10;dispatchWidth=2&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=5&#10;forwardComSize=5&#10;fuPool=system.cpu_cluster.cpus2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu_cluster.cpus2.interrupts&#10;isa=system.cpu_cluster.cpus2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=1&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus2.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=32&#10;&#10;umPhysCCRegs=640&#10;&#10;umPhysFloatRegs=192&#10;&#10;umPhysIntRegs=128&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=48&#10;&#10;umROBEntries=40&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=1&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=3&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu_cluster.cpus2.tracer&#10;trapLatency=13&#10;wbWidth=2&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M688,-32C688,-32 1502,-32 1502,-32 1508,-32 1514,-38 1514,-44 1514,-44 1514,-340 1514,-340 1514,-346 1508,-352 1502,-352 1502,-352 688,-352 688,-352 682,-352 676,-346 676,-340 676,-340 676,-44 676,-44 676,-38 682,-32 688,-32"/>
<text text-anchor="middle" x="1095" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">cpus2 </text>
<text text-anchor="middle" x="1095" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust354" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_mmu</title>
<g id="a_clust354"><a xlink:title="dtb=system.cpu_cluster.cpus2.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus2.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus2.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus2.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus2.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus2.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus2.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus2.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus2.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M900,-162C900,-162 1494,-162 1494,-162 1500,-162 1506,-168 1506,-174 1506,-174 1506,-294 1506,-294 1506,-300 1500,-306 1494,-306 1494,-306 900,-306 900,-306 894,-306 888,-300 888,-294 888,-294 888,-174 888,-174 888,-168 894,-162 900,-162"/>
<text text-anchor="middle" x="1197" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1197" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust360" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_mmu_itb_walker</title>
<g id="a_clust360"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1387,-170C1387,-170 1486,-170 1486,-170 1492,-170 1498,-176 1498,-182 1498,-182 1498,-248 1498,-248 1498,-254 1492,-260 1486,-260 1486,-260 1387,-260 1387,-260 1381,-260 1375,-254 1375,-248 1375,-248 1375,-182 1375,-182 1375,-176 1381,-170 1387,-170"/>
<text text-anchor="middle" x="1436.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="1436.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust362" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_mmu_dtb_walker</title>
<g id="a_clust362"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1256,-170C1256,-170 1355,-170 1355,-170 1361,-170 1367,-176 1367,-182 1367,-182 1367,-248 1367,-248 1367,-254 1361,-260 1355,-260 1355,-260 1256,-260 1256,-260 1250,-260 1244,-254 1244,-248 1244,-248 1244,-182 1244,-182 1244,-176 1250,-170 1256,-170"/>
<text text-anchor="middle" x="1305.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="1305.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust364" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_mmu_stage2_itb_walker</title>
<g id="a_clust364"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1082,-170C1082,-170 1224,-170 1224,-170 1230,-170 1236,-176 1236,-182 1236,-182 1236,-248 1236,-248 1236,-254 1230,-260 1224,-260 1224,-260 1082,-260 1082,-260 1076,-260 1070,-254 1070,-248 1070,-248 1070,-182 1070,-182 1070,-176 1076,-170 1082,-170"/>
<text text-anchor="middle" x="1153" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="1153" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust366" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_mmu_stage2_dtb_walker</title>
<g id="a_clust366"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M908,-170C908,-170 1050,-170 1050,-170 1056,-170 1062,-176 1062,-182 1062,-182 1062,-248 1062,-248 1062,-254 1056,-260 1050,-260 1050,-260 908,-260 908,-260 902,-260 896,-254 896,-248 896,-248 896,-182 896,-182 896,-176 902,-170 908,-170"/>
<text text-anchor="middle" x="979" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="979" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust374" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_icache</title>
<g id="a_clust374"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus2.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus2.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1111,-40C1111,-40 1273,-40 1273,-40 1279,-40 1285,-46 1285,-52 1285,-52 1285,-118 1285,-118 1285,-124 1279,-130 1273,-130 1273,-130 1111,-130 1111,-130 1105,-130 1099,-124 1099,-118 1099,-118 1099,-52 1099,-52 1099,-46 1105,-40 1111,-40"/>
<text text-anchor="middle" x="1192" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1192" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust380" class="cluster">
<title>cluster_system_cpu_cluster_cpus2_dcache</title>
<g id="a_clust380"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=system.cpu_cluster.cpus2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu_cluster.cpus2.dcache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M696,-40C696,-40 858,-40 858,-40 864,-40 870,-46 870,-52 870,-52 870,-118 870,-118 870,-124 864,-130 858,-130 858,-130 696,-130 696,-130 690,-130 684,-124 684,-118 684,-118 684,-52 684,-52 684,-46 690,-40 696,-40"/>
<text text-anchor="middle" x="777" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="777" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<g id="clust386" class="cluster">
<title>cluster_system_cpu_cluster_cpus3</title>
<g id="a_clust386"><a xlink:title="LFSTSize=1024&#10;LQEntries=16&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=0&#10;SQEntries=16&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu_cluster.cpus3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_cluster.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=3&#10;decoder=system.cpu_cluster.cpus3.decoder&#10;dispatchWidth=2&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=16&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=3&#10;fetchTrapLatency=1&#10;fetchWidth=5&#10;forwardComSize=5&#10;fuPool=system.cpu_cluster.cpus3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu_cluster.cpus3.interrupts&#10;isa=system.cpu_cluster.cpus3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=1&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu_cluster.cpus3.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=32&#10;&#10;umPhysCCRegs=640&#10;&#10;umPhysFloatRegs=192&#10;&#10;umPhysIntRegs=128&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=48&#10;&#10;umROBEntries=40&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=1&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=3&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu_cluster.cpus3.tracer&#10;trapLatency=13&#10;wbWidth=2&#10;workload=">
<path fill="#bbc6d9" stroke="#000000" d="M1558,-32C1558,-32 2372,-32 2372,-32 2378,-32 2384,-38 2384,-44 2384,-44 2384,-340 2384,-340 2384,-346 2378,-352 2372,-352 2372,-352 1558,-352 1558,-352 1552,-352 1546,-346 1546,-340 1546,-340 1546,-44 1546,-44 1546,-38 1552,-32 1558,-32"/>
<text text-anchor="middle" x="1965" y="-336.8" font-family="Arial" font-size="14.00" fill="#000000">cpus3 </text>
<text text-anchor="middle" x="1965" y="-321.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_3</text>
</a>
</g>
</g>
<g id="clust431" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_mmu</title>
<g id="a_clust431"><a xlink:title="dtb=system.cpu_cluster.cpus3.mmu.dtb&#10;dtb_walker=system.cpu_cluster.cpus3.mmu.dtb_walker&#10;eventq_index=0&#10;itb=system.cpu_cluster.cpus3.mmu.itb&#10;itb_walker=system.cpu_cluster.cpus3.mmu.itb_walker&#10;&#13;elease_se=system.cpu_cluster.cpus3.isa.release_se&#10;stage2_dtb=system.cpu_cluster.cpus3.mmu.stage2_dtb&#10;stage2_dtb_walker=system.cpu_cluster.cpus3.mmu.stage2_dtb_walker&#10;stage2_itb=system.cpu_cluster.cpus3.mmu.stage2_itb&#10;stage2_itb_walker=system.cpu_cluster.cpus3.mmu.stage2_itb_walker&#10;sys=system">
<path fill="#bab6ae" stroke="#000000" d="M1770,-162C1770,-162 2364,-162 2364,-162 2370,-162 2376,-168 2376,-174 2376,-174 2376,-294 2376,-294 2376,-300 2370,-306 2364,-306 2364,-306 1770,-306 1770,-306 1764,-306 1758,-300 1758,-294 1758,-294 1758,-174 1758,-174 1758,-168 1764,-162 1770,-162"/>
<text text-anchor="middle" x="2067" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2067" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmMMU</text>
</a>
</g>
</g>
<g id="clust437" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_mmu_itb_walker</title>
<g id="a_clust437"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.mmu.itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2257,-170C2257,-170 2356,-170 2356,-170 2362,-170 2368,-176 2368,-182 2368,-182 2368,-248 2368,-248 2368,-254 2362,-260 2356,-260 2356,-260 2257,-260 2257,-260 2251,-260 2245,-254 2245,-248 2245,-248 2245,-182 2245,-182 2245,-176 2251,-170 2257,-170"/>
<text text-anchor="middle" x="2306.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker </text>
<text text-anchor="middle" x="2306.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust439" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_mmu_dtb_walker</title>
<g id="a_clust439"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=false&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.mmu.dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M2126,-170C2126,-170 2225,-170 2225,-170 2231,-170 2237,-176 2237,-182 2237,-182 2237,-248 2237,-248 2237,-254 2231,-260 2225,-260 2225,-260 2126,-260 2126,-260 2120,-260 2114,-254 2114,-248 2114,-248 2114,-182 2114,-182 2114,-176 2120,-170 2126,-170"/>
<text text-anchor="middle" x="2175.5" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker </text>
<text text-anchor="middle" x="2175.5" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust441" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_mmu_stage2_itb_walker</title>
<g id="a_clust441"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.mmu.stage2_itb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1952,-170C1952,-170 2094,-170 2094,-170 2100,-170 2106,-176 2106,-182 2106,-182 2106,-248 2106,-248 2106,-254 2100,-260 2094,-260 2094,-260 1952,-260 1952,-260 1946,-260 1940,-254 1940,-248 1940,-248 1940,-182 1940,-182 1940,-176 1946,-170 1952,-170"/>
<text text-anchor="middle" x="2023" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_itb_walker </text>
<text text-anchor="middle" x="2023" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust443" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_mmu_stage2_dtb_walker</title>
<g id="a_clust443"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;is_stage2=true&#10;&#10;um_squash_per_cycle=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.mmu.stage2_dtb_walker.power_state&#10;sys=system">
<path fill="#9f9c95" stroke="#000000" d="M1778,-170C1778,-170 1920,-170 1920,-170 1926,-170 1932,-176 1932,-182 1932,-182 1932,-248 1932,-248 1932,-254 1926,-260 1920,-260 1920,-260 1778,-260 1778,-260 1772,-260 1766,-254 1766,-248 1766,-248 1766,-182 1766,-182 1766,-176 1772,-170 1778,-170"/>
<text text-anchor="middle" x="1849" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">stage2_dtb_walker </text>
<text text-anchor="middle" x="1849" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmStage2TableWalker</text>
</a>
</g>
</g>
<g id="clust451" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_icache</title>
<g id="a_clust451"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=3&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=2&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus3.icache.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=49152&#10;system=system&#10;tag_latency=1&#10;tags=system.cpu_cluster.cpus3.icache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1981,-40C1981,-40 2143,-40 2143,-40 2149,-40 2155,-46 2155,-52 2155,-52 2155,-118 2155,-118 2155,-124 2149,-130 2143,-130 2143,-130 1981,-130 1981,-130 1975,-130 1969,-124 1969,-118 1969,-118 1969,-52 1969,-52 1969,-46 1975,-40 1981,-40"/>
<text text-anchor="middle" x="2062" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2062" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_ICache</text>
</a>
</g>
</g>
<g id="clust457" class="cluster">
<title>cluster_system_cpu_cluster_cpus3_dcache</title>
<g id="a_clust457"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=6&#10;power_model=&#10;power_state=system.cpu_cluster.cpus3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.cpus3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu_cluster.cpus3.dcache.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1566,-40C1566,-40 1728,-40 1728,-40 1734,-40 1740,-46 1740,-52 1740,-52 1740,-118 1740,-118 1740,-124 1734,-130 1728,-130 1728,-130 1566,-130 1566,-130 1560,-130 1554,-124 1554,-118 1554,-118 1554,-52 1554,-52 1554,-46 1560,-40 1566,-40"/>
<text text-anchor="middle" x="1647" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1647" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7a_DCache</text>
</a>
</g>
</g>
<g id="clust463" class="cluster">
<title>cluster_system_cpu_cluster_toL2Bus</title>
<g id="a_clust463"><a xlink:title="clk_domain=system.cpu_cluster.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu_cluster.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu_cluster.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M2199,-360C2199,-360 2435,-360 2435,-360 2441,-360 2447,-366 2447,-372 2447,-372 2447,-438 2447,-438 2447,-444 2441,-450 2435,-450 2435,-450 2199,-450 2199,-450 2193,-450 2187,-444 2187,-438 2187,-438 2187,-372 2187,-372 2187,-366 2193,-360 2199,-360"/>
<text text-anchor="middle" x="2317" y="-434.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2317" y="-419.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust466" class="cluster">
<title>cluster_system_cpu_cluster_l2</title>
<g id="a_clust466"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_cluster.clk_domain&#10;clusivity=mostly_excl&#10;compressor=Null&#10;data_latency=12&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;power_model=&#10;power_state=system.cpu_cluster.l2.power_state&#10;prefetch_on_access=true&#10;prefetch_on_pf_hit=false&#10;prefetcher=system.cpu_cluster.l2.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu_cluster.l2.replacement_policy&#10;&#13;esponse_latency=12&#10;sequential_access=false&#10;size=1048576&#10;system=system&#10;tag_latency=12&#10;tags=system.cpu_cluster.l2.tags&#10;tgts_per_mshr=8&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M480,-170C480,-170 642,-170 642,-170 648,-170 654,-176 654,-182 654,-182 654,-248 654,-248 654,-254 648,-260 642,-260 642,-260 480,-260 480,-260 474,-260 468,-254 468,-248 468,-248 468,-182 468,-182 468,-176 474,-170 480,-170"/>
<text text-anchor="middle" x="561" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="561" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: O3_ARM_v7aL2</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M195.5,-564C195.5,-564 128.5,-564 128.5,-564 122.5,-564 116.5,-558 116.5,-552 116.5,-552 116.5,-540 116.5,-540 116.5,-534 122.5,-528 128.5,-528 128.5,-528 195.5,-528 195.5,-528 201.5,-528 207.5,-534 207.5,-540 207.5,-540 207.5,-552 207.5,-552 207.5,-558 201.5,-564 195.5,-564"/>
<text text-anchor="middle" x="162" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node34" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M204,-404C204,-404 120,-404 120,-404 114,-404 108,-398 108,-392 108,-392 108,-380 108,-380 108,-374 114,-368 120,-368 120,-368 204,-368 204,-368 210,-368 216,-374 216,-380 216,-380 216,-392 216,-392 216,-398 210,-404 204,-404"/>
<text text-anchor="middle" x="162" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M162,-527.79C162,-500.48 162,-446.99 162,-414.38"/>
<polygon fill="black" stroke="black" points="165.5,-414.19 162,-404.19 158.5,-414.19 165.5,-414.19"/>
</g>
<!-- system_realview_gic_pio -->
<g id="node2" class="node">
<title>system_realview_gic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1367,-564C1367,-564 1337,-564 1337,-564 1331,-564 1325,-558 1325,-552 1325,-552 1325,-540 1325,-540 1325,-534 1331,-528 1337,-528 1337,-528 1367,-528 1367,-528 1373,-528 1379,-534 1379,-540 1379,-540 1379,-552 1379,-552 1379,-558 1373,-564 1367,-564"/>
<text text-anchor="middle" x="1352" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node35" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M340,-404C340,-404 246,-404 246,-404 240,-404 234,-398 234,-392 234,-392 234,-380 234,-380 234,-374 240,-368 246,-368 246,-368 340,-368 340,-368 346,-368 352,-374 352,-380 352,-380 352,-392 352,-392 352,-398 346,-404 340,-404"/>
<text text-anchor="middle" x="293" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_realview_gic_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge2" class="edge">
<title>system_realview_gic_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1333.49,-520.01C1327.63,-513.79 1320.67,-507.82 1313,-504 1142.2,-418.89 543.52,-394.3 352.24,-388.54"/>
<polygon fill="black" stroke="black" points="1331.1,-522.59 1340.28,-527.87 1336.39,-518.02 1331.1,-522.59"/>
</g>
<!-- system_realview_vgic_pio -->
<g id="node3" class="node">
<title>system_realview_vgic_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1289,-564C1289,-564 1259,-564 1259,-564 1253,-564 1247,-558 1247,-552 1247,-552 1247,-540 1247,-540 1247,-534 1253,-528 1259,-528 1259,-528 1289,-528 1289,-528 1295,-528 1301,-534 1301,-540 1301,-540 1301,-552 1301,-552 1301,-558 1295,-564 1289,-564"/>
<text text-anchor="middle" x="1274" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_vgic_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge3" class="edge">
<title>system_realview_vgic_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1255.47,-520.06C1249.61,-513.84 1242.65,-507.86 1235,-504 1078.74,-425.22 533.44,-396.63 352.13,-389.17"/>
<polygon fill="black" stroke="black" points="1253.07,-522.64 1262.26,-527.91 1258.37,-518.06 1253.07,-522.64"/>
</g>
<!-- system_realview_gicv2m_pio -->
<g id="node4" class="node">
<title>system_realview_gicv2m_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1210,-564C1210,-564 1180,-564 1180,-564 1174,-564 1168,-558 1168,-552 1168,-552 1168,-540 1168,-540 1168,-534 1174,-528 1180,-528 1180,-528 1210,-528 1210,-528 1216,-528 1222,-534 1222,-540 1222,-540 1222,-552 1222,-552 1222,-558 1216,-564 1210,-564"/>
<text text-anchor="middle" x="1195" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_gicv2m_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge4" class="edge">
<title>system_realview_gicv2m_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1176.44,-520.11C1170.58,-513.9 1163.63,-507.9 1156,-504 1014.47,-431.65 523.31,-399.22 352.28,-389.94"/>
<polygon fill="black" stroke="black" points="1174.04,-522.7 1183.24,-527.96 1179.34,-518.11 1174.04,-522.7"/>
</g>
<!-- system_realview_bootmem_port -->
<g id="node5" class="node">
<title>system_realview_bootmem_port</title>
<path fill="#4b4746" stroke="#000000" d="M1086,-564C1086,-564 1056,-564 1056,-564 1050,-564 1044,-558 1044,-552 1044,-552 1044,-540 1044,-540 1044,-534 1050,-528 1056,-528 1056,-528 1086,-528 1086,-528 1092,-528 1098,-534 1098,-540 1098,-540 1098,-552 1098,-552 1098,-558 1092,-564 1086,-564"/>
<text text-anchor="middle" x="1071" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_bootmem_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge5" class="edge">
<title>system_realview_bootmem_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1056.2,-519.13C1051.71,-513.31 1046.28,-507.76 1040,-504 923.5,-434.26 507.47,-400.83 352.09,-390.57"/>
<polygon fill="black" stroke="black" points="1053.53,-521.42 1062.09,-527.66 1059.29,-517.44 1053.53,-521.42"/>
</g>
<!-- system_realview_flash0_port -->
<g id="node6" class="node">
<title>system_realview_flash0_port</title>
<path fill="#4b4746" stroke="#000000" d="M2632,-564C2632,-564 2602,-564 2602,-564 2596,-564 2590,-558 2590,-552 2590,-552 2590,-540 2590,-540 2590,-534 2596,-528 2602,-528 2602,-528 2632,-528 2632,-528 2638,-528 2644,-534 2644,-540 2644,-540 2644,-552 2644,-552 2644,-558 2638,-564 2632,-564"/>
<text text-anchor="middle" x="2617" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_flash0_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge6" class="edge">
<title>system_realview_flash0_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2599,-519.84C2593.09,-513.5 2585.96,-507.51 2578,-504 2557.92,-495.14 2204.93,-496.85 2183,-496 1460.88,-467.87 584.97,-407.65 352.15,-391.22"/>
<polygon fill="black" stroke="black" points="2596.67,-522.51 2605.8,-527.88 2602.02,-517.99 2596.67,-522.51"/>
</g>
<!-- system_realview_trusted_sram_port -->
<g id="node7" class="node">
<title>system_realview_trusted_sram_port</title>
<path fill="#4b4746" stroke="#000000" d="M2508,-564C2508,-564 2478,-564 2478,-564 2472,-564 2466,-558 2466,-552 2466,-552 2466,-540 2466,-540 2466,-534 2472,-528 2478,-528 2478,-528 2508,-528 2508,-528 2514,-528 2520,-534 2520,-540 2520,-540 2520,-552 2520,-552 2520,-558 2514,-564 2508,-564"/>
<text text-anchor="middle" x="2493" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_trusted_sram_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>system_realview_trusted_sram_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2474.97,-519.88C2469.06,-513.55 2461.95,-507.55 2454,-504 2440.25,-497.86 2198.05,-496.66 2183,-496 1461.02,-464.53 585.01,-406.71 352.15,-391.02"/>
<polygon fill="black" stroke="black" points="2472.65,-522.56 2481.79,-527.92 2477.99,-518.03 2472.65,-522.56"/>
</g>
<!-- system_realview_trusted_dram_port -->
<g id="node8" class="node">
<title>system_realview_trusted_dram_port</title>
<path fill="#4b4746" stroke="#000000" d="M2384,-564C2384,-564 2354,-564 2354,-564 2348,-564 2342,-558 2342,-552 2342,-552 2342,-540 2342,-540 2342,-534 2348,-528 2354,-528 2354,-528 2384,-528 2384,-528 2390,-528 2396,-534 2396,-540 2396,-540 2396,-552 2396,-552 2396,-558 2390,-564 2384,-564"/>
<text text-anchor="middle" x="2369" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_trusted_dram_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>system_realview_trusted_dram_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2350.64,-519.71C2344.78,-513.49 2337.78,-507.59 2330,-504 2315.15,-497.15 2199.33,-496.92 2183,-496 1461.47,-455.56 585.14,-404.18 352.18,-390.48"/>
<polygon fill="black" stroke="black" points="2348.24,-522.3 2357.41,-527.61 2353.56,-517.74 2348.24,-522.3"/>
</g>
<!-- system_realview_non_trusted_sram_port -->
<g id="node9" class="node">
<title>system_realview_non_trusted_sram_port</title>
<path fill="#4b4746" stroke="#000000" d="M2246,-564C2246,-564 2216,-564 2216,-564 2210,-564 2204,-558 2204,-552 2204,-552 2204,-540 2204,-540 2204,-534 2210,-528 2216,-528 2216,-528 2246,-528 2246,-528 2252,-528 2258,-534 2258,-540 2258,-540 2258,-552 2258,-552 2258,-558 2252,-564 2246,-564"/>
<text text-anchor="middle" x="2231" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_non_trusted_sram_port&#45;&gt;system_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>system_realview_non_trusted_sram_port&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2212.62,-519.75C2206.76,-513.53 2199.76,-507.62 2192,-504 2021.71,-424.67 654.37,-393.94 352.04,-388.08"/>
<polygon fill="black" stroke="black" points="2210.23,-522.33 2219.39,-527.64 2215.54,-517.77 2210.23,-522.33"/>
</g>
<!-- system_realview_realview_io_pio -->
<g id="node10" class="node">
<title>system_realview_realview_io_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3801,-564C3801,-564 3771,-564 3771,-564 3765,-564 3759,-558 3759,-552 3759,-552 3759,-540 3759,-540 3759,-534 3765,-528 3771,-528 3771,-528 3801,-528 3801,-528 3807,-528 3813,-534 3813,-540 3813,-540 3813,-552 3813,-552 3813,-558 3807,-564 3801,-564"/>
<text text-anchor="middle" x="3786" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_iobus_mem_side_ports -->
<g id="node33" class="node">
<title>system_iobus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4274,-404C4274,-404 4180,-404 4180,-404 4174,-404 4168,-398 4168,-392 4168,-392 4168,-380 4168,-380 4168,-374 4174,-368 4180,-368 4180,-368 4274,-368 4274,-368 4280,-368 4286,-374 4286,-380 4286,-380 4286,-392 4286,-392 4286,-398 4280,-404 4274,-404"/>
<text text-anchor="middle" x="4227" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_realview_realview_io_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge10" class="edge">
<title>system_realview_realview_io_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3805.54,-520.24C3811.27,-514.23 3817.92,-508.31 3825,-504 3935.21,-436.91 4085.85,-406.61 4167.87,-394.33"/>
<polygon fill="black" stroke="black" points="3802.86,-517.98 3798.8,-527.77 3808.07,-522.65 3802.86,-517.98"/>
</g>
<!-- system_realview_el2_watchdog_pio -->
<g id="node11" class="node">
<title>system_realview_el2_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1968,-564C1968,-564 1938,-564 1938,-564 1932,-564 1926,-558 1926,-552 1926,-552 1926,-540 1926,-540 1926,-534 1932,-528 1938,-528 1938,-528 1968,-528 1968,-528 1974,-528 1980,-534 1980,-540 1980,-540 1980,-552 1980,-552 1980,-558 1974,-564 1968,-564"/>
<text text-anchor="middle" x="1953" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_el2_watchdog_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge11" class="edge">
<title>system_realview_el2_watchdog_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1934.59,-519.8C1928.74,-513.58 1921.74,-507.66 1914,-504 1770.49,-436.22 627.06,-397.21 352.24,-388.75"/>
<polygon fill="black" stroke="black" points="1932.2,-522.38 1941.37,-527.69 1937.51,-517.82 1932.2,-522.38"/>
</g>
<!-- system_realview_trusted_watchdog_pio -->
<g id="node12" class="node">
<title>system_realview_trusted_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1833,-564C1833,-564 1803,-564 1803,-564 1797,-564 1791,-558 1791,-552 1791,-552 1791,-540 1791,-540 1791,-534 1797,-528 1803,-528 1803,-528 1833,-528 1833,-528 1839,-528 1845,-534 1845,-540 1845,-540 1845,-552 1845,-552 1845,-558 1839,-564 1833,-564"/>
<text text-anchor="middle" x="1818" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_trusted_watchdog_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge12" class="edge">
<title>system_realview_trusted_watchdog_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1795.93,-520.63C1788.66,-514.11 1780.09,-507.82 1771,-504 1508.38,-393.53 594.73,-386.63 352.39,-386.78"/>
<polygon fill="black" stroke="black" points="1793.64,-523.28 1803.27,-527.69 1798.49,-518.24 1793.64,-523.28"/>
</g>
<!-- system_realview_generic_timer_mem_pio -->
<g id="node13" class="node">
<title>system_realview_generic_timer_mem_pio</title>
<path fill="#9f8575" stroke="#000000" d="M1445,-564C1445,-564 1415,-564 1415,-564 1409,-564 1403,-558 1403,-552 1403,-552 1403,-540 1403,-540 1403,-534 1409,-528 1415,-528 1415,-528 1445,-528 1445,-528 1451,-528 1457,-534 1457,-540 1457,-540 1457,-552 1457,-552 1457,-558 1451,-564 1445,-564"/>
<text text-anchor="middle" x="1430" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_generic_timer_mem_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge13" class="edge">
<title>system_realview_generic_timer_mem_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1411.51,-519.97C1405.65,-513.75 1398.68,-507.79 1391,-504 1205.54,-412.51 552.81,-392.13 352.14,-387.98"/>
<polygon fill="black" stroke="black" points="1409.12,-522.55 1418.3,-527.84 1414.42,-517.98 1409.12,-522.55"/>
</g>
<!-- system_realview_generic_timer_mem_frames0_pio -->
<g id="node14" class="node">
<title>system_realview_generic_timer_mem_frames0_pio</title>
<path fill="#887264" stroke="#000000" d="M1670,-564C1670,-564 1640,-564 1640,-564 1634,-564 1628,-558 1628,-552 1628,-552 1628,-540 1628,-540 1628,-534 1634,-528 1640,-528 1640,-528 1670,-528 1670,-528 1676,-528 1682,-534 1682,-540 1682,-540 1682,-552 1682,-552 1682,-558 1676,-564 1670,-564"/>
<text text-anchor="middle" x="1655" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_generic_timer_mem_frames0_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge14" class="edge">
<title>system_realview_generic_timer_mem_frames0_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1636.55,-519.88C1630.7,-513.66 1623.72,-507.72 1616,-504 1388.05,-394.08 578.37,-386.64 352.11,-386.75"/>
<polygon fill="black" stroke="black" points="1634.16,-522.47 1643.34,-527.76 1639.47,-517.9 1634.16,-522.47"/>
</g>
<!-- system_realview_generic_timer_mem_frames1_pio -->
<g id="node15" class="node">
<title>system_realview_generic_timer_mem_frames1_pio</title>
<path fill="#887264" stroke="#000000" d="M1517,-564C1517,-564 1487,-564 1487,-564 1481,-564 1475,-558 1475,-552 1475,-552 1475,-540 1475,-540 1475,-534 1481,-528 1487,-528 1487,-528 1517,-528 1517,-528 1523,-528 1529,-534 1529,-540 1529,-540 1529,-552 1529,-552 1529,-558 1523,-564 1517,-564"/>
<text text-anchor="middle" x="1502" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_generic_timer_mem_frames1_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge15" class="edge">
<title>system_realview_generic_timer_mem_frames1_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M1487.56,-519.17C1483.03,-513.25 1477.48,-507.64 1471,-504 1276.18,-394.72 562.87,-386.67 352.05,-386.72"/>
<polygon fill="black" stroke="black" points="1484.96,-521.55 1493.47,-527.86 1490.74,-517.62 1484.96,-521.55"/>
</g>
<!-- system_realview_system_watchdog_pio -->
<g id="node16" class="node">
<title>system_realview_system_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2109,-564C2109,-564 2079,-564 2079,-564 2073,-564 2067,-558 2067,-552 2067,-552 2067,-540 2067,-540 2067,-534 2073,-528 2079,-528 2079,-528 2109,-528 2109,-528 2115,-528 2121,-534 2121,-540 2121,-540 2121,-552 2121,-552 2121,-558 2115,-564 2109,-564"/>
<text text-anchor="middle" x="2094" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_system_watchdog_pio&#45;&gt;system_membus_mem_side_ports -->
<g id="edge16" class="edge">
<title>system_realview_system_watchdog_pio&#45;&gt;system_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2075.61,-519.77C2069.75,-513.55 2062.76,-507.64 2055,-504 1897.9,-430.36 640.85,-395.47 352.02,-388.38"/>
<polygon fill="black" stroke="black" points="2073.21,-522.36 2082.38,-527.66 2078.53,-517.8 2073.21,-522.36"/>
</g>
<!-- system_realview_uart0_pio -->
<g id="node17" class="node">
<title>system_realview_uart0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3691,-564C3691,-564 3661,-564 3661,-564 3655,-564 3649,-558 3649,-552 3649,-552 3649,-540 3649,-540 3649,-534 3655,-528 3661,-528 3661,-528 3691,-528 3691,-528 3697,-528 3703,-534 3703,-540 3703,-540 3703,-552 3703,-552 3703,-558 3697,-564 3691,-564"/>
<text text-anchor="middle" x="3676" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart0_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge17" class="edge">
<title>system_realview_uart0_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3695.08,-520.26C3700.88,-514.15 3707.68,-508.17 3715,-504 3863.18,-419.64 4068.07,-396.1 4167.76,-389.53"/>
<polygon fill="black" stroke="black" points="3692.3,-518.12 3688.31,-527.93 3697.55,-522.75 3692.3,-518.12"/>
</g>
<!-- system_realview_uart1_pio -->
<g id="node18" class="node">
<title>system_realview_uart1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3613,-564C3613,-564 3583,-564 3583,-564 3577,-564 3571,-558 3571,-552 3571,-552 3571,-540 3571,-540 3571,-534 3577,-528 3583,-528 3583,-528 3613,-528 3613,-528 3619,-528 3625,-534 3625,-540 3625,-540 3625,-552 3625,-552 3625,-558 3619,-564 3613,-564"/>
<text text-anchor="middle" x="3598" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart1_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge18" class="edge">
<title>system_realview_uart1_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3617.01,-520.11C3622.8,-514.01 3629.62,-508.06 3637,-504 3812.66,-407.34 4056.7,-389.86 4167.75,-387.16"/>
<polygon fill="black" stroke="black" points="3614.21,-517.99 3610.24,-527.81 3619.47,-522.61 3614.21,-517.99"/>
</g>
<!-- system_realview_uart2_pio -->
<g id="node19" class="node">
<title>system_realview_uart2_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3535,-564C3535,-564 3505,-564 3505,-564 3499,-564 3493,-558 3493,-552 3493,-552 3493,-540 3493,-540 3493,-534 3499,-528 3505,-528 3505,-528 3535,-528 3535,-528 3541,-528 3547,-534 3547,-540 3547,-540 3547,-552 3547,-552 3547,-558 3541,-564 3535,-564"/>
<text text-anchor="middle" x="3520" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart2_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge19" class="edge">
<title>system_realview_uart2_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3538.95,-520C3544.74,-513.9 3551.57,-507.98 3559,-504 3664.66,-447.39 4024.86,-406.81 4167.83,-392.58"/>
<polygon fill="black" stroke="black" points="3536.15,-517.89 3532.19,-527.71 3541.41,-522.5 3536.15,-517.89"/>
</g>
<!-- system_realview_uart3_pio -->
<g id="node20" class="node">
<title>system_realview_uart3_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3457,-564C3457,-564 3427,-564 3427,-564 3421,-564 3415,-558 3415,-552 3415,-552 3415,-540 3415,-540 3415,-534 3421,-528 3427,-528 3427,-528 3457,-528 3457,-528 3463,-528 3469,-534 3469,-540 3469,-540 3469,-552 3469,-552 3469,-558 3463,-564 3457,-564"/>
<text text-anchor="middle" x="3442" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_uart3_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge20" class="edge">
<title>system_realview_uart3_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3460.9,-519.92C3466.7,-513.81 3473.54,-507.91 3481,-504 3600.95,-441.1 4013.26,-403.52 4167.84,-391.36"/>
<polygon fill="black" stroke="black" points="3458.1,-517.8 3454.15,-527.63 3463.36,-522.41 3458.1,-517.8"/>
</g>
<!-- system_realview_kmi0_pio -->
<g id="node21" class="node">
<title>system_realview_kmi0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3379,-564C3379,-564 3349,-564 3349,-564 3343,-564 3337,-558 3337,-552 3337,-552 3337,-540 3337,-540 3337,-534 3343,-528 3349,-528 3349,-528 3379,-528 3379,-528 3385,-528 3391,-534 3391,-540 3391,-540 3391,-552 3391,-552 3391,-558 3385,-564 3379,-564"/>
<text text-anchor="middle" x="3364" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_kmi0_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge21" class="edge">
<title>system_realview_kmi0_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3382.58,-520.14C3388.43,-513.93 3395.39,-507.92 3403,-504 3537.31,-434.81 4002.05,-400.58 4167.75,-390.37"/>
<polygon fill="black" stroke="black" points="3379.68,-518.14 3375.78,-527.99 3384.97,-522.73 3379.68,-518.14"/>
</g>
<!-- system_realview_kmi1_pio -->
<g id="node22" class="node">
<title>system_realview_kmi1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3301,-564C3301,-564 3271,-564 3271,-564 3265,-564 3259,-558 3259,-552 3259,-552 3259,-540 3259,-540 3259,-534 3265,-528 3271,-528 3271,-528 3301,-528 3301,-528 3307,-528 3313,-534 3313,-540 3313,-540 3313,-552 3313,-552 3313,-558 3307,-564 3301,-564"/>
<text text-anchor="middle" x="3286" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_kmi1_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge22" class="edge">
<title>system_realview_kmi1_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3304.55,-520.08C3310.4,-513.87 3317.36,-507.88 3325,-504 3473.82,-428.46 3991.82,-397.9 4167.9,-389.54"/>
<polygon fill="black" stroke="black" points="3301.65,-518.09 3297.75,-527.94 3306.94,-522.67 3301.65,-518.09"/>
</g>
<!-- system_realview_watchdog_pio -->
<g id="node23" class="node">
<title>system_realview_watchdog_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3223,-564C3223,-564 3193,-564 3193,-564 3187,-564 3181,-558 3181,-552 3181,-552 3181,-540 3181,-540 3181,-534 3187,-528 3193,-528 3193,-528 3223,-528 3223,-528 3229,-528 3235,-534 3235,-540 3235,-540 3235,-552 3235,-552 3235,-558 3229,-564 3223,-564"/>
<text text-anchor="middle" x="3208" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_watchdog_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge23" class="edge">
<title>system_realview_watchdog_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3226.52,-520.03C3232.38,-513.82 3239.34,-507.84 3247,-504 3410.33,-422.14 3981.57,-395.47 4167.81,-388.85"/>
<polygon fill="black" stroke="black" points="3223.62,-518.04 3219.73,-527.89 3228.92,-522.62 3223.62,-518.04"/>
</g>
<!-- system_realview_rtc_pio -->
<g id="node24" class="node">
<title>system_realview_rtc_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3137,-564C3137,-564 3107,-564 3107,-564 3101,-564 3095,-558 3095,-552 3095,-552 3095,-540 3095,-540 3095,-534 3101,-528 3107,-528 3107,-528 3137,-528 3137,-528 3143,-528 3149,-534 3149,-540 3149,-540 3149,-552 3149,-552 3149,-558 3143,-564 3137,-564"/>
<text text-anchor="middle" x="3122" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_rtc_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge24" class="edge">
<title>system_realview_rtc_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3140.5,-519.99C3146.35,-513.77 3153.32,-507.8 3161,-504 3340.46,-415.12 3971.07,-393 4167.87,-388.2"/>
<polygon fill="black" stroke="black" points="3137.59,-518 3133.71,-527.85 3142.89,-522.57 3137.59,-518"/>
</g>
<!-- system_realview_pci_host_pio -->
<g id="node25" class="node">
<title>system_realview_pci_host_pio</title>
<path fill="#9f8575" stroke="#000000" d="M3059,-564C3059,-564 3029,-564 3029,-564 3023,-564 3017,-558 3017,-552 3017,-552 3017,-540 3017,-540 3017,-534 3023,-528 3029,-528 3029,-528 3059,-528 3059,-528 3065,-528 3071,-534 3071,-540 3071,-540 3071,-552 3071,-552 3071,-558 3065,-564 3059,-564"/>
<text text-anchor="middle" x="3044" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_pci_host_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge25" class="edge">
<title>system_realview_pci_host_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3062.48,-519.95C3068.34,-513.73 3075.31,-507.77 3083,-504 3277.13,-408.75 3961.87,-390.92 4167.91,-387.69"/>
<polygon fill="black" stroke="black" points="3059.57,-517.96 3055.69,-527.82 3064.87,-522.53 3059.57,-517.96"/>
</g>
<!-- system_realview_energy_ctrl_pio -->
<g id="node26" class="node">
<title>system_realview_energy_ctrl_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2907,-564C2907,-564 2877,-564 2877,-564 2871,-564 2865,-558 2865,-552 2865,-552 2865,-540 2865,-540 2865,-534 2871,-528 2877,-528 2877,-528 2907,-528 2907,-528 2913,-528 2919,-534 2919,-540 2919,-540 2919,-552 2919,-552 2919,-558 2913,-564 2907,-564"/>
<text text-anchor="middle" x="2892" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_energy_ctrl_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge26" class="edge">
<title>system_realview_energy_ctrl_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2910.45,-519.89C2916.31,-513.67 2923.29,-507.73 2931,-504 3153.85,-396.29 3944.73,-387.25 4167.95,-386.88"/>
<polygon fill="black" stroke="black" points="2907.54,-517.91 2903.67,-527.77 2912.84,-522.47 2907.54,-517.91"/>
</g>
<!-- system_realview_pwr_ctrl_pio -->
<g id="node27" class="node">
<title>system_realview_pwr_ctrl_pio</title>
<path fill="#9f8575" stroke="#000000" d="M2811,-564C2811,-564 2781,-564 2781,-564 2775,-564 2769,-558 2769,-552 2769,-552 2769,-540 2769,-540 2769,-534 2775,-528 2781,-528 2781,-528 2811,-528 2811,-528 2817,-528 2823,-534 2823,-540 2823,-540 2823,-552 2823,-552 2823,-558 2817,-564 2811,-564"/>
<text text-anchor="middle" x="2796" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_pwr_ctrl_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge27" class="edge">
<title>system_realview_pwr_ctrl_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M2814.44,-519.86C2820.29,-513.64 2827.28,-507.7 2835,-504 3075.96,-388.46 3933.6,-385.14 4167.63,-386.45"/>
<polygon fill="black" stroke="black" points="2811.52,-517.88 2807.65,-527.74 2816.83,-522.44 2811.52,-517.88"/>
</g>
<!-- system_realview_vio0_pio -->
<g id="node28" class="node">
<title>system_realview_vio0_pio</title>
<path fill="#9f8575" stroke="#000000" d="M4228,-564C4228,-564 4198,-564 4198,-564 4192,-564 4186,-558 4186,-552 4186,-552 4186,-540 4186,-540 4186,-534 4192,-528 4198,-528 4198,-528 4228,-528 4228,-528 4234,-528 4240,-534 4240,-540 4240,-540 4240,-552 4240,-552 4240,-558 4234,-564 4228,-564"/>
<text text-anchor="middle" x="4213" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_vio0_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge28" class="edge">
<title>system_realview_vio0_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4215.43,-517.59C4218.32,-484.97 4223.06,-431.48 4225.48,-404.19"/>
<polygon fill="black" stroke="black" points="4211.92,-517.52 4214.52,-527.79 4218.89,-518.14 4211.92,-517.52"/>
</g>
<!-- system_realview_vio1_pio -->
<g id="node29" class="node">
<title>system_realview_vio1_pio</title>
<path fill="#9f8575" stroke="#000000" d="M4126,-564C4126,-564 4096,-564 4096,-564 4090,-564 4084,-558 4084,-552 4084,-552 4084,-540 4084,-540 4084,-534 4090,-528 4096,-528 4096,-528 4126,-528 4126,-528 4132,-528 4138,-534 4138,-540 4138,-540 4138,-552 4138,-552 4138,-558 4132,-564 4126,-564"/>
<text text-anchor="middle" x="4111" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_realview_vio1_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge29" class="edge">
<title>system_realview_vio1_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4129.58,-519.69C4153.36,-487.31 4193.91,-432.07 4214.38,-404.19"/>
<polygon fill="black" stroke="black" points="4126.73,-517.66 4123.63,-527.79 4132.37,-521.8 4126.73,-517.66"/>
</g>
<!-- system_realview_flash1_port -->
<g id="node30" class="node">
<title>system_realview_flash1_port</title>
<path fill="#4b4746" stroke="#000000" d="M4024,-564C4024,-564 3994,-564 3994,-564 3988,-564 3982,-558 3982,-552 3982,-552 3982,-540 3982,-540 3982,-534 3988,-528 3994,-528 3994,-528 4024,-528 4024,-528 4030,-528 4036,-534 4036,-540 4036,-540 4036,-552 4036,-552 4036,-558 4030,-564 4024,-564"/>
<text text-anchor="middle" x="4009" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_flash1_port&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge30" class="edge">
<title>system_realview_flash1_port&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4030.73,-520.29C4036.14,-514.68 4042.08,-508.93 4048,-504 4096.49,-463.6 4159.51,-425.26 4196.39,-404.06"/>
<polygon fill="black" stroke="black" points="4028.02,-518.07 4023.74,-527.77 4033.13,-522.85 4028.02,-518.07"/>
</g>
<!-- system_realview_vram_port -->
<g id="node31" class="node">
<title>system_realview_vram_port</title>
<path fill="#4b4746" stroke="#000000" d="M3925,-564C3925,-564 3895,-564 3895,-564 3889,-564 3883,-558 3883,-552 3883,-552 3883,-540 3883,-540 3883,-534 3889,-528 3895,-528 3895,-528 3925,-528 3925,-528 3931,-528 3937,-534 3937,-540 3937,-540 3937,-552 3937,-552 3937,-558 3931,-564 3925,-564"/>
<text text-anchor="middle" x="3910" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_realview_vram_port&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge31" class="edge">
<title>system_realview_vram_port&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M3930.55,-520.08C3936.12,-514.3 3942.44,-508.53 3949,-504 4017.83,-456.46 4109.01,-422.7 4167.85,-404.02"/>
<polygon fill="black" stroke="black" points="3927.62,-518.1 3923.46,-527.85 3932.79,-522.82 3927.62,-518.1"/>
</g>
<!-- system_iobus_cpu_side_ports -->
<g id="node32" class="node">
<title>system_iobus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4400,-404C4400,-404 4316,-404 4316,-404 4310,-404 4304,-398 4304,-392 4304,-392 4304,-380 4304,-380 4304,-374 4310,-368 4316,-368 4316,-368 4400,-368 4400,-368 4406,-368 4412,-374 4412,-380 4412,-380 4412,-392 4412,-392 4412,-398 4406,-404 4400,-404"/>
<text text-anchor="middle" x="4358" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_iobridge_mem_side_port -->
<g id="node38" class="node">
<title>system_iobridge_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M4386.5,-214C4386.5,-214 4299.5,-214 4299.5,-214 4293.5,-214 4287.5,-208 4287.5,-202 4287.5,-202 4287.5,-190 4287.5,-190 4287.5,-184 4293.5,-178 4299.5,-178 4299.5,-178 4386.5,-178 4386.5,-178 4392.5,-178 4398.5,-184 4398.5,-190 4398.5,-190 4398.5,-202 4398.5,-202 4398.5,-208 4392.5,-214 4386.5,-214"/>
<text text-anchor="middle" x="4343" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_iobus_cpu_side_ports&#45;&gt;system_iobridge_mem_side_port -->
<g id="edge32" class="edge">
<title>system_iobus_cpu_side_ports&#45;&gt;system_iobridge_mem_side_port</title>
<path fill="none" stroke="black" d="M4355.83,-357.81C4352.69,-318.47 4346.98,-246.82 4344.37,-214.11"/>
<polygon fill="black" stroke="black" points="4352.36,-358.29 4356.64,-367.98 4359.34,-357.74 4352.36,-358.29"/>
</g>
<!-- system_iocache_mem_side -->
<g id="node41" class="node">
<title>system_iocache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4490,-214C4490,-214 4434,-214 4434,-214 4428,-214 4422,-208 4422,-202 4422,-202 4422,-190 4422,-190 4422,-184 4428,-178 4434,-178 4434,-178 4490,-178 4490,-178 4496,-178 4502,-184 4502,-190 4502,-190 4502,-202 4502,-202 4502,-208 4496,-214 4490,-214"/>
<text text-anchor="middle" x="4462" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side -->
<g id="edge33" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_iocache_mem_side</title>
<path fill="none" stroke="black" d="M207.74,-364.57C213.46,-362.7 219.3,-361.1 225,-360 239.27,-357.26 4398.21,-360.5 4410,-352 4454.67,-319.8 4461.5,-247.39 4462.19,-214.21"/>
<polygon fill="black" stroke="black" points="206.53,-361.28 198.28,-367.93 208.87,-367.88 206.53,-361.28"/>
</g>
<!-- system_cpu_cluster_l2_mem_side -->
<g id="node88" class="node">
<title>system_cpu_cluster_l2_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M544,-214C544,-214 488,-214 488,-214 482,-214 476,-208 476,-202 476,-202 476,-190 476,-190 476,-184 482,-178 488,-178 488,-178 544,-178 544,-178 550,-178 556,-184 556,-190 556,-190 556,-202 556,-202 556,-208 550,-214 544,-214"/>
<text text-anchor="middle" x="516" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_l2_mem_side -->
<g id="edge34" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu_cluster_l2_mem_side</title>
<path fill="none" stroke="black" d="M208.63,-364.47C214.07,-362.68 219.6,-361.13 225,-360 250.14,-354.74 435.07,-366.88 456,-352 501.62,-319.56 512.56,-247.28 515.18,-214.16"/>
<polygon fill="black" stroke="black" points="207.24,-361.25 198.99,-367.89 209.59,-367.84 207.24,-361.25"/>
</g>
<!-- system_iobridge_cpu_side_port -->
<g id="node39" class="node">
<title>system_iobridge_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M4257.5,-214C4257.5,-214 4180.5,-214 4180.5,-214 4174.5,-214 4168.5,-208 4168.5,-202 4168.5,-202 4168.5,-190 4168.5,-190 4168.5,-184 4174.5,-178 4180.5,-178 4180.5,-178 4257.5,-178 4257.5,-178 4263.5,-178 4269.5,-184 4269.5,-190 4269.5,-190 4269.5,-202 4269.5,-202 4269.5,-208 4263.5,-214 4257.5,-214"/>
<text text-anchor="middle" x="4219" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_iobridge_cpu_side_port -->
<g id="edge36" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_iobridge_cpu_side_port</title>
<path fill="none" stroke="black" d="M352.18,-384.02C585.15,-380.21 1461.5,-366.25 2183,-360 2196.53,-359.88 4120.33,-358.86 4132,-352 4179.21,-324.23 4202.77,-260.47 4212.79,-223.96"/>
<polygon fill="black" stroke="black" points="4216.25,-224.57 4215.37,-214.01 4209.47,-222.81 4216.25,-224.57"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node42" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M418,-214C418,-214 388,-214 388,-214 382,-214 376,-208 376,-202 376,-202 376,-190 376,-190 376,-184 382,-178 388,-178 388,-178 418,-178 418,-178 424,-178 430,-184 430,-190 430,-190 430,-202 430,-202 430,-208 424,-214 418,-214"/>
<text text-anchor="middle" x="403" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge35" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M302.96,-367.98C322.3,-334.93 365.04,-261.87 387.9,-222.81"/>
<polygon fill="black" stroke="black" points="390.96,-224.51 392.99,-214.11 384.92,-220.98 390.96,-224.51"/>
</g>
<!-- system_membus_default -->
<g id="node36" class="node">
<title>system_membus_default</title>
<path fill="#586070" stroke="#000000" d="M77.5,-404C77.5,-404 44.5,-404 44.5,-404 38.5,-404 32.5,-398 32.5,-392 32.5,-392 32.5,-380 32.5,-380 32.5,-374 38.5,-368 44.5,-368 44.5,-368 77.5,-368 77.5,-368 83.5,-368 89.5,-374 89.5,-380 89.5,-380 89.5,-392 89.5,-392 89.5,-398 83.5,-404 77.5,-404"/>
<text text-anchor="middle" x="61" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- system_membus_badaddr_responder_pio -->
<g id="node37" class="node">
<title>system_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M82,-214C82,-214 52,-214 52,-214 46,-214 40,-208 40,-202 40,-202 40,-190 40,-190 40,-184 46,-178 52,-178 52,-178 82,-178 82,-178 88,-178 94,-184 94,-190 94,-190 94,-202 94,-202 94,-208 88,-214 82,-214"/>
<text text-anchor="middle" x="67" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_default&#45;&gt;system_membus_badaddr_responder_pio -->
<g id="edge37" class="edge">
<title>system_membus_default&#45;&gt;system_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M61.54,-367.98C62.58,-335.35 64.87,-263.71 66.13,-224.31"/>
<polygon fill="black" stroke="black" points="69.63,-224.22 66.45,-214.11 62.64,-224 69.63,-224.22"/>
</g>
<!-- system_iocache_cpu_side -->
<g id="node40" class="node">
<title>system_iocache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4579.5,-214C4579.5,-214 4532.5,-214 4532.5,-214 4526.5,-214 4520.5,-208 4520.5,-202 4520.5,-202 4520.5,-190 4520.5,-190 4520.5,-184 4526.5,-178 4532.5,-178 4532.5,-178 4579.5,-178 4579.5,-178 4585.5,-178 4591.5,-184 4591.5,-190 4591.5,-190 4591.5,-202 4591.5,-202 4591.5,-208 4585.5,-214 4579.5,-214"/>
<text text-anchor="middle" x="4556" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge38" class="edge">
<title>system_iocache_cpu_side&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4556.95,-224.45C4556.52,-260.23 4549.74,-321.77 4511,-352 4492.07,-366.77 4318.56,-355.35 4295,-360 4285.74,-361.82 4276.08,-364.73 4267.03,-367.92"/>
<polygon fill="black" stroke="black" points="4560.45,-224.23 4556.91,-214.24 4553.45,-224.26 4560.45,-224.23"/>
</g>
<!-- system_pci_devices_dma -->
<g id="node43" class="node">
<title>system_pci_devices_dma</title>
<path fill="#9f8575" stroke="#000000" d="M4386,-564C4386,-564 4356,-564 4356,-564 4350,-564 4344,-558 4344,-552 4344,-552 4344,-540 4344,-540 4344,-534 4350,-528 4356,-528 4356,-528 4386,-528 4386,-528 4392,-528 4398,-534 4398,-540 4398,-540 4398,-552 4398,-552 4398,-558 4392,-564 4386,-564"/>
<text text-anchor="middle" x="4371" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">dma</text>
</g>
<!-- system_pci_devices_dma&#45;&gt;system_iobus_cpu_side_ports -->
<g id="edge39" class="edge">
<title>system_pci_devices_dma&#45;&gt;system_iobus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M4369.58,-527.79C4367.34,-500.48 4362.94,-446.99 4360.25,-414.38"/>
<polygon fill="black" stroke="black" points="4363.72,-413.87 4359.41,-404.19 4356.75,-414.44 4363.72,-413.87"/>
</g>
<!-- system_pci_devices_pio -->
<g id="node44" class="node">
<title>system_pci_devices_pio</title>
<path fill="#9f8575" stroke="#000000" d="M4314,-564C4314,-564 4284,-564 4284,-564 4278,-564 4272,-558 4272,-552 4272,-552 4272,-540 4272,-540 4272,-534 4278,-528 4284,-528 4284,-528 4314,-528 4314,-528 4320,-528 4326,-534 4326,-540 4326,-540 4326,-552 4326,-552 4326,-558 4320,-564 4314,-564"/>
<text text-anchor="middle" x="4299" y="-542.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_pci_devices_pio&#45;&gt;system_iobus_mem_side_ports -->
<g id="edge40" class="edge">
<title>system_pci_devices_pio&#45;&gt;system_iobus_mem_side_ports</title>
<path fill="none" stroke="black" d="M4286.9,-518.44C4272.07,-485.9 4247.38,-431.72 4234.83,-404.19"/>
<polygon fill="black" stroke="black" points="4283.83,-520.14 4291.16,-527.79 4290.2,-517.24 4283.83,-520.14"/>
</g>
<!-- system_cpu_cluster_cpus0_icache_port -->
<g id="node45" class="node">
<title>system_cpu_cluster_cpus0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2478,-214C2478,-214 2416,-214 2416,-214 2410,-214 2404,-208 2404,-202 2404,-202 2404,-190 2404,-190 2404,-184 2410,-178 2416,-178 2416,-178 2478,-178 2478,-178 2484,-178 2490,-184 2490,-190 2490,-190 2490,-202 2490,-202 2490,-208 2484,-214 2478,-214"/>
<text text-anchor="middle" x="2447" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus0_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu_cluster_cpus0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2692.5,-84C2692.5,-84 2645.5,-84 2645.5,-84 2639.5,-84 2633.5,-78 2633.5,-72 2633.5,-72 2633.5,-60 2633.5,-60 2633.5,-54 2639.5,-48 2645.5,-48 2645.5,-48 2692.5,-48 2692.5,-48 2698.5,-48 2704.5,-54 2704.5,-60 2704.5,-60 2704.5,-72 2704.5,-72 2704.5,-78 2698.5,-84 2692.5,-84"/>
<text text-anchor="middle" x="2669" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus0_icache_port&#45;&gt;system_cpu_cluster_cpus0_icache_cpu_side -->
<g id="edge41" class="edge">
<title>system_cpu_cluster_cpus0_icache_port&#45;&gt;system_cpu_cluster_cpus0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2473.82,-177.98C2482.16,-172.77 2491.42,-167.08 2500,-162 2543.6,-136.19 2594.37,-107.88 2628.79,-88.94"/>
<polygon fill="black" stroke="black" points="2630.53,-91.98 2637.61,-84.09 2627.16,-85.84 2630.53,-91.98"/>
</g>
<!-- system_cpu_cluster_cpus0_dcache_port -->
<g id="node46" class="node">
<title>system_cpu_cluster_cpus0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2587.5,-214C2587.5,-214 2520.5,-214 2520.5,-214 2514.5,-214 2508.5,-208 2508.5,-202 2508.5,-202 2508.5,-190 2508.5,-190 2508.5,-184 2514.5,-178 2520.5,-178 2520.5,-178 2587.5,-178 2587.5,-178 2593.5,-178 2599.5,-184 2599.5,-190 2599.5,-190 2599.5,-202 2599.5,-202 2599.5,-208 2593.5,-214 2587.5,-214"/>
<text text-anchor="middle" x="2554" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus0_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu_cluster_cpus0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2996.5,-84C2996.5,-84 2949.5,-84 2949.5,-84 2943.5,-84 2937.5,-78 2937.5,-72 2937.5,-72 2937.5,-60 2937.5,-60 2937.5,-54 2943.5,-48 2949.5,-48 2949.5,-48 2996.5,-48 2996.5,-48 3002.5,-48 3008.5,-54 3008.5,-60 3008.5,-60 3008.5,-72 3008.5,-72 3008.5,-78 3002.5,-84 2996.5,-84"/>
<text text-anchor="middle" x="2973" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus0_dcache_port&#45;&gt;system_cpu_cluster_cpus0_dcache_cpu_side -->
<g id="edge42" class="edge">
<title>system_cpu_cluster_cpus0_dcache_port&#45;&gt;system_cpu_cluster_cpus0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2579.32,-177.95C2589.15,-172.06 2600.74,-165.94 2612,-162 2698.2,-131.81 2726.92,-154.18 2815,-130 2854.23,-119.23 2896.99,-101.81 2928.12,-88.02"/>
<polygon fill="black" stroke="black" points="2929.69,-91.14 2937.39,-83.86 2926.83,-84.76 2929.69,-91.14"/>
</g>
<!-- system_cpu_cluster_cpus0_mmu_itb_walker_port -->
<g id="node47" class="node">
<title>system_cpu_cluster_cpus0_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3145,-214C3145,-214 3115,-214 3115,-214 3109,-214 3103,-208 3103,-202 3103,-202 3103,-190 3103,-190 3103,-184 3109,-178 3115,-178 3115,-178 3145,-178 3145,-178 3151,-178 3157,-184 3157,-190 3157,-190 3157,-202 3157,-202 3157,-208 3151,-214 3145,-214"/>
<text text-anchor="middle" x="3130" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus0_mmu_dtb_walker_port -->
<g id="node48" class="node">
<title>system_cpu_cluster_cpus0_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3014,-214C3014,-214 2984,-214 2984,-214 2978,-214 2972,-208 2972,-202 2972,-202 2972,-190 2972,-190 2972,-184 2978,-178 2984,-178 2984,-178 3014,-178 3014,-178 3020,-178 3026,-184 3026,-190 3026,-190 3026,-202 3026,-202 3026,-208 3020,-214 3014,-214"/>
<text text-anchor="middle" x="2999" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus0_mmu_stage2_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu_cluster_cpus0_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2840,-214C2840,-214 2810,-214 2810,-214 2804,-214 2798,-208 2798,-202 2798,-202 2798,-190 2798,-190 2798,-184 2804,-178 2810,-178 2810,-178 2840,-178 2840,-178 2846,-178 2852,-184 2852,-190 2852,-190 2852,-202 2852,-202 2852,-208 2846,-214 2840,-214"/>
<text text-anchor="middle" x="2825" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus0_mmu_stage2_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu_cluster_cpus0_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2666,-214C2666,-214 2636,-214 2636,-214 2630,-214 2624,-208 2624,-202 2624,-202 2624,-190 2624,-190 2624,-184 2630,-178 2636,-178 2636,-178 2666,-178 2666,-178 2672,-178 2678,-184 2678,-190 2678,-190 2678,-202 2678,-202 2678,-208 2672,-214 2666,-214"/>
<text text-anchor="middle" x="2651" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus0_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu_cluster_cpus0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2791,-84C2791,-84 2735,-84 2735,-84 2729,-84 2723,-78 2723,-72 2723,-72 2723,-60 2723,-60 2723,-54 2729,-48 2735,-48 2735,-48 2791,-48 2791,-48 2797,-48 2803,-54 2803,-60 2803,-60 2803,-72 2803,-72 2803,-78 2797,-84 2791,-84"/>
<text text-anchor="middle" x="2763" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus0_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu_cluster_cpus0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3095,-84C3095,-84 3039,-84 3039,-84 3033,-84 3027,-78 3027,-72 3027,-72 3027,-60 3027,-60 3027,-54 3033,-48 3039,-48 3039,-48 3095,-48 3095,-48 3101,-48 3107,-54 3107,-60 3107,-60 3107,-72 3107,-72 3107,-78 3101,-84 3095,-84"/>
<text text-anchor="middle" x="3067" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus1_icache_port -->
<g id="node55" class="node">
<title>system_cpu_cluster_cpus1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M3388,-214C3388,-214 3326,-214 3326,-214 3320,-214 3314,-208 3314,-202 3314,-202 3314,-190 3314,-190 3314,-184 3320,-178 3326,-178 3326,-178 3388,-178 3388,-178 3394,-178 3400,-184 3400,-190 3400,-190 3400,-202 3400,-202 3400,-208 3394,-214 3388,-214"/>
<text text-anchor="middle" x="3357" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus1_icache_cpu_side -->
<g id="node61" class="node">
<title>system_cpu_cluster_cpus1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3479.5,-84C3479.5,-84 3432.5,-84 3432.5,-84 3426.5,-84 3420.5,-78 3420.5,-72 3420.5,-72 3420.5,-60 3420.5,-60 3420.5,-54 3426.5,-48 3432.5,-48 3432.5,-48 3479.5,-48 3479.5,-48 3485.5,-48 3491.5,-54 3491.5,-60 3491.5,-60 3491.5,-72 3491.5,-72 3491.5,-78 3485.5,-84 3479.5,-84"/>
<text text-anchor="middle" x="3456" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus1_icache_port&#45;&gt;system_cpu_cluster_cpus1_icache_cpu_side -->
<g id="edge43" class="edge">
<title>system_cpu_cluster_cpus1_icache_port&#45;&gt;system_cpu_cluster_cpus1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M3371.79,-177.9C3382.84,-164.95 3398.19,-146.62 3411,-130 3420.35,-117.87 3430.29,-104.06 3438.45,-92.46"/>
<polygon fill="black" stroke="black" points="3441.44,-94.29 3444.3,-84.09 3435.7,-90.28 3441.44,-94.29"/>
</g>
<!-- system_cpu_cluster_cpus1_dcache_port -->
<g id="node56" class="node">
<title>system_cpu_cluster_cpus1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M3497.5,-214C3497.5,-214 3430.5,-214 3430.5,-214 3424.5,-214 3418.5,-208 3418.5,-202 3418.5,-202 3418.5,-190 3418.5,-190 3418.5,-184 3424.5,-178 3430.5,-178 3430.5,-178 3497.5,-178 3497.5,-178 3503.5,-178 3509.5,-184 3509.5,-190 3509.5,-190 3509.5,-202 3509.5,-202 3509.5,-208 3503.5,-214 3497.5,-214"/>
<text text-anchor="middle" x="3464" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus1_dcache_cpu_side -->
<g id="node63" class="node">
<title>system_cpu_cluster_cpus1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3673.5,-84C3673.5,-84 3626.5,-84 3626.5,-84 3620.5,-84 3614.5,-78 3614.5,-72 3614.5,-72 3614.5,-60 3614.5,-60 3614.5,-54 3620.5,-48 3626.5,-48 3626.5,-48 3673.5,-48 3673.5,-48 3679.5,-48 3685.5,-54 3685.5,-60 3685.5,-60 3685.5,-72 3685.5,-72 3685.5,-78 3679.5,-84 3673.5,-84"/>
<text text-anchor="middle" x="3650" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus1_dcache_port&#45;&gt;system_cpu_cluster_cpus1_dcache_cpu_side -->
<g id="edge44" class="edge">
<title>system_cpu_cluster_cpus1_dcache_port&#45;&gt;system_cpu_cluster_cpus1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M3492.17,-177.85C3501.5,-172.47 3512.05,-166.71 3522,-162 3557.73,-145.07 3573.75,-154.22 3605,-130 3617.82,-120.06 3628.56,-105.49 3636.32,-92.86"/>
<polygon fill="black" stroke="black" points="3639.42,-94.51 3641.44,-84.11 3633.37,-90.98 3639.42,-94.51"/>
</g>
<!-- system_cpu_cluster_cpus1_mmu_itb_walker_port -->
<g id="node57" class="node">
<title>system_cpu_cluster_cpus1_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M4055,-214C4055,-214 4025,-214 4025,-214 4019,-214 4013,-208 4013,-202 4013,-202 4013,-190 4013,-190 4013,-184 4019,-178 4025,-178 4025,-178 4055,-178 4055,-178 4061,-178 4067,-184 4067,-190 4067,-190 4067,-202 4067,-202 4067,-208 4061,-214 4055,-214"/>
<text text-anchor="middle" x="4040" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus1_mmu_dtb_walker_port -->
<g id="node58" class="node">
<title>system_cpu_cluster_cpus1_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3924,-214C3924,-214 3894,-214 3894,-214 3888,-214 3882,-208 3882,-202 3882,-202 3882,-190 3882,-190 3882,-184 3888,-178 3894,-178 3894,-178 3924,-178 3924,-178 3930,-178 3936,-184 3936,-190 3936,-190 3936,-202 3936,-202 3936,-208 3930,-214 3924,-214"/>
<text text-anchor="middle" x="3909" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus1_mmu_stage2_itb_walker_port -->
<g id="node59" class="node">
<title>system_cpu_cluster_cpus1_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3750,-214C3750,-214 3720,-214 3720,-214 3714,-214 3708,-208 3708,-202 3708,-202 3708,-190 3708,-190 3708,-184 3714,-178 3720,-178 3720,-178 3750,-178 3750,-178 3756,-178 3762,-184 3762,-190 3762,-190 3762,-202 3762,-202 3762,-208 3756,-214 3750,-214"/>
<text text-anchor="middle" x="3735" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus1_mmu_stage2_dtb_walker_port -->
<g id="node60" class="node">
<title>system_cpu_cluster_cpus1_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M3576,-214C3576,-214 3546,-214 3546,-214 3540,-214 3534,-208 3534,-202 3534,-202 3534,-190 3534,-190 3534,-184 3540,-178 3546,-178 3546,-178 3576,-178 3576,-178 3582,-178 3588,-184 3588,-190 3588,-190 3588,-202 3588,-202 3588,-208 3582,-214 3576,-214"/>
<text text-anchor="middle" x="3561" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus1_icache_mem_side -->
<g id="node62" class="node">
<title>system_cpu_cluster_cpus1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3390,-84C3390,-84 3334,-84 3334,-84 3328,-84 3322,-78 3322,-72 3322,-72 3322,-60 3322,-60 3322,-54 3328,-48 3334,-48 3334,-48 3390,-48 3390,-48 3396,-48 3402,-54 3402,-60 3402,-60 3402,-72 3402,-72 3402,-78 3396,-84 3390,-84"/>
<text text-anchor="middle" x="3362" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus1_dcache_mem_side -->
<g id="node64" class="node">
<title>system_cpu_cluster_cpus1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3584,-84C3584,-84 3528,-84 3528,-84 3522,-84 3516,-78 3516,-72 3516,-72 3516,-60 3516,-60 3516,-54 3522,-48 3528,-48 3528,-48 3584,-48 3584,-48 3590,-48 3596,-54 3596,-60 3596,-60 3596,-72 3596,-72 3596,-78 3590,-84 3584,-84"/>
<text text-anchor="middle" x="3556" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus2_icache_port -->
<g id="node65" class="node">
<title>system_cpu_cluster_cpus2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M868,-214C868,-214 806,-214 806,-214 800,-214 794,-208 794,-202 794,-202 794,-190 794,-190 794,-184 800,-178 806,-178 806,-178 868,-178 868,-178 874,-178 880,-184 880,-190 880,-190 880,-202 880,-202 880,-208 874,-214 868,-214"/>
<text text-anchor="middle" x="837" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus2_icache_cpu_side -->
<g id="node71" class="node">
<title>system_cpu_cluster_cpus2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1166.5,-84C1166.5,-84 1119.5,-84 1119.5,-84 1113.5,-84 1107.5,-78 1107.5,-72 1107.5,-72 1107.5,-60 1107.5,-60 1107.5,-54 1113.5,-48 1119.5,-48 1119.5,-48 1166.5,-48 1166.5,-48 1172.5,-48 1178.5,-54 1178.5,-60 1178.5,-60 1178.5,-72 1178.5,-72 1178.5,-78 1172.5,-84 1166.5,-84"/>
<text text-anchor="middle" x="1143" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus2_icache_port&#45;&gt;system_cpu_cluster_cpus2_icache_cpu_side -->
<g id="edge45" class="edge">
<title>system_cpu_cluster_cpus2_icache_port&#45;&gt;system_cpu_cluster_cpus2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M863.32,-177.9C872.24,-172.47 882.38,-166.66 892,-162 961.58,-128.29 1046.42,-98.37 1097.5,-81.49"/>
<polygon fill="black" stroke="black" points="1098.84,-84.73 1107.25,-78.29 1096.66,-78.08 1098.84,-84.73"/>
</g>
<!-- system_cpu_cluster_cpus2_dcache_port -->
<g id="node66" class="node">
<title>system_cpu_cluster_cpus2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M763.5,-214C763.5,-214 696.5,-214 696.5,-214 690.5,-214 684.5,-208 684.5,-202 684.5,-202 684.5,-190 684.5,-190 684.5,-184 690.5,-178 696.5,-178 696.5,-178 763.5,-178 763.5,-178 769.5,-178 775.5,-184 775.5,-190 775.5,-190 775.5,-202 775.5,-202 775.5,-208 769.5,-214 763.5,-214"/>
<text text-anchor="middle" x="730" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus2_dcache_cpu_side -->
<g id="node73" class="node">
<title>system_cpu_cluster_cpus2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M849.5,-84C849.5,-84 802.5,-84 802.5,-84 796.5,-84 790.5,-78 790.5,-72 790.5,-72 790.5,-60 790.5,-60 790.5,-54 796.5,-48 802.5,-48 802.5,-48 849.5,-48 849.5,-48 855.5,-48 861.5,-54 861.5,-60 861.5,-60 861.5,-72 861.5,-72 861.5,-78 855.5,-84 849.5,-84"/>
<text text-anchor="middle" x="826" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus2_dcache_port&#45;&gt;system_cpu_cluster_cpus2_dcache_cpu_side -->
<g id="edge46" class="edge">
<title>system_cpu_cluster_cpus2_dcache_port&#45;&gt;system_cpu_cluster_cpus2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M743.85,-177.78C754.23,-164.78 768.71,-146.42 781,-130 790.12,-117.83 799.97,-104.11 808.12,-92.58"/>
<polygon fill="black" stroke="black" points="811.08,-94.45 813.98,-84.26 805.36,-90.42 811.08,-94.45"/>
</g>
<!-- system_cpu_cluster_cpus2_mmu_itb_walker_port -->
<g id="node67" class="node">
<title>system_cpu_cluster_cpus2_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1478,-214C1478,-214 1448,-214 1448,-214 1442,-214 1436,-208 1436,-202 1436,-202 1436,-190 1436,-190 1436,-184 1442,-178 1448,-178 1448,-178 1478,-178 1478,-178 1484,-178 1490,-184 1490,-190 1490,-190 1490,-202 1490,-202 1490,-208 1484,-214 1478,-214"/>
<text text-anchor="middle" x="1463" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus2_mmu_dtb_walker_port -->
<g id="node68" class="node">
<title>system_cpu_cluster_cpus2_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1347,-214C1347,-214 1317,-214 1317,-214 1311,-214 1305,-208 1305,-202 1305,-202 1305,-190 1305,-190 1305,-184 1311,-178 1317,-178 1317,-178 1347,-178 1347,-178 1353,-178 1359,-184 1359,-190 1359,-190 1359,-202 1359,-202 1359,-208 1353,-214 1347,-214"/>
<text text-anchor="middle" x="1332" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus2_mmu_stage2_itb_walker_port -->
<g id="node69" class="node">
<title>system_cpu_cluster_cpus2_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1216,-214C1216,-214 1186,-214 1186,-214 1180,-214 1174,-208 1174,-202 1174,-202 1174,-190 1174,-190 1174,-184 1180,-178 1186,-178 1186,-178 1216,-178 1216,-178 1222,-178 1228,-184 1228,-190 1228,-190 1228,-202 1228,-202 1228,-208 1222,-214 1216,-214"/>
<text text-anchor="middle" x="1201" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus2_mmu_stage2_dtb_walker_port -->
<g id="node70" class="node">
<title>system_cpu_cluster_cpus2_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1042,-214C1042,-214 1012,-214 1012,-214 1006,-214 1000,-208 1000,-202 1000,-202 1000,-190 1000,-190 1000,-184 1006,-178 1012,-178 1012,-178 1042,-178 1042,-178 1048,-178 1054,-184 1054,-190 1054,-190 1054,-202 1054,-202 1054,-208 1048,-214 1042,-214"/>
<text text-anchor="middle" x="1027" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus2_icache_mem_side -->
<g id="node72" class="node">
<title>system_cpu_cluster_cpus2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1265,-84C1265,-84 1209,-84 1209,-84 1203,-84 1197,-78 1197,-72 1197,-72 1197,-60 1197,-60 1197,-54 1203,-48 1209,-48 1209,-48 1265,-48 1265,-48 1271,-48 1277,-54 1277,-60 1277,-60 1277,-72 1277,-72 1277,-78 1271,-84 1265,-84"/>
<text text-anchor="middle" x="1237" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus2_dcache_mem_side -->
<g id="node74" class="node">
<title>system_cpu_cluster_cpus2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M760,-84C760,-84 704,-84 704,-84 698,-84 692,-78 692,-72 692,-72 692,-60 692,-60 692,-54 698,-48 704,-48 704,-48 760,-48 760,-48 766,-48 772,-54 772,-60 772,-60 772,-72 772,-72 772,-78 766,-84 760,-84"/>
<text text-anchor="middle" x="732" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus3_icache_port -->
<g id="node75" class="node">
<title>system_cpu_cluster_cpus3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1738,-214C1738,-214 1676,-214 1676,-214 1670,-214 1664,-208 1664,-202 1664,-202 1664,-190 1664,-190 1664,-184 1670,-178 1676,-178 1676,-178 1738,-178 1738,-178 1744,-178 1750,-184 1750,-190 1750,-190 1750,-202 1750,-202 1750,-208 1744,-214 1738,-214"/>
<text text-anchor="middle" x="1707" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_cluster_cpus3_icache_cpu_side -->
<g id="node81" class="node">
<title>system_cpu_cluster_cpus3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2036.5,-84C2036.5,-84 1989.5,-84 1989.5,-84 1983.5,-84 1977.5,-78 1977.5,-72 1977.5,-72 1977.5,-60 1977.5,-60 1977.5,-54 1983.5,-48 1989.5,-48 1989.5,-48 2036.5,-48 2036.5,-48 2042.5,-48 2048.5,-54 2048.5,-60 2048.5,-60 2048.5,-72 2048.5,-72 2048.5,-78 2042.5,-84 2036.5,-84"/>
<text text-anchor="middle" x="2013" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus3_icache_port&#45;&gt;system_cpu_cluster_cpus3_icache_cpu_side -->
<g id="edge47" class="edge">
<title>system_cpu_cluster_cpus3_icache_port&#45;&gt;system_cpu_cluster_cpus3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1733.32,-177.9C1742.24,-172.47 1752.38,-166.66 1762,-162 1831.58,-128.29 1916.42,-98.37 1967.5,-81.49"/>
<polygon fill="black" stroke="black" points="1968.84,-84.73 1977.25,-78.29 1966.66,-78.08 1968.84,-84.73"/>
</g>
<!-- system_cpu_cluster_cpus3_dcache_port -->
<g id="node76" class="node">
<title>system_cpu_cluster_cpus3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1633.5,-214C1633.5,-214 1566.5,-214 1566.5,-214 1560.5,-214 1554.5,-208 1554.5,-202 1554.5,-202 1554.5,-190 1554.5,-190 1554.5,-184 1560.5,-178 1566.5,-178 1566.5,-178 1633.5,-178 1633.5,-178 1639.5,-178 1645.5,-184 1645.5,-190 1645.5,-190 1645.5,-202 1645.5,-202 1645.5,-208 1639.5,-214 1633.5,-214"/>
<text text-anchor="middle" x="1600" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_cluster_cpus3_dcache_cpu_side -->
<g id="node83" class="node">
<title>system_cpu_cluster_cpus3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1719.5,-84C1719.5,-84 1672.5,-84 1672.5,-84 1666.5,-84 1660.5,-78 1660.5,-72 1660.5,-72 1660.5,-60 1660.5,-60 1660.5,-54 1666.5,-48 1672.5,-48 1672.5,-48 1719.5,-48 1719.5,-48 1725.5,-48 1731.5,-54 1731.5,-60 1731.5,-60 1731.5,-72 1731.5,-72 1731.5,-78 1725.5,-84 1719.5,-84"/>
<text text-anchor="middle" x="1696" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_cpus3_dcache_port&#45;&gt;system_cpu_cluster_cpus3_dcache_cpu_side -->
<g id="edge48" class="edge">
<title>system_cpu_cluster_cpus3_dcache_port&#45;&gt;system_cpu_cluster_cpus3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1613.85,-177.78C1624.23,-164.78 1638.71,-146.42 1651,-130 1660.12,-117.83 1669.97,-104.11 1678.12,-92.58"/>
<polygon fill="black" stroke="black" points="1681.08,-94.45 1683.98,-84.26 1675.36,-90.42 1681.08,-94.45"/>
</g>
<!-- system_cpu_cluster_cpus3_mmu_itb_walker_port -->
<g id="node77" class="node">
<title>system_cpu_cluster_cpus3_mmu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2348,-214C2348,-214 2318,-214 2318,-214 2312,-214 2306,-208 2306,-202 2306,-202 2306,-190 2306,-190 2306,-184 2312,-178 2318,-178 2318,-178 2348,-178 2348,-178 2354,-178 2360,-184 2360,-190 2360,-190 2360,-202 2360,-202 2360,-208 2354,-214 2348,-214"/>
<text text-anchor="middle" x="2333" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus3_mmu_dtb_walker_port -->
<g id="node78" class="node">
<title>system_cpu_cluster_cpus3_mmu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2217,-214C2217,-214 2187,-214 2187,-214 2181,-214 2175,-208 2175,-202 2175,-202 2175,-190 2175,-190 2175,-184 2181,-178 2187,-178 2187,-178 2217,-178 2217,-178 2223,-178 2229,-184 2229,-190 2229,-190 2229,-202 2229,-202 2229,-208 2223,-214 2217,-214"/>
<text text-anchor="middle" x="2202" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus3_mmu_stage2_itb_walker_port -->
<g id="node79" class="node">
<title>system_cpu_cluster_cpus3_mmu_stage2_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M2086,-214C2086,-214 2056,-214 2056,-214 2050,-214 2044,-208 2044,-202 2044,-202 2044,-190 2044,-190 2044,-184 2050,-178 2056,-178 2056,-178 2086,-178 2086,-178 2092,-178 2098,-184 2098,-190 2098,-190 2098,-202 2098,-202 2098,-208 2092,-214 2086,-214"/>
<text text-anchor="middle" x="2071" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus3_mmu_stage2_dtb_walker_port -->
<g id="node80" class="node">
<title>system_cpu_cluster_cpus3_mmu_stage2_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M1912,-214C1912,-214 1882,-214 1882,-214 1876,-214 1870,-208 1870,-202 1870,-202 1870,-190 1870,-190 1870,-184 1876,-178 1882,-178 1882,-178 1912,-178 1912,-178 1918,-178 1924,-184 1924,-190 1924,-190 1924,-202 1924,-202 1924,-208 1918,-214 1912,-214"/>
<text text-anchor="middle" x="1897" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu_cluster_cpus3_icache_mem_side -->
<g id="node82" class="node">
<title>system_cpu_cluster_cpus3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2135,-84C2135,-84 2079,-84 2079,-84 2073,-84 2067,-78 2067,-72 2067,-72 2067,-60 2067,-60 2067,-54 2073,-48 2079,-48 2079,-48 2135,-48 2135,-48 2141,-48 2147,-54 2147,-60 2147,-60 2147,-72 2147,-72 2147,-78 2141,-84 2135,-84"/>
<text text-anchor="middle" x="2107" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_cpus3_dcache_mem_side -->
<g id="node84" class="node">
<title>system_cpu_cluster_cpus3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1630,-84C1630,-84 1574,-84 1574,-84 1568,-84 1562,-78 1562,-72 1562,-72 1562,-60 1562,-60 1562,-54 1568,-48 1574,-48 1574,-48 1630,-48 1630,-48 1636,-48 1642,-54 1642,-60 1642,-60 1642,-72 1642,-72 1642,-78 1636,-84 1630,-84"/>
<text text-anchor="middle" x="1602" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports -->
<g id="node85" class="node">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2427,-404C2427,-404 2343,-404 2343,-404 2337,-404 2331,-398 2331,-392 2331,-392 2331,-380 2331,-380 2331,-374 2337,-368 2343,-368 2343,-368 2427,-368 2427,-368 2433,-368 2439,-374 2439,-380 2439,-380 2439,-392 2439,-392 2439,-398 2433,-404 2427,-404"/>
<text text-anchor="middle" x="2385" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_itb_walker_port -->
<g id="edge51" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2449.04,-384.06C2618.32,-381.3 3066.38,-372.14 3091,-352 3132.56,-318.01 3133.58,-246.85 3131.59,-214.13"/>
<polygon fill="black" stroke="black" points="2448.96,-380.56 2439.02,-384.22 2449.07,-387.56 2448.96,-380.56"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_dtb_walker_port -->
<g id="edge52" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2449.47,-385.52C2591.4,-386.08 2921.42,-383.89 2960,-352 3001.38,-317.79 3002.49,-246.74 3000.56,-214.09"/>
<polygon fill="black" stroke="black" points="2449.19,-382.02 2439.17,-385.48 2449.15,-389.02 2449.19,-382.02"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_stage2_itb_walker_port -->
<g id="edge53" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2449.24,-383.75C2556.04,-381.09 2760.93,-373.25 2786,-352 2826.85,-317.37 2828.27,-246.86 2826.5,-214.25"/>
<polygon fill="black" stroke="black" points="2449.13,-380.25 2439.22,-384 2449.3,-387.25 2449.13,-380.25"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_stage2_dtb_walker_port -->
<g id="edge54" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2449.52,-384.09C2510.49,-381.83 2596.07,-374.59 2620,-352 2658.32,-315.84 2656.6,-246.73 2653.34,-214.44"/>
<polygon fill="black" stroke="black" points="2449.08,-380.6 2439.2,-384.44 2449.31,-387.6 2449.08,-380.6"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_icache_mem_side -->
<g id="edge49" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2449.38,-384.87C2640.87,-384.16 3195.34,-379.73 3222,-352 3251.26,-321.56 3250.21,-193.41 3222,-162 3177.65,-112.61 2989.49,-145.72 2925,-130 2880.14,-119.07 2831.04,-98.7 2798.79,-84.08"/>
<polygon fill="black" stroke="black" points="2449.17,-381.37 2439.18,-384.9 2449.19,-388.37 2449.17,-381.37"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_dcache_mem_side -->
<g id="edge50" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2449.22,-384.92C2642.93,-384.35 3209.79,-380.28 3237,-352 3266.27,-321.57 3258.37,-198.42 3237,-162 3209.2,-114.61 3148.19,-89.11 3107.34,-76.8"/>
<polygon fill="black" stroke="black" points="2449.18,-381.42 2439.19,-384.94 2449.2,-388.42 2449.18,-381.42"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_itb_walker_port -->
<g id="edge57" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2449.16,-384.75C2745.66,-383.44 3970.13,-376.57 4001,-352 4043.01,-318.56 4043.79,-247.12 4041.67,-214.23"/>
<polygon fill="black" stroke="black" points="2448.99,-381.25 2439.01,-384.79 2449.02,-388.25 2448.99,-381.25"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_dtb_walker_port -->
<g id="edge58" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2449.41,-384.63C2731.08,-382.86 3841.84,-374.46 3870,-352 3911.98,-318.52 3912.78,-247.1 3910.67,-214.22"/>
<polygon fill="black" stroke="black" points="2449.33,-381.13 2439.35,-384.69 2449.37,-388.13 2449.33,-381.13"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_stage2_itb_walker_port -->
<g id="edge59" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2449.4,-384.43C2709.71,-381.99 3671.41,-371.67 3696,-352 3737.93,-318.46 3738.75,-247.07 3736.66,-214.21"/>
<polygon fill="black" stroke="black" points="2449.31,-380.93 2439.34,-384.52 2449.38,-387.93 2449.31,-380.93"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_stage2_dtb_walker_port -->
<g id="edge60" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2449.23,-385.34C2684.62,-386.31 3488.52,-387.02 3530,-352 3570.58,-317.75 3567.52,-246.72 3563.61,-214.08"/>
<polygon fill="black" stroke="black" points="2449.13,-381.84 2439.11,-385.3 2449.1,-388.84 2449.13,-381.84"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_icache_mem_side -->
<g id="edge55" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2449.36,-384.7C2644.88,-383.51 3220.54,-377.82 3251,-352 3316.75,-296.25 3254.42,-240.52 3290,-162 3303.75,-131.65 3328.68,-101.9 3345.3,-84"/>
<polygon fill="black" stroke="black" points="2449.21,-381.2 2439.23,-384.76 2449.25,-388.2 2449.21,-381.2"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_dcache_mem_side -->
<g id="edge56" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2449.18,-384.85C2648.34,-384.1 3244.41,-379.56 3275,-352 3338.37,-294.91 3242.17,-222.79 3302,-162 3365.76,-97.22 3425.07,-175.08 3504,-130 3522.84,-119.24 3537.74,-98.84 3546.67,-84.16"/>
<polygon fill="black" stroke="black" points="2449.14,-381.35 2439.15,-384.89 2449.17,-388.35 2449.14,-381.35"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_itb_walker_port -->
<g id="edge63" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2339.25,-364.61C2333.54,-362.73 2327.7,-361.12 2322,-360 2299.87,-355.66 1528.05,-365.53 1510,-352 1466.35,-319.29 1461.86,-247.14 1462.25,-214.11"/>
<polygon fill="black" stroke="black" points="2338.12,-367.92 2348.71,-367.98 2340.47,-361.33 2338.12,-367.92"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_dtb_walker_port -->
<g id="edge64" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2339.25,-364.6C2333.54,-362.73 2327.7,-361.11 2322,-360 2309.04,-357.47 1381.38,-360.16 1371,-352 1328.68,-318.73 1328.11,-246.87 1330.31,-214.02"/>
<polygon fill="black" stroke="black" points="2338.12,-367.92 2348.71,-367.97 2340.47,-361.32 2338.12,-367.92"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_stage2_itb_walker_port -->
<g id="edge65" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2339.26,-364.6C2333.54,-362.72 2327.7,-361.11 2322,-360 2307.25,-357.12 1251.82,-361.28 1240,-352 1197.67,-318.75 1197.1,-246.88 1199.31,-214.02"/>
<polygon fill="black" stroke="black" points="2338.12,-367.91 2348.71,-367.97 2340.47,-361.32 2338.12,-367.91"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_stage2_dtb_walker_port -->
<g id="edge66" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2339.26,-364.59C2333.54,-362.72 2327.7,-361.11 2322,-360 2304.88,-356.67 1079.72,-362.77 1066,-352 1023.65,-318.77 1023.09,-246.89 1025.3,-214.02"/>
<polygon fill="black" stroke="black" points="2338.12,-367.9 2348.72,-367.96 2340.47,-361.31 2338.12,-367.9"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_icache_mem_side -->
<g id="edge61" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_icache_mem_side</title>
<path fill="none" stroke="black" d="M2339.25,-364.61C2333.54,-362.73 2327.7,-361.12 2322,-360 2311.08,-357.86 1529.21,-359.51 1521,-352 1489.68,-323.37 1528.12,-195.44 1502,-162 1447.39,-92.09 1337.01,-73.56 1277.39,-68.69"/>
<polygon fill="black" stroke="black" points="2338.12,-367.92 2348.71,-367.99 2340.47,-361.33 2338.12,-367.92"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_dcache_mem_side -->
<g id="edge62" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2339.26,-364.58C2333.54,-362.71 2327.7,-361.1 2322,-360 2310.75,-357.82 680.08,-360.12 672,-352 657.11,-337.04 666.13,-182.28 672,-162 680.73,-131.83 702.21,-102.03 716.95,-84.07"/>
<polygon fill="black" stroke="black" points="2338.12,-367.9 2348.72,-367.95 2340.47,-361.3 2338.12,-367.9"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_itb_walker_port -->
<g id="edge69" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_itb_walker_port</title>
<path fill="none" stroke="black" d="M2377.62,-358.31C2366.77,-319.08 2346.82,-246.96 2337.73,-214.11"/>
<polygon fill="black" stroke="black" points="2374.25,-359.28 2380.29,-367.98 2381,-357.41 2374.25,-359.28"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_dtb_walker_port -->
<g id="edge70" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2337.25,-364.46C2332.17,-362.75 2327.02,-361.22 2322,-360 2304.42,-355.73 2254.7,-363.81 2241,-352 2200.43,-317.04 2198.87,-246.69 2200.55,-214.19"/>
<polygon fill="black" stroke="black" points="2336.31,-367.84 2346.91,-367.92 2338.67,-361.25 2336.31,-367.84"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_stage2_itb_walker_port -->
<g id="edge71" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_stage2_itb_walker_port</title>
<path fill="none" stroke="black" d="M2338.37,-364.49C2332.93,-362.7 2327.4,-361.14 2322,-360 2298.93,-355.14 2128.31,-366.84 2110,-352 2068.28,-318.2 2067.35,-246.94 2069.38,-214.16"/>
<polygon fill="black" stroke="black" points="2337.41,-367.86 2348,-367.91 2339.75,-361.26 2337.41,-367.86"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_stage2_dtb_walker_port -->
<g id="edge72" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_mmu_stage2_dtb_walker_port</title>
<path fill="none" stroke="black" d="M2338.6,-364.46C2333.09,-362.66 2327.48,-361.11 2322,-360 2300.98,-355.75 1952.78,-365.36 1936,-352 1894,-318.55 1893.21,-247.11 1895.33,-214.22"/>
<polygon fill="black" stroke="black" points="2337.77,-367.88 2348.36,-367.93 2340.11,-361.28 2337.77,-367.88"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_icache_mem_side -->
<g id="edge67" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_icache_mem_side</title>
<path fill="none" stroke="black" d="M2387.04,-357.55C2390.37,-304.87 2394.56,-192.15 2372,-162 2318.71,-90.78 2207.25,-72.81 2147.27,-68.37"/>
<polygon fill="black" stroke="black" points="2383.53,-357.61 2386.35,-367.83 2390.51,-358.08 2383.53,-357.61"/>
</g>
<!-- system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_dcache_mem_side -->
<g id="edge68" class="edge">
<title>system_cpu_cluster_toL2Bus_cpu_side_ports&#45;&gt;system_cpu_cluster_cpus3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2339.25,-364.62C2333.54,-362.74 2327.7,-361.12 2322,-360 2311.37,-357.91 1549.62,-359.7 1542,-352 1512.3,-321.99 1530.26,-202.56 1542,-162 1550.73,-131.83 1572.21,-102.03 1586.95,-84.07"/>
<polygon fill="black" stroke="black" points="2338.12,-367.93 2348.71,-367.99 2340.47,-361.33 2338.12,-367.93"/>
</g>
<!-- system_cpu_cluster_toL2Bus_mem_side_ports -->
<g id="node86" class="node">
<title>system_cpu_cluster_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2301,-404C2301,-404 2207,-404 2207,-404 2201,-404 2195,-398 2195,-392 2195,-392 2195,-380 2195,-380 2195,-374 2201,-368 2207,-368 2207,-368 2301,-368 2301,-368 2307,-368 2313,-374 2313,-380 2313,-380 2313,-392 2313,-392 2313,-398 2307,-404 2301,-404"/>
<text text-anchor="middle" x="2254" y="-382.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu_cluster_l2_cpu_side -->
<g id="node87" class="node">
<title>system_cpu_cluster_l2_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M633.5,-214C633.5,-214 586.5,-214 586.5,-214 580.5,-214 574.5,-208 574.5,-202 574.5,-202 574.5,-190 574.5,-190 574.5,-184 580.5,-178 586.5,-178 586.5,-178 633.5,-178 633.5,-178 639.5,-178 645.5,-184 645.5,-190 645.5,-190 645.5,-202 645.5,-202 645.5,-208 639.5,-214 633.5,-214"/>
<text text-anchor="middle" x="610" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;system_cpu_cluster_l2_cpu_side -->
<g id="edge73" class="edge">
<title>system_cpu_cluster_toL2Bus_mem_side_ports&#45;&gt;system_cpu_cluster_l2_cpu_side</title>
<path fill="none" stroke="black" d="M2194.75,-384.71C1909.65,-383.19 691.37,-375.34 660,-352 620.12,-322.32 611.43,-260.3 609.91,-224.36"/>
<polygon fill="black" stroke="black" points="613.4,-224.01 609.63,-214.11 606.4,-224.2 613.4,-224.01"/>
</g>
</g>
</svg>
