/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _ETSOC_DDR_CONTROLLER_H_
#define _ETSOC_DDR_CONTROLLER_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: etsoc_ddr_controller_esr                  */
/* Register: etsoc_ddr_controller_esr.ddrc_reset_ctl                       */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ADDRESS 0x0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_BYTE_ADDRESS 0x0u
/* Register: etsoc_ddr_controller_esr.ddrc_clock_ctl                       */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ADDRESS 0x8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_BYTE_ADDRESS 0x8u
/* Register: etsoc_ddr_controller_esr.ddrc_main_ctl                        */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ADDRESS 0x10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_BYTE_ADDRESS 0x10u
/* Register: etsoc_ddr_controller_esr.ddrc_scrub1                          */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ADDRESS 0x18u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_BYTE_ADDRESS 0x18u
/* Register: etsoc_ddr_controller_esr.ddrc_scrub2                          */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ADDRESS 0x20u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_BYTE_ADDRESS 0x20u
/* Register: etsoc_ddr_controller_esr.ddrc_u0_mrr_data                     */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ADDRESS 0x28u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_BYTE_ADDRESS 0x28u
/* Register: etsoc_ddr_controller_esr.ddrc_u1_mrr_data                     */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ADDRESS 0x30u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_BYTE_ADDRESS 0x30u
/* Register: etsoc_ddr_controller_esr.ddrc_mrr_status                      */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ADDRESS 0x38u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_BYTE_ADDRESS 0x38u
/* Register: etsoc_ddr_controller_esr.ddrc_int_status                      */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_ADDRESS 0x40u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_BYTE_ADDRESS 0x40u
/* Register: etsoc_ddr_controller_esr.ddrc_int_critical_en                 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_ADDRESS 0x48u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_BYTE_ADDRESS 0x48u
/* Register: etsoc_ddr_controller_esr.ddrc_int_normal_en                   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_ADDRESS 0x50u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_BYTE_ADDRESS 0x50u
/* Register: etsoc_ddr_controller_esr.ddrc_err_int_log                     */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_ADDRESS 0x58u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_BYTE_ADDRESS 0x58u
/* Register: etsoc_ddr_controller_esr.ddrc_debug_sigs_mask0                */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_ADDRESS 0x60u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_BYTE_ADDRESS 0x60u
/* Register: etsoc_ddr_controller_esr.ddrc_debug_sigs_mask1                */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_ADDRESS 0x68u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_BYTE_ADDRESS 0x68u
/* Register: etsoc_ddr_controller_esr.ddrc_scratch                         */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_ADDRESS 0x70u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_BYTE_ADDRESS 0x70u
/* Register: etsoc_ddr_controller_esr.ddrc_trace_ctl                       */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_ADDRESS 0x78u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_BYTE_ADDRESS 0x78u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_ctl_status              */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_ADDRESS 0x80u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_BYTE_ADDRESS 0x80u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_cyc_cntr                */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_ADDRESS 0x88u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_BYTE_ADDRESS 0x88u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_p0_cntr                 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_ADDRESS 0x90u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_BYTE_ADDRESS 0x90u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_p1_cntr                 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_ADDRESS 0x98u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_BYTE_ADDRESS 0x98u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual                 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_ADDRESS 0xa0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_BYTE_ADDRESS 0xa0u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual                 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_ADDRESS 0xa8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_BYTE_ADDRESS 0xa8u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual2                */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_ADDRESS 0xb0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_BYTE_ADDRESS 0xb0u
/* Register: etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual2                */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_ADDRESS 0xb8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_BYTE_ADDRESS 0xb8u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: etsoc_ddr_controller_esr                               */
/* Addressmap template: etsoc_ddr_controller_esr                           */
#define ETSOC_DDR_CONTROLLER_ESR_SIZE 0x100u
#define ETSOC_DDR_CONTROLLER_ESR_BYTE_SIZE 0x100u
/* Register member: etsoc_ddr_controller_esr.ddrc_reset_ctl                */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_reset_ctl      */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_reset_ctl  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_OFFSET 0x0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_BYTE_OFFSET 0x0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_RESET_MASK 0xfffffffffffffef0ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_WRITE_MASK 0x000000000000010full
/* Register member: etsoc_ddr_controller_esr.ddrc_clock_ctl                */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_clock_ctl      */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_clock_ctl  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_OFFSET 0x8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_BYTE_OFFSET 0x8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_RESET_MASK 0xfffffffffffc0000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_WRITE_MASK 0x000000000003ffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_main_ctl                 */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_main_ctl       */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_main_ctl   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_OFFSET 0x10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_BYTE_OFFSET 0x10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_RESET_MASK 0xfffffffffffffff0ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_WRITE_MASK 0x000000000000000full
/* Register member: etsoc_ddr_controller_esr.ddrc_scrub1                   */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_scrub1         */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_scrub1     */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_OFFSET 0x18u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_BYTE_OFFSET 0x18u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_RESET_MASK 0xfffffff000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_WRITE_MASK 0x0000000fffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_scrub2                   */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_scrub2         */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_scrub2     */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_OFFSET 0x20u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_BYTE_OFFSET 0x20u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_RESET_MASK 0xfffffff000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_WRITE_MASK 0x0000000fffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_u0_mrr_data              */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_u0_mrr_data    */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_u0_mrr_data */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_OFFSET 0x28u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_BYTE_OFFSET 0x28u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_ddr_controller_esr.ddrc_u1_mrr_data              */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_u1_mrr_data    */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_u1_mrr_data */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_OFFSET 0x30u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_BYTE_OFFSET 0x30u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_ddr_controller_esr.ddrc_mrr_status               */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_mrr_status     */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_mrr_status */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_OFFSET 0x38u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_BYTE_OFFSET 0x38u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_RESET_MASK 0xfffffffffffffffcull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_WRITE_MASK 0x0000000000000003ull
/* Register member: etsoc_ddr_controller_esr.ddrc_int_status               */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_int_status     */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_int_status */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_OFFSET 0x40u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_BYTE_OFFSET 0x40u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_WRITE_MASK 0x0000000000000000ull
/* Register member: etsoc_ddr_controller_esr.ddrc_int_critical_en          */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_int_critical_en */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_int_critical_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_OFFSET 0x48u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_BYTE_OFFSET 0x48u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_WRITE_MASK 0x000000000000fff7ull
/* Register member: etsoc_ddr_controller_esr.ddrc_int_normal_en            */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_int_normal_en  */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_int_normal_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_OFFSET 0x50u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_BYTE_OFFSET 0x50u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_RESET_MASK 0xffffffffffff0000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_WRITE_MASK 0x000000000000ffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_err_int_log              */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_err_int_log    */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_err_int_log */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_OFFSET 0x58u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_BYTE_OFFSET 0x58u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_RESET_MASK 0xffffffffffff0808ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_WRITE_MASK 0x000000000000f7f7ull
/* Register member: etsoc_ddr_controller_esr.ddrc_debug_sigs_mask0         */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask0 */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask0 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_OFFSET 0x60u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_BYTE_OFFSET 0x60u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_debug_sigs_mask1         */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask1 */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask1 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_OFFSET 0x68u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_BYTE_OFFSET 0x68u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_scratch                  */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_scratch        */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_scratch    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_OFFSET 0x70u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_BYTE_OFFSET 0x70u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_trace_ctl                */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_trace_ctl      */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_trace_ctl  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_OFFSET 0x78u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_BYTE_OFFSET 0x78u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_RESET_MASK 0xffffffff000000feull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_WRITE_MASK 0x00000000ffffff01ull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_ctl_status       */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_OFFSET 0x80u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_BYTE_OFFSET 0x80u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_RESET_MASK 0xffffffc080000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_WRITE_MASK 0x0000003f7fffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_cyc_cntr         */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_cyc_cntr */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_cyc_cntr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_OFFSET 0x88u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_BYTE_OFFSET 0x88u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_RESET_MASK 0xffffff0000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_p0_cntr          */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p0_cntr */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p0_cntr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_OFFSET 0x90u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_BYTE_OFFSET 0x90u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_RESET_MASK 0xffffff0000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_p1_cntr          */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p1_cntr */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p1_cntr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_OFFSET 0x98u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_BYTE_OFFSET 0x98u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_RESET_MASK 0xffffff0000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_WRITE_MASK 0x000000ffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual          */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_OFFSET 0xa0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_BYTE_OFFSET 0xa0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual          */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_OFFSET 0xa8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_BYTE_OFFSET 0xa8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_WRITE_MASK 0xffffffffffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_p0_qual2         */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual2 */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual2 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_OFFSET 0xb0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_BYTE_OFFSET 0xb0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_RESET_MASK 0xffffffff00000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_WRITE_MASK 0x00000000ffffffffull
/* Register member: etsoc_ddr_controller_esr.ddrc_perfmon_p1_qual2         */
/* Register type referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual2 */
/* Register template referenced: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual2 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_OFFSET 0xb8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_BYTE_OFFSET 0xb8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_RESET_VALUE 0x0000000000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_RESET_MASK 0xffffffff00000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_READ_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_WRITE_MASK 0x00000000ffffffffull

/* Register type: etsoc_ddr_controller_esr::ddrc_reset_ctl                 */
/* Register template: etsoc_ddr_controller_esr::ddrc_reset_ctl             */
/* Field member: etsoc_ddr_controller_esr::ddrc_reset_ctl.esr_ddrc_pll_clk_sel */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PLL_CLK_SEL_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_reset_ctl.esr_ddrc_power_ok */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_POWER_OK_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_reset_ctl.esr_ddrc_pub_reset */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_PUB_RESET_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_reset_ctl.esr_ddrc_apb_reset */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_APB_RESET_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_reset_ctl.esr_ddrc_subsystem_reset */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_RESET_CTL_ESR_DDRC_SUBSYSTEM_RESET_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_clock_ctl                 */
/* Register template: etsoc_ddr_controller_esr::ddrc_clock_ctl             */
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_csysreq_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MSB 17u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_LSB 17u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_FIELD_MASK 0x0000000000020000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_csysack_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MSB 16u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_LSB 16u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_FIELD_MASK 0x0000000000010000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000010000ull) >> 16)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_SET(x) \
   ((((uint64_t)x) << 16) & 0x0000000000010000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 16) & 0x0000000000010000ull) | ((r) & 0xfffffffffffeffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_cactive_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_LSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_FIELD_MASK 0x0000000000008000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_csysreq_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_LSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_FIELD_MASK 0x0000000000004000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_csysack_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_LSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_FIELD_MASK 0x0000000000002000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_cactive_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_LSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_FIELD_MASK 0x0000000000001000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_csysreq_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_LSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_FIELD_MASK 0x0000000000000800ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_csysack_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_LSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_FIELD_MASK 0x0000000000000400ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_cactive_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_LSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_FIELD_MASK 0x0000000000000200ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_csysreq_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_csysack_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_LSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_FIELD_MASK 0x0000000000000080ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_cactive_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_LSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_FIELD_MASK 0x0000000000000040ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_csysreq_ddrc */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_LSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_FIELD_MASK 0x0000000000000020ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSREQ_DDRC_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_csysack_ddrc */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_LSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_FIELD_MASK 0x0000000000000010ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CSYSACK_DDRC_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u1_cactive_ddrc */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U1_CACTIVE_DDRC_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_csysreq_ddrc */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSREQ_DDRC_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_csysack_ddrc */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CSYSACK_DDRC_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_clock_ctl.esr_ddrc_u0_cactive_ddrc */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_CLOCK_CTL_ESR_DDRC_U0_CACTIVE_DDRC_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_main_ctl                  */
/* Register template: etsoc_ddr_controller_esr::ddrc_main_ctl              */
/* Field member: etsoc_ddr_controller_esr::ddrc_main_ctl.esr_ddrc_read_auto_precharge_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_main_ctl.esr_ddrc_read_auto_precharge_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_READ_AUTO_PRECHARGE_LO_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_main_ctl.esr_ddrc_write_auto_precharge_hi */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_HI_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_main_ctl.esr_ddrc_write_auto_precharge_lo */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MAIN_CTL_ESR_DDRC_WRITE_AUTO_PRECHARGE_LO_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_scrub1                    */
/* Register template: etsoc_ddr_controller_esr::ddrc_scrub1                */
/* Field member: etsoc_ddr_controller_esr::ddrc_scrub1.esr_ddrc_scrub_addr_start_mask */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MSB 35u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WIDTH 36u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_FIELD_MASK 0x0000000fffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_GET(x) \
   ((x) & 0x0000000fffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_SET(x) \
   ((x) & 0x0000000fffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB1_ESR_DDRC_SCRUB_ADDR_START_MASK_MODIFY(r, x) \
   (((x) & 0x0000000fffffffffull) | ((r) & 0xfffffff000000000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_scrub2                    */
/* Register template: etsoc_ddr_controller_esr::ddrc_scrub2                */
/* Field member: etsoc_ddr_controller_esr::ddrc_scrub2.esr_ddrc_scrub_addr_range_mask */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MSB 35u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WIDTH 36u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_FIELD_MASK 0x0000000fffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_GET(x) \
   ((x) & 0x0000000fffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_SET(x) \
   ((x) & 0x0000000fffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRUB2_ESR_DDRC_SCRUB_ADDR_RANGE_MASK_MODIFY(r, x) \
   (((x) & 0x0000000fffffffffull) | ((r) & 0xfffffff000000000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_u0_mrr_data               */
/* Register template: etsoc_ddr_controller_esr::ddrc_u0_mrr_data           */
/* Field member: etsoc_ddr_controller_esr::ddrc_u0_mrr_data.esr_ddrc_u0_mrr_data */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WIDTH 16u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_FIELD_MASK 0x000000000000ffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U0_MRR_DATA_ESR_DDRC_U0_MRR_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_u1_mrr_data               */
/* Register template: etsoc_ddr_controller_esr::ddrc_u1_mrr_data           */
/* Field member: etsoc_ddr_controller_esr::ddrc_u1_mrr_data.esr_ddrc_u1_mrr_data */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WIDTH 16u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_FIELD_MASK 0x000000000000ffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_GET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_SET(x) \
   ((x) & 0x000000000000ffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_U1_MRR_DATA_ESR_DDRC_U1_MRR_DATA_MODIFY(r, x) \
   (((x) & 0x000000000000ffffull) | ((r) & 0xffffffffffff0000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_mrr_status                */
/* Register template: etsoc_ddr_controller_esr::ddrc_mrr_status            */
/* Field member: etsoc_ddr_controller_esr::ddrc_mrr_status.esr_ddrc_u1_mrr_data_valid */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U1_MRR_DATA_VALID_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_mrr_status.esr_ddrc_u0_mrr_data_valid */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_MRR_STATUS_ESR_DDRC_U0_MRR_DATA_VALID_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_int_status                */
/* Register template: etsoc_ddr_controller_esr::ddrc_int_status            */
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.cyc_count_overflow_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_LSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_FIELD_MASK 0x0000000000008000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_CYC_COUNT_OVERFLOW_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.perf_count1_overflow_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_MSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_LSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_FIELD_MASK 0x0000000000004000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT1_OVERFLOW_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.perf_count0_overflow_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_MSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_LSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_FIELD_MASK 0x0000000000002000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_PERF_COUNT0_OVERFLOW_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc1_derate_temp_limit_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_MSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_LSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x0000000000001000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc0_derate_temp_limit_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_MSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_LSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_FIELD_MASK 0x0000000000000800ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DERATE_TEMP_LIMIT_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc1_sbr_done_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_MSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_LSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_FIELD_MASK 0x0000000000000400ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_SBR_DONE_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc0_sbr_done_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_MSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_LSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_FIELD_MASK 0x0000000000000200ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_SBR_DONE_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc1_ecc_corrected_err_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_CORRECTED_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc0_ecc_corrected_err_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_MSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_LSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000080ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_CORRECTED_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.ddrphy_intr     */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_MSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_LSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_FIELD_MASK 0x0000000000000040ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DDRPHY_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.dfi1_err_intr   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_MSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_LSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_FIELD_MASK 0x0000000000000020ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI1_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.dfi0_err_intr   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_MSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_LSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_FIELD_MASK 0x0000000000000010ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_DFI0_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc1_dfi_alert_err_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_DFI_ALERT_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc0_dfi_alert_err_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_DFI_ALERT_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc1_ecc_uncorrected_err_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC1_ECC_UNCORRECTED_ERR_INTR_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_status.mc0_ecc_uncorrected_err_intr */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_STATUS_MC0_ECC_UNCORRECTED_ERR_INTR_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_int_critical_en           */
/* Register template: etsoc_ddr_controller_esr::ddrc_int_critical_en       */
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.cyc_count_overflow_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_LSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_FIELD_MASK 0x0000000000008000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_CYC_COUNT_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.perf_count1_overflow_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_MSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_LSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_FIELD_MASK 0x0000000000004000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT1_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.perf_count0_overflow_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_MSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_LSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_FIELD_MASK 0x0000000000002000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_PERF_COUNT0_OVERFLOW_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc1_derate_temp_limit_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_LSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK 0x0000000000001000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DERATE_TEMP_LIMIT_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc0_derate_temp_limit_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_LSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_FIELD_MASK 0x0000000000000800ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DERATE_TEMP_LIMIT_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc1_sbr_done_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_MSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_LSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_FIELD_MASK 0x0000000000000400ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_SBR_DONE_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc0_sbr_done_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_MSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_LSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_FIELD_MASK 0x0000000000000200ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_SBR_DONE_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc1_ecc_corrected_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_CORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc0_ecc_corrected_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_MSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_LSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000080ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_CORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.ddrphy_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_MSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_LSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_FIELD_MASK 0x0000000000000040ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DDRPHY_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.dfi1_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_MSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_LSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_FIELD_MASK 0x0000000000000020ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI1_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.dfi0_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_MSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_LSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_FIELD_MASK 0x0000000000000010ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_DFI0_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc1_dfi_alert_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_WRITE_ACCESS 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_DFI_ALERT_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc0_dfi_alert_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_DFI_ALERT_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc1_ecc_uncorrected_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC1_ECC_UNCORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_critical_en.mc0_ecc_uncorrected_err_crit_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_CRITICAL_EN_MC0_ECC_UNCORRECTED_ERR_CRIT_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_int_normal_en             */
/* Register template: etsoc_ddr_controller_esr::ddrc_int_normal_en         */
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.cyc_count_overflow_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_LSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_FIELD_MASK 0x0000000000008000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000008000ull) >> 15)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_SET(x) \
   ((((uint64_t)x) << 15) & 0x0000000000008000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_CYC_COUNT_OVERFLOW_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 15) & 0x0000000000008000ull) | ((r) & 0xffffffffffff7fffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.perf_count1_overflow_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_MSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_LSB 14u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_FIELD_MASK 0x0000000000004000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000004000ull) >> 14)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_SET(x) \
   ((((uint64_t)x) << 14) & 0x0000000000004000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT1_OVERFLOW_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 14) & 0x0000000000004000ull) | ((r) & 0xffffffffffffbfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.perf_count0_overflow_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_MSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_LSB 13u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_FIELD_MASK 0x0000000000002000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000002000ull) >> 13)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_SET(x) \
   ((((uint64_t)x) << 13) & 0x0000000000002000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_PERF_COUNT0_OVERFLOW_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 13) & 0x0000000000002000ull) | ((r) & 0xffffffffffffdfffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc1_derate_temp_limit_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_MSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_LSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK 0x0000000000001000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000001000ull) >> 12)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_SET(x) \
   ((((uint64_t)x) << 12) & 0x0000000000001000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DERATE_TEMP_LIMIT_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x0000000000001000ull) | ((r) & 0xffffffffffffefffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc0_derate_temp_limit_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_MSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_LSB 11u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_FIELD_MASK 0x0000000000000800ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000800ull) >> 11)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_SET(x) \
   ((((uint64_t)x) << 11) & 0x0000000000000800ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DERATE_TEMP_LIMIT_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 11) & 0x0000000000000800ull) | ((r) & 0xfffffffffffff7ffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc1_sbr_done_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_MSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_LSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_FIELD_MASK 0x0000000000000400ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_SBR_DONE_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc0_sbr_done_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_MSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_LSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_FIELD_MASK 0x0000000000000200ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_SBR_DONE_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc1_ecc_corrected_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_CORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc0_ecc_corrected_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_MSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_LSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000080ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_CORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.ddrphy_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_MSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_LSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_FIELD_MASK 0x0000000000000040ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DDRPHY_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.dfi1_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_MSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_LSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_FIELD_MASK 0x0000000000000020ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI1_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.dfi0_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_MSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_LSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_FIELD_MASK 0x0000000000000010ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_DFI0_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc1_dfi_alert_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_DFI_ALERT_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc0_dfi_alert_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_DFI_ALERT_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc1_ecc_uncorrected_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC1_ECC_UNCORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_int_normal_en.mc0_ecc_uncorrected_err_norm_en */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_INT_NORMAL_EN_MC0_ECC_UNCORRECTED_ERR_NORM_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_err_int_log               */
/* Register template: etsoc_ddr_controller_esr::ddrc_err_int_log           */
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi1_err_info  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_MSB 15u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_LSB 12u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_WIDTH 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_FIELD_MASK 0x000000000000f000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_GET(x) \
   ((((uint64_t)x) & 0x000000000000f000ull) >> 12)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_SET(x) \
   ((((uint64_t)x) << 12) & 0x000000000000f000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_INFO_MODIFY(r, x) \
   (((((uint64_t)x) << 12) & 0x000000000000f000ull) | ((r) & 0xffffffffffff0fffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi1_err_set   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_MSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_LSB 10u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_FIELD_MASK 0x0000000000000400ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000400ull) >> 10)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_SET(x) \
   ((((uint64_t)x) << 10) & 0x0000000000000400ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET_MODIFY(r, x) \
   (((((uint64_t)x) << 10) & 0x0000000000000400ull) | ((r) & 0xfffffffffffffbffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi1_err_clr   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_MSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_LSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_FIELD_MASK 0x0000000000000200ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000200ull) >> 9)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_SET(x) \
   ((((uint64_t)x) << 9) & 0x0000000000000200ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_CLR_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x0000000000000200ull) | ((r) & 0xfffffffffffffdffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi1_err       */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI1_ERR_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi0_err_info  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_MSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_LSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_WIDTH 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_FIELD_MASK 0x00000000000000f0ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_GET(x) \
   ((((uint64_t)x) & 0x00000000000000f0ull) >> 4)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_SET(x) \
   ((((uint64_t)x) << 4) & 0x00000000000000f0ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_INFO_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x00000000000000f0ull) | ((r) & 0xffffffffffffff0full))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi0_err_set   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi0_err_clr   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_CLR_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_err_int_log.dfi0_err       */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_ERR_INT_LOG_DFI0_ERR_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask0          */
/* Register template: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask0      */
/* Field member: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask0.ddrc_debug_sigs_mask0 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_MSB 63u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_WIDTH 64u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK0_DDRC_DEBUG_SIGS_MASK0_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask1          */
/* Register template: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask1      */
/* Field member: etsoc_ddr_controller_esr::ddrc_debug_sigs_mask1.ddrc_debug_sigs_mask1 */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_MSB 63u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_WIDTH 64u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_DEBUG_SIGS_MASK1_DDRC_DEBUG_SIGS_MASK1_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_ddr_controller_esr::ddrc_scratch                   */
/* Register template: etsoc_ddr_controller_esr::ddrc_scratch               */
/* Field member: etsoc_ddr_controller_esr::ddrc_scratch.ddrc_scratch       */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_MSB 63u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_WIDTH 64u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_SCRATCH_DDRC_SCRATCH_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_ddr_controller_esr::ddrc_trace_ctl                 */
/* Register template: etsoc_ddr_controller_esr::ddrc_trace_ctl             */
/* Field member: etsoc_ddr_controller_esr::ddrc_trace_ctl.perf_op_sigs_mask */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_MSB 31u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_WIDTH 24u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_FIELD_MASK 0x00000000ffffff00ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_GET(x) \
   ((((uint64_t)x) & 0x00000000ffffff00ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_SET(x) \
   ((((uint64_t)x) << 8) & 0x00000000ffffff00ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_PERF_OP_SIGS_MASK_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x00000000ffffff00ull) | ((r) & 0xffffffff000000ffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_trace_ctl.trace_en         */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_TRACE_CTL_TRACE_EN_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status        */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status    */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_so   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_MSB 37u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_LSB 37u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_FIELD_MASK 0x0000002000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_GET(x) \
   ((((uint64_t)x) & 0x0000002000000000ull) >> 37)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_SET(x) \
   ((((uint64_t)x) << 37) & 0x0000002000000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SO_MODIFY(r, x) \
   (((((uint64_t)x) << 37) & 0x0000002000000000ull) | ((r) & 0xffffffdfffffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_sa   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_MSB 36u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_LSB 36u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_FIELD_MASK 0x0000001000000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_GET(x) \
   ((((uint64_t)x) & 0x0000001000000000ull) >> 36)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_SET(x) \
   ((((uint64_t)x) << 36) & 0x0000001000000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_SA_MODIFY(r, x) \
   (((((uint64_t)x) << 36) & 0x0000001000000000ull) | ((r) & 0xffffffefffffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_so   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_MSB 35u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_LSB 35u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_FIELD_MASK 0x0000000800000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_GET(x) \
   ((((uint64_t)x) & 0x0000000800000000ull) >> 35)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_SET(x) \
   ((((uint64_t)x) << 35) & 0x0000000800000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SO_MODIFY(r, x) \
   (((((uint64_t)x) << 35) & 0x0000000800000000ull) | ((r) & 0xfffffff7ffffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_sa   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_MSB 34u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_LSB 34u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_FIELD_MASK 0x0000000400000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_GET(x) \
   ((((uint64_t)x) & 0x0000000400000000ull) >> 34)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_SET(x) \
   ((((uint64_t)x) << 34) & 0x0000000400000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_SA_MODIFY(r, x) \
   (((((uint64_t)x) << 34) & 0x0000000400000000ull) | ((r) & 0xfffffffbffffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.cyc_so  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_MSB 33u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_LSB 33u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_FIELD_MASK 0x0000000200000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_GET(x) \
   ((((uint64_t)x) & 0x0000000200000000ull) >> 33)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_SET(x) \
   ((((uint64_t)x) << 33) & 0x0000000200000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SO_MODIFY(r, x) \
   (((((uint64_t)x) << 33) & 0x0000000200000000ull) | ((r) & 0xfffffffdffffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.cyc_sa  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_MSB 32u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_LSB 32u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_FIELD_MASK 0x0000000100000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_GET(x) \
   ((((uint64_t)x) & 0x0000000100000000ull) >> 32)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_SET(x) \
   ((((uint64_t)x) << 32) & 0x0000000100000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_SA_MODIFY(r, x) \
   (((((uint64_t)x) << 32) & 0x0000000100000000ull) | ((r) & 0xfffffffeffffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.ao      */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_MSB 30u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_LSB 30u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_FIELD_MASK 0x0000000040000000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_GET(x) \
   ((((uint64_t)x) & 0x0000000040000000ull) >> 30)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_SET(x) \
   ((((uint64_t)x) << 30) & 0x0000000040000000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_AO_MODIFY(r, x) \
   (((((uint64_t)x) << 30) & 0x0000000040000000ull) | ((r) & 0xffffffffbfffffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_mode */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_MSB 29u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_LSB 22u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_WIDTH 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_FIELD_MASK 0x000000003fc00000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_GET(x) \
   ((((uint64_t)x) & 0x000000003fc00000ull) >> 22)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_SET(x) \
   ((((uint64_t)x) << 22) & 0x000000003fc00000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 22) & 0x000000003fc00000ull) | ((r) & 0xffffffffc03fffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_e    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_MSB 21u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_LSB 21u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_FIELD_MASK 0x0000000000200000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_GET(x) \
   ((((uint64_t)x) & 0x0000000000200000ull) >> 21)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_SET(x) \
   ((((uint64_t)x) << 21) & 0x0000000000200000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_E_MODIFY(r, x) \
   (((((uint64_t)x) << 21) & 0x0000000000200000ull) | ((r) & 0xffffffffffdfffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_i    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_MSB 20u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_LSB 20u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_FIELD_MASK 0x0000000000100000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_GET(x) \
   ((((uint64_t)x) & 0x0000000000100000ull) >> 20)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_SET(x) \
   ((((uint64_t)x) << 20) & 0x0000000000100000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_I_MODIFY(r, x) \
   (((((uint64_t)x) << 20) & 0x0000000000100000ull) | ((r) & 0xffffffffffefffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_ocycl */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_MSB 19u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_LSB 19u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_FIELD_MASK 0x0000000000080000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_GET(x) \
   ((((uint64_t)x) & 0x0000000000080000ull) >> 19)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_SET(x) \
   ((((uint64_t)x) << 19) & 0x0000000000080000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_OCYCL_MODIFY(r, x) \
   (((((uint64_t)x) << 19) & 0x0000000000080000ull) | ((r) & 0xfffffffffff7ffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_r    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_MSB 18u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_LSB 18u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_FIELD_MASK 0x0000000000040000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_GET(x) \
   ((((uint64_t)x) & 0x0000000000040000ull) >> 18)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_SET(x) \
   ((((uint64_t)x) << 18) & 0x0000000000040000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_R_MODIFY(r, x) \
   (((((uint64_t)x) << 18) & 0x0000000000040000ull) | ((r) & 0xfffffffffffbffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p1_s    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_MSB 17u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_LSB 17u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_FIELD_MASK 0x0000000000020000ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000020000ull) >> 17)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_SET(x) \
   ((((uint64_t)x) << 17) & 0x0000000000020000ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P1_S_MODIFY(r, x) \
   (((((uint64_t)x) << 17) & 0x0000000000020000ull) | ((r) & 0xfffffffffffdffffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_mode */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_MSB 16u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_LSB 9u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_WIDTH 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_FIELD_MASK 0x000000000001fe00ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_GET(x) \
   ((((uint64_t)x) & 0x000000000001fe00ull) >> 9)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_SET(x) \
   ((((uint64_t)x) << 9) & 0x000000000001fe00ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_MODE_MODIFY(r, x) \
   (((((uint64_t)x) << 9) & 0x000000000001fe00ull) | ((r) & 0xfffffffffffe01ffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_e    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_MSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_LSB 8u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_FIELD_MASK 0x0000000000000100ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_GET(x) \
   ((((uint64_t)x) & 0x0000000000000100ull) >> 8)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_SET(x) \
   ((((uint64_t)x) << 8) & 0x0000000000000100ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_E_MODIFY(r, x) \
   (((((uint64_t)x) << 8) & 0x0000000000000100ull) | ((r) & 0xfffffffffffffeffull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_i    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_MSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_LSB 7u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_FIELD_MASK 0x0000000000000080ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_GET(x) \
   ((((uint64_t)x) & 0x0000000000000080ull) >> 7)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_SET(x) \
   ((((uint64_t)x) << 7) & 0x0000000000000080ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_I_MODIFY(r, x) \
   (((((uint64_t)x) << 7) & 0x0000000000000080ull) | ((r) & 0xffffffffffffff7full))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_ocycl */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_MSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_LSB 6u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_FIELD_MASK 0x0000000000000040ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_GET(x) \
   ((((uint64_t)x) & 0x0000000000000040ull) >> 6)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_SET(x) \
   ((((uint64_t)x) << 6) & 0x0000000000000040ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_OCYCL_MODIFY(r, x) \
   (((((uint64_t)x) << 6) & 0x0000000000000040ull) | ((r) & 0xffffffffffffffbfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_r    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_MSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_LSB 5u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_FIELD_MASK 0x0000000000000020ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_GET(x) \
   ((((uint64_t)x) & 0x0000000000000020ull) >> 5)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_SET(x) \
   ((((uint64_t)x) << 5) & 0x0000000000000020ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_R_MODIFY(r, x) \
   (((((uint64_t)x) << 5) & 0x0000000000000020ull) | ((r) & 0xffffffffffffffdfull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.p0_s    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_MSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_LSB 4u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_FIELD_MASK 0x0000000000000010ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_GET(x) \
   ((((uint64_t)x) & 0x0000000000000010ull) >> 4)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_SET(x) \
   ((((uint64_t)x) << 4) & 0x0000000000000010ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_P0_S_MODIFY(r, x) \
   (((((uint64_t)x) << 4) & 0x0000000000000010ull) | ((r) & 0xffffffffffffffefull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.cyc_i   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_MSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_LSB 3u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_FIELD_MASK 0x0000000000000008ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_GET(x) \
   ((((uint64_t)x) & 0x0000000000000008ull) >> 3)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_SET(x) \
   ((((uint64_t)x) << 3) & 0x0000000000000008ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_I_MODIFY(r, x) \
   (((((uint64_t)x) << 3) & 0x0000000000000008ull) | ((r) & 0xfffffffffffffff7ull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.cyc_ocycl */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_MSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_LSB 2u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_FIELD_MASK 0x0000000000000004ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_GET(x) \
   ((((uint64_t)x) & 0x0000000000000004ull) >> 2)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_SET(x) \
   ((((uint64_t)x) << 2) & 0x0000000000000004ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_OCYCL_MODIFY(r, x) \
   (((((uint64_t)x) << 2) & 0x0000000000000004ull) | ((r) & 0xfffffffffffffffbull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.cyc_r   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_MSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_LSB 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_FIELD_MASK 0x0000000000000002ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_GET(x) \
   ((((uint64_t)x) & 0x0000000000000002ull) >> 1)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_SET(x) \
   ((((uint64_t)x) << 1) & 0x0000000000000002ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_R_MODIFY(r, x) \
   (((((uint64_t)x) << 1) & 0x0000000000000002ull) | ((r) & 0xfffffffffffffffdull))
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_ctl_status.cyc_s   */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_MSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_WIDTH 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_FIELD_MASK 0x0000000000000001ull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_GET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_SET(x) \
   ((x) & 0x0000000000000001ull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CTL_STATUS_CYC_S_MODIFY(r, x) \
   (((x) & 0x0000000000000001ull) | ((r) & 0xfffffffffffffffeull))

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_cyc_cntr          */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_cyc_cntr      */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_cyc_cntr.cyc_cntr  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_MSB 39u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_WIDTH 40u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_FIELD_MASK 0x000000ffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_CYC_CNTR_CYC_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_p0_cntr           */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_p0_cntr       */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_p0_cntr.p0_cntr    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_MSB 39u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_WIDTH 40u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_FIELD_MASK 0x000000ffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_CNTR_P0_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_p1_cntr           */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_p1_cntr       */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_p1_cntr.p1_cntr    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_MSB 39u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_WIDTH 40u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_FIELD_MASK 0x000000ffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_GET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_SET(x) \
   ((x) & 0x000000ffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_CNTR_P1_CNTR_MODIFY(r, x) \
   (((x) & 0x000000ffffffffffull) | ((r) & 0xffffff0000000000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual           */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual       */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual.p0_qual    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_MSB 63u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_WIDTH 64u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL_P0_QUAL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual           */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual       */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual.p1_qual    */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_MSB 63u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_WIDTH 64u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_FIELD_MASK 0xffffffffffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_GET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_SET(x) \
   ((x) & 0xffffffffffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL_P1_QUAL_MODIFY(r, x) \
   ((x) & 0xffffffffffffffffull)

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual2          */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual2      */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_p0_qual2.p0_qual2  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_MSB 31u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_WIDTH 32u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P0_QUAL2_P0_QUAL2_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* Register type: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual2          */
/* Register template: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual2      */
/* Field member: etsoc_ddr_controller_esr::ddrc_perfmon_p1_qual2.p1_qual2  */
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_MSB 31u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_LSB 0u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_WIDTH 32u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_READ_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_WRITE_ACCESS 1u
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_FIELD_MASK 0x00000000ffffffffull
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_GET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_SET(x) \
   ((x) & 0x00000000ffffffffull)
#define ETSOC_DDR_CONTROLLER_ESR_DDRC_PERFMON_P1_QUAL2_P1_QUAL2_MODIFY(r, x) \
   (((x) & 0x00000000ffffffffull) | ((r) & 0xffffffff00000000ull))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Addressmap: etsoc_ddr_controller_esr                        */
typedef struct {
   volatile uint64_t ddrc_reset_ctl; /**< Offset 0x0 (R/W) */
   volatile uint64_t ddrc_clock_ctl; /**< Offset 0x8 (R/W) */
   volatile uint64_t ddrc_main_ctl; /**< Offset 0x10 (R/W) */
   volatile uint64_t ddrc_scrub1; /**< Offset 0x18 (R/W) */
   volatile uint64_t ddrc_scrub2; /**< Offset 0x20 (R/W) */
   volatile uint64_t ddrc_u0_mrr_data; /**< Offset 0x28 (R) */
   volatile uint64_t ddrc_u1_mrr_data; /**< Offset 0x30 (R) */
   volatile uint64_t ddrc_mrr_status; /**< Offset 0x38 (R/W) */
   volatile uint64_t ddrc_int_status; /**< Offset 0x40 (R) */
   volatile uint64_t ddrc_int_critical_en; /**< Offset 0x48 (R/W) */
   volatile uint64_t ddrc_int_normal_en; /**< Offset 0x50 (R/W) */
   volatile uint64_t ddrc_err_int_log; /**< Offset 0x58 (R/W) */
   volatile uint64_t ddrc_debug_sigs_mask0; /**< Offset 0x60 (R/W) */
   volatile uint64_t ddrc_debug_sigs_mask1; /**< Offset 0x68 (R/W) */
   volatile uint64_t ddrc_scratch; /**< Offset 0x70 (R/W) */
   volatile uint64_t ddrc_trace_ctl; /**< Offset 0x78 (R/W) */
   volatile uint64_t ddrc_perfmon_ctl_status; /**< Offset 0x80 (R/W) */
   volatile uint64_t ddrc_perfmon_cyc_cntr; /**< Offset 0x88 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_cntr; /**< Offset 0x90 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_cntr; /**< Offset 0x98 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_qual; /**< Offset 0xa0 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_qual; /**< Offset 0xa8 (R/W) */
   volatile uint64_t ddrc_perfmon_p0_qual2; /**< Offset 0xb0 (R/W) */
   volatile uint64_t ddrc_perfmon_p1_qual2; /**< Offset 0xb8 (R/W) */
   uint8_t _pad0[0x40];
} Etsoc_ddr_controller_esr, *PTR_Etsoc_ddr_controller_esr;

#endif
