#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x558c14db8a90 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
v0x558c14df37a0_0 .net "ALUResult", 31 0, v0x558c14dee9b0_0;  1 drivers
v0x558c14df3880_0 .var "Clock", 0 0;
v0x558c14df39d0_0 .net "Instruction", 31 0, L_0x558c14e03e40;  1 drivers
v0x558c14df3a70_0 .net "PC", 31 0, v0x558c14dedac0_0;  1 drivers
v0x558c14df3ba0_0 .var "Reset", 0 0;
S_0x558c14dba5f0 .scope module, "Call" "datapath" 2 7, 3 12 0, S_0x558c14db8a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "Reset"
    .port_info 2 /OUTPUT 32 "Prx_PC"
    .port_info 3 /OUTPUT 32 "ALUResult"
    .port_info 4 /OUTPUT 32 "Instruction"
v0x558c14df1fd0_0 .net "ALUCtrl", 3 0, v0x558c14ded2d0_0;  1 drivers
v0x558c14df2100_0 .net "ALUOp", 1 0, v0x558c14def5f0_0;  1 drivers
v0x558c14df2210_0 .net "ALUResult", 31 0, v0x558c14dee9b0_0;  alias, 1 drivers
v0x558c14df22b0_0 .net "ALUSrc", 0 0, v0x558c14def690_0;  1 drivers
v0x558c14df23a0_0 .net "ANDBranch", 0 0, v0x558c14deb8d0_0;  1 drivers
v0x558c14df24e0_0 .net "Branch", 0 0, v0x558c14def1d0_0;  1 drivers
v0x558c14df25d0_0 .net "Data1", 31 0, v0x558c14df05a0_0;  1 drivers
v0x558c14df26e0_0 .net "Data2", 31 0, v0x558c14df06b0_0;  1 drivers
v0x558c14df27a0_0 .net "DataAux", 31 0, v0x558c14df1790_0;  1 drivers
v0x558c14df28f0_0 .net "Instruction", 31 0, L_0x558c14e03e40;  alias, 1 drivers
v0x558c14df29b0_0 .net "MemRead", 0 0, v0x558c14def290_0;  1 drivers
v0x558c14df2aa0_0 .net "MemWrite", 0 0, v0x558c14def360_0;  1 drivers
v0x558c14df2b90_0 .net "MemtoReg", 0 0, v0x558c14def460_0;  1 drivers
RS_0x7f2a5f9927f8 .resolv tri, v0x558c14ded9c0_0, v0x558c14defd60_0;
v0x558c14df2c80_0 .net8 "PC", 31 0, RS_0x7f2a5f9927f8;  2 drivers
v0x558c14df2d20_0 .net "Prx_PC", 31 0, v0x558c14dedac0_0;  alias, 1 drivers
v0x558c14df2de0_0 .net "ReadData", 31 0, v0x558c14dec160_0;  1 drivers
v0x558c14df2ef0_0 .net "RegDst", 0 0, v0x558c14def500_0;  1 drivers
v0x558c14df2fe0_0 .net "RegWriteControl", 0 0, v0x558c14def7f0_0;  1 drivers
v0x558c14df3080_0 .net "Reset", 0 0, v0x558c14df3ba0_0;  1 drivers
v0x558c14df3120_0 .net "ShiftValue", 31 0, v0x558c14dbe440_0;  1 drivers
v0x558c14df3210_0 .net "Soma", 31 0, v0x558c14dee1e0_0;  1 drivers
v0x558c14df32d0_0 .net "ValSignExtend", 31 0, v0x558c14dec670_0;  1 drivers
v0x558c14df3370_0 .net "WriteData", 31 0, v0x558c14df1db0_0;  1 drivers
v0x558c14df3480_0 .net "WriteReg", 0 0, v0x558c14df1110_0;  1 drivers
v0x558c14df3570_0 .net "Zero", 0 0, L_0x558c14e046d0;  1 drivers
v0x558c14df3660_0 .net "clock", 0 0, v0x558c14df3880_0;  1 drivers
L_0x558c14e03f00 .part L_0x558c14e03e40, 0, 7;
L_0x558c14e04030 .part L_0x558c14e03e40, 0, 16;
L_0x558c14e040d0 .part L_0x558c14e03e40, 25, 7;
L_0x558c14e04170 .part L_0x558c14e03e40, 12, 3;
L_0x558c14e04210 .part L_0x558c14e03e40, 15, 5;
L_0x558c14e043c0 .part L_0x558c14e03e40, 20, 5;
L_0x558c14e044a0 .part L_0x558c14e03e40, 15, 5;
L_0x558c14e04540 .part L_0x558c14e03e40, 20, 5;
L_0x558c14e04630 .part L_0x558c14e03e40, 7, 5;
S_0x558c14d81fc0 .scope module, "CatchBranch" "ShiftLeft2" 3 97, 4 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ValSignExtend"
    .port_info 1 /OUTPUT 32 "Result"
v0x558c14dbe440_0 .var "Result", 31 0;
v0x558c14deb390_0 .net "ValSignExtend", 31 0, v0x558c14dec670_0;  alias, 1 drivers
E_0x558c14d5f320 .event edge, v0x558c14deb390_0;
S_0x558c14deb4d0 .scope module, "CatchBranch1" "AND" 3 101, 5 25 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /OUTPUT 1 "Exit"
v0x558c14deb730_0 .net "A", 0 0, v0x558c14def1d0_0;  alias, 1 drivers
v0x558c14deb810_0 .net "B", 0 0, L_0x558c14e046d0;  alias, 1 drivers
v0x558c14deb8d0_0 .var "Exit", 0 0;
E_0x558c14d80630 .event edge, v0x558c14deb730_0, v0x558c14deb810_0;
S_0x558c14deb9f0 .scope module, "CatchDat" "data_memory" 3 113, 6 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "mem_write"
    .port_info 1 /INPUT 1 "mem_read"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /OUTPUT 32 "result"
    .port_info 5 /INPUT 1 "reset"
    .port_info 6 /INPUT 1 "clock"
v0x558c14debc90_0 .net "address", 31 0, v0x558c14dee9b0_0;  alias, 1 drivers
v0x558c14debd70_0 .net "clock", 0 0, v0x558c14df3880_0;  alias, 1 drivers
v0x558c14debe30 .array "dataMemory", 0 31, 31 0;
v0x558c14debed0_0 .net "mem_read", 0 0, v0x558c14def290_0;  alias, 1 drivers
v0x558c14debf90_0 .net "mem_write", 0 0, v0x558c14def360_0;  alias, 1 drivers
v0x558c14dec0a0_0 .net "reset", 0 0, v0x558c14df3ba0_0;  alias, 1 drivers
v0x558c14dec160_0 .var "result", 31 0;
v0x558c14dec240_0 .net "write_data", 31 0, v0x558c14df06b0_0;  alias, 1 drivers
E_0x558c14d80850 .event posedge, v0x558c14debd70_0;
S_0x558c14dec400 .scope module, "CatchImdEnd" "extensao_sinal" 3 52, 7 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in"
    .port_info 1 /OUTPUT 32 "extensor"
v0x558c14dec670_0 .var "extensor", 31 0;
v0x558c14dec750_0 .net "in", 15 0, L_0x558c14e04030;  1 drivers
E_0x558c14dec5f0 .event edge, v0x558c14dec750_0;
S_0x558c14dec870 .scope module, "CatchIns" "InstructionMemory" 3 35, 8 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco"
    .port_info 1 /OUTPUT 32 "instrucaoOut"
L_0x558c14e03e40 .functor BUFZ 32, L_0x558c14df3cd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x558c14decad0 .array "RAM", 3 0, 31 0;
v0x558c14decbb0_0 .net *"_s0", 31 0, L_0x558c14df3cd0;  1 drivers
L_0x7f2a5f949018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x558c14decc90_0 .net/2u *"_s2", 31 0, L_0x7f2a5f949018;  1 drivers
v0x558c14decd50_0 .net *"_s4", 31 0, L_0x558c14e03da0;  1 drivers
v0x558c14dece30_0 .net "endereco", 31 0, v0x558c14dedac0_0;  alias, 1 drivers
v0x558c14decf60_0 .net "instrucaoOut", 31 0, L_0x558c14e03e40;  alias, 1 drivers
L_0x558c14df3cd0 .array/port v0x558c14decad0, L_0x558c14e03da0;
L_0x558c14e03da0 .arith/div 32, v0x558c14dedac0_0, L_0x7f2a5f949018;
S_0x558c14ded0a0 .scope module, "CatchOp" "alu_control" 3 57, 9 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7"
    .port_info 1 /INPUT 3 "funct3"
    .port_info 2 /INPUT 2 "alu_operation"
    .port_info 3 /OUTPUT 4 "alu_ctr"
v0x558c14ded2d0_0 .var "alu_ctr", 3 0;
v0x558c14ded3d0_0 .net "alu_operation", 1 0, v0x558c14def5f0_0;  alias, 1 drivers
v0x558c14ded4b0_0 .net "funct3", 2 0, L_0x558c14e04170;  1 drivers
v0x558c14ded570_0 .net "funct7", 6 0, L_0x558c14e040d0;  1 drivers
E_0x558c14ded270 .event edge, v0x558c14ded3d0_0, v0x558c14ded570_0, v0x558c14ded4b0_0;
S_0x558c14ded700 .scope module, "CatchPC" "program_counter" 3 24, 10 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "pc"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc_next"
v0x558c14ded9c0_0 .var "pc", 31 0;
v0x558c14dedac0_0 .var "pc_next", 31 0;
v0x558c14dedb80_0 .net "reset", 0 0, v0x558c14df3ba0_0;  alias, 1 drivers
E_0x558c14ded940 .event edge, v0x558c14dec0a0_0, v0x558c14ded9c0_0;
S_0x558c14dedca0 .scope module, "CatchPC2" "result_pc" 3 106, 10 23 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "Sum"
    .port_info 3 /INPUT 1 "ANDBranch"
    .port_info 4 /INPUT 1 "clock"
v0x558c14dedf20_0 .net8 "A", 31 0, RS_0x7f2a5f9927f8;  alias, 2 drivers
v0x558c14dee010_0 .net "ANDBranch", 0 0, v0x558c14deb8d0_0;  alias, 1 drivers
v0x558c14dee0e0_0 .net "B", 31 0, v0x558c14dbe440_0;  alias, 1 drivers
v0x558c14dee1e0_0 .var "Sum", 31 0;
v0x558c14dee280_0 .net "clock", 0 0, v0x558c14df3880_0;  alias, 1 drivers
S_0x558c14dee400 .scope module, "CatchResult" "alu" 3 90, 11 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 32 "alu_out"
    .port_info 4 /OUTPUT 1 "zero"
L_0x7f2a5f949060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x558c14dee6d0_0 .net/2u *"_s0", 31 0, L_0x7f2a5f949060;  1 drivers
v0x558c14dee7d0_0 .net "a", 31 0, v0x558c14df05a0_0;  alias, 1 drivers
v0x558c14dee8b0_0 .net "alu_control", 3 0, v0x558c14ded2d0_0;  alias, 1 drivers
v0x558c14dee9b0_0 .var "alu_out", 31 0;
v0x558c14deea80_0 .net "b", 31 0, v0x558c14df1790_0;  alias, 1 drivers
v0x558c14deeb40_0 .net "zero", 0 0, L_0x558c14e046d0;  alias, 1 drivers
E_0x558c14dee650 .event edge, v0x558c14deea80_0, v0x558c14dee7d0_0, v0x558c14ded2d0_0;
L_0x558c14e046d0 .cmp/eq 32, v0x558c14dee9b0_0, L_0x7f2a5f949060;
S_0x558c14deec90 .scope module, "CatchVal" "control" 3 40, 12 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /OUTPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "MemRead"
    .port_info 3 /OUTPUT 1 "MemtoReg"
    .port_info 4 /OUTPUT 1 "MemWrite"
    .port_info 5 /OUTPUT 1 "alusrc"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "RegDst"
P_0x558c14dc5c30 .param/l "BEQ" 0 12 26, C4<1100011>;
P_0x558c14dc5c70 .param/l "LD" 0 12 24, C4<0000011>;
P_0x558c14dc5cb0 .param/l "R_Type" 0 12 23, C4<0110011>;
P_0x558c14dc5cf0 .param/l "SD" 0 12 25, C4<0100011>;
v0x558c14def1d0_0 .var "Branch", 0 0;
v0x558c14def290_0 .var "MemRead", 0 0;
v0x558c14def360_0 .var "MemWrite", 0 0;
v0x558c14def460_0 .var "MemtoReg", 0 0;
v0x558c14def500_0 .var "RegDst", 0 0;
v0x558c14def5f0_0 .var "aluop", 1 0;
v0x558c14def690_0 .var "alusrc", 0 0;
v0x558c14def730_0 .net "opcode", 6 0, L_0x558c14e03f00;  1 drivers
v0x558c14def7f0_0 .var "regwrite", 0 0;
E_0x558c14def150 .event edge, v0x558c14def730_0;
S_0x558c14def9d0 .scope module, "PC4" "Sum4" 3 30, 10 15 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "sum"
v0x558c14defc30_0 .net "pc", 31 0, v0x558c14dedac0_0;  alias, 1 drivers
v0x558c14defd60_0 .var "sum", 31 0;
E_0x558c14defbb0 .event edge, v0x558c14dece30_0;
S_0x558c14defed0 .scope module, "Reg" "reg_file" 3 71, 13 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "writereg"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /OUTPUT 32 "readdata1"
    .port_info 6 /OUTPUT 32 "readdata2"
    .port_info 7 /INPUT 1 "clock"
    .port_info 8 /INPUT 1 "reset"
v0x558c14df0230 .array "array", 0 31, 63 0;
v0x558c14df0310_0 .net "clock", 0 0, v0x558c14df3880_0;  alias, 1 drivers
v0x558c14df0420_0 .var/i "i", 31 0;
v0x558c14df04c0_0 .net "rd", 4 0, L_0x558c14e04630;  1 drivers
v0x558c14df05a0_0 .var "readdata1", 31 0;
v0x558c14df06b0_0 .var "readdata2", 31 0;
v0x558c14df0750_0 .net "reset", 0 0, v0x558c14df3ba0_0;  alias, 1 drivers
v0x558c14df0840_0 .net "rs1", 4 0, L_0x558c14e044a0;  1 drivers
v0x558c14df0900_0 .net "rs2", 4 0, L_0x558c14e04540;  1 drivers
v0x558c14df0a70_0 .net "writedata", 31 0, v0x558c14df1db0_0;  alias, 1 drivers
v0x558c14df0b50_0 .net "writereg", 0 0, v0x558c14df1110_0;  alias, 1 drivers
E_0x558c14df01d0 .event posedge, v0x558c14debd70_0, v0x558c14dec0a0_0;
S_0x558c14df0d30 .scope module, "u1" "mux1" 3 64, 5 1 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0"
    .port_info 1 /INPUT 5 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 1 "out"
v0x558c14df0f30_0 .net "data0", 4 0, L_0x558c14e04210;  1 drivers
v0x558c14df1030_0 .net "data1", 4 0, L_0x558c14e043c0;  1 drivers
v0x558c14df1110_0 .var "out", 0 0;
v0x558c14df11e0_0 .net "select", 0 0, v0x558c14def500_0;  alias, 1 drivers
E_0x558c14df0eb0 .event edge, v0x558c14def500_0, v0x558c14df1030_0, v0x558c14df0f30_0;
S_0x558c14df1300 .scope module, "u2" "mux2" 3 83, 5 13 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x558c14df1550_0 .net "data0", 31 0, v0x558c14df06b0_0;  alias, 1 drivers
v0x558c14df1680_0 .net "data1", 31 0, v0x558c14dec670_0;  alias, 1 drivers
v0x558c14df1790_0 .var "out", 31 0;
v0x558c14df1830_0 .net "select", 0 0, v0x558c14def690_0;  alias, 1 drivers
E_0x558c14df14d0 .event edge, v0x558c14def690_0, v0x558c14deb390_0, v0x558c14dec240_0;
S_0x558c14df1970 .scope module, "u4" "mux2" 3 122, 5 13 0, S_0x558c14dba5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0"
    .port_info 1 /INPUT 32 "data1"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
v0x558c14df1bc0_0 .net "data0", 31 0, v0x558c14dee9b0_0;  alias, 1 drivers
v0x558c14df1cf0_0 .net "data1", 31 0, v0x558c14dec160_0;  alias, 1 drivers
v0x558c14df1db0_0 .var "out", 31 0;
v0x558c14df1eb0_0 .net "select", 0 0, v0x558c14def460_0;  alias, 1 drivers
E_0x558c14df1b40 .event edge, v0x558c14def460_0, v0x558c14dec160_0, v0x558c14debc90_0;
    .scope S_0x558c14ded700;
T_0 ;
    %wait E_0x558c14ded940;
    %load/vec4 v0x558c14dedb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c14dedac0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x558c14ded9c0_0;
    %assign/vec4 v0x558c14dedac0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x558c14def9d0;
T_1 ;
    %wait E_0x558c14defbb0;
    %load/vec4 v0x558c14defc30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x558c14defd60_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x558c14dec870;
T_2 ;
    %vpi_call 8 9 "$readmemb", "instrucoes.bin", v0x558c14decad0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x558c14deec90;
T_3 ;
    %wait E_0x558c14def150;
    %load/vec4 v0x558c14def730_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %vpi_call 12 72 "$display", "Opcode n\303\243o identificado!!!" {0 0 0};
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def7f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x558c14def5f0_0, 0, 2;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558c14def5f0_0, 0, 2;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def290_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x558c14def460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def7f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x558c14def5f0_0, 0, 2;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14def1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def290_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x558c14def460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14def7f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x558c14def5f0_0, 0, 2;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x558c14dec400;
T_4 ;
    %wait E_0x558c14dec5f0;
    %load/vec4 v0x558c14dec750_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x558c14dec750_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558c14dec670_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x558c14ded0a0;
T_5 ;
    %wait E_0x558c14ded270;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 127, 127, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 7, 7, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x558c14ded3d0_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x558c14ded570_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x558c14ded4b0_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x558c14ded2d0_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558c14df0d30;
T_6 ;
    %wait E_0x558c14df0eb0;
    %load/vec4 v0x558c14df11e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x558c14df0f30_0;
    %pad/u 1;
    %assign/vec4 v0x558c14df1110_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x558c14df1030_0;
    %pad/u 1;
    %assign/vec4 v0x558c14df1110_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558c14defed0;
T_7 ;
    %wait E_0x558c14df01d0;
    %load/vec4 v0x558c14df0750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558c14df0420_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x558c14df0420_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 3, v0x558c14df0420_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14df0230, 0, 4;
    %load/vec4 v0x558c14df0420_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558c14df0420_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558c14df0b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x558c14df0a70_0;
    %pad/u 64;
    %load/vec4 v0x558c14df04c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x558c14df0230, 4, 0;
T_7.4 ;
T_7.1 ;
    %load/vec4 v0x558c14df0840_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558c14df0230, 4;
    %pad/u 32;
    %store/vec4 v0x558c14df05a0_0, 0, 32;
    %load/vec4 v0x558c14df0900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x558c14df0230, 4;
    %pad/u 32;
    %store/vec4 v0x558c14df06b0_0, 0, 32;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558c14df1300;
T_8 ;
    %wait E_0x558c14df14d0;
    %load/vec4 v0x558c14df1830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x558c14df1550_0;
    %assign/vec4 v0x558c14df1790_0, 0;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0x558c14df1680_0;
    %assign/vec4 v0x558c14df1790_0, 0;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x558c14dee400;
T_9 ;
    %wait E_0x558c14dee650;
    %load/vec4 v0x558c14dee8b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x558c14dee7d0_0;
    %load/vec4 v0x558c14deea80_0;
    %and;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x558c14dee7d0_0;
    %load/vec4 v0x558c14deea80_0;
    %or;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x558c14dee7d0_0;
    %load/vec4 v0x558c14deea80_0;
    %add;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x558c14dee7d0_0;
    %load/vec4 v0x558c14deea80_0;
    %sub;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x558c14dee7d0_0;
    %load/vec4 v0x558c14deea80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x558c14dee7d0_0;
    %load/vec4 v0x558c14deea80_0;
    %or;
    %inv;
    %assign/vec4 v0x558c14dee9b0_0, 0;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x558c14d81fc0;
T_10 ;
    %wait E_0x558c14d5f320;
    %load/vec4 v0x558c14deb390_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x558c14dbe440_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x558c14deb4d0;
T_11 ;
    %wait E_0x558c14d80630;
    %load/vec4 v0x558c14deb730_0;
    %load/vec4 v0x558c14deb810_0;
    %and;
    %assign/vec4 v0x558c14deb8d0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x558c14dedca0;
T_12 ;
    %wait E_0x558c14d80850;
    %load/vec4 v0x558c14dee010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x558c14dedf20_0;
    %load/vec4 v0x558c14dee0e0_0;
    %add;
    %assign/vec4 v0x558c14dee1e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x558c14dee010_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x558c14dedf20_0;
    %assign/vec4 v0x558c14dee1e0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x558c14deb9f0;
T_13 ;
    %wait E_0x558c14d80850;
    %load/vec4 v0x558c14dec0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 13, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 23, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 25, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 27, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %pushi/vec4 31, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x558c14debf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x558c14dec240_0;
    %ix/getv 3, v0x558c14debc90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x558c14debe30, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x558c14debed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %ix/getv 4, v0x558c14debc90_0;
    %load/vec4a v0x558c14debe30, 4;
    %assign/vec4 v0x558c14dec160_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x558c14df1970;
T_14 ;
    %wait E_0x558c14df1b40;
    %load/vec4 v0x558c14df1eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %jmp T_14.2;
T_14.0 ;
    %load/vec4 v0x558c14df1bc0_0;
    %assign/vec4 v0x558c14df1db0_0, 0;
    %jmp T_14.2;
T_14.1 ;
    %load/vec4 v0x558c14df1cf0_0;
    %assign/vec4 v0x558c14df1db0_0, 0;
    %jmp T_14.2;
T_14.2 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x558c14db8a90;
T_15 ;
    %vpi_call 2 10 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558c14db8a90 {0 0 0};
    %vpi_call 2 12 "$display", "Exibindo os resultados:" {0 0 0};
    %vpi_call 2 13 "$monitor", "Instruction: %b\012Exit PC: %b\012Exit ALU: %b\012", v0x558c14df39d0_0, v0x558c14df3a70_0, v0x558c14df37a0_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x558c14db8a90;
T_16 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558c14df3ba0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558c14df3ba0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "datapath_tb.v";
    "./main.v";
    "./shift_left.v";
    "./mux.v";
    "./data_memory.v";
    "./imm_gen.v";
    "./instruction_memory.v";
    "./alu_control.v";
    "./pc.v";
    "./alu.v";
    "./control.v";
    "./reg_file.v";
