Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 28 11:48:51 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file I2C_txtLCD_top_timing_summary_routed.rpt -pb I2C_txtLCD_top_timing_summary_routed.pb -rpx I2C_txtLCD_top_timing_summary_routed.rpx -warn_on_violation
| Design       : I2C_txtLCD_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.694        0.000                      0                  276        0.152        0.000                      0                  276        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.694        0.000                      0                  276        0.152        0.000                      0                  276        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.080ns  (logic 0.966ns (23.678%)  route 3.114ns (76.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 r  state_reg[5]/Q
                         net (fo=25, routed)          1.215    11.878    state_reg_n_0_[5]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.296    12.174 f  next_state[5]_i_10/O
                         net (fo=1, routed)           0.900    13.075    lcd/next_state_reg[0]_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    13.199 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.607    13.806    lcd/next_state[5]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.321    next_state
    SLICE_X8Y125         FDCE                                         r  next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    14.939    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[2]/C
                         clock pessimism              0.280    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.015    next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.080ns  (logic 0.966ns (23.678%)  route 3.114ns (76.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 r  state_reg[5]/Q
                         net (fo=25, routed)          1.215    11.878    state_reg_n_0_[5]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.296    12.174 f  next_state[5]_i_10/O
                         net (fo=1, routed)           0.900    13.075    lcd/next_state_reg[0]_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    13.199 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.607    13.806    lcd/next_state[5]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.321    next_state
    SLICE_X8Y125         FDCE                                         r  next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    14.939    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[3]/C
                         clock pessimism              0.280    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.015    next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.080ns  (logic 0.966ns (23.678%)  route 3.114ns (76.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 r  state_reg[5]/Q
                         net (fo=25, routed)          1.215    11.878    state_reg_n_0_[5]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.296    12.174 f  next_state[5]_i_10/O
                         net (fo=1, routed)           0.900    13.075    lcd/next_state_reg[0]_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    13.199 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.607    13.806    lcd/next_state[5]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.321    next_state
    SLICE_X8Y125         FDCE                                         r  next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    14.939    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[4]/C
                         clock pessimism              0.280    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.015    next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.080ns  (logic 0.966ns (23.678%)  route 3.114ns (76.322%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 r  state_reg[5]/Q
                         net (fo=25, routed)          1.215    11.878    state_reg_n_0_[5]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.296    12.174 f  next_state[5]_i_10/O
                         net (fo=1, routed)           0.900    13.075    lcd/next_state_reg[0]_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    13.199 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.607    13.806    lcd/next_state[5]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.391    14.321    next_state
    SLICE_X8Y125         FDCE                                         r  next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.598    14.939    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[5]/C
                         clock pessimism              0.280    15.219    
                         clock uncertainty           -0.035    15.184    
    SLICE_X8Y125         FDCE (Setup_fdce_C_CE)      -0.169    15.015    next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.058ns  (logic 1.048ns (25.828%)  route 3.010ns (74.172%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 10.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.723    10.244    clk_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.459    10.703 r  state_reg[1]/Q
                         net (fo=30, routed)          1.071    11.775    state_reg_n_0_[1]
    SLICE_X9Y126         LUT6 (Prop_lut6_I1_O)        0.124    11.899 r  rs_i_4/O
                         net (fo=6, routed)           0.645    12.543    lcd/rs_reg_1
    SLICE_X8Y124         LUT3 (Prop_lut3_I1_O)        0.117    12.660 r  lcd/send_buffer[7]_i_5/O
                         net (fo=1, routed)           0.675    13.336    lcd/send_buffer[7]_i_5_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I5_O)        0.348    13.684 r  lcd/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.618    14.302    lcd_n_5
    SLICE_X7Y126         FDRE                                         r  send_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.667    15.008    clk_IBUF_BUFG
    SLICE_X7Y126         FDRE                                         r  send_buffer_reg[7]/C
                         clock pessimism              0.267    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X7Y126         FDRE (Setup_fdre_C_CE)      -0.205    15.035    send_buffer_reg[7]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.030ns  (logic 0.966ns (23.968%)  route 3.064ns (76.032%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 r  state_reg[5]/Q
                         net (fo=25, routed)          1.215    11.878    state_reg_n_0_[5]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.296    12.174 f  next_state[5]_i_10/O
                         net (fo=1, routed)           0.900    13.075    lcd/next_state_reg[0]_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    13.199 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.607    13.806    lcd/next_state[5]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.342    14.272    next_state
    SLICE_X8Y126         FDPE                                         r  next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.600    14.941    clk_IBUF_BUFG
    SLICE_X8Y126         FDPE                                         r  next_state_reg[0]/C
                         clock pessimism              0.280    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y126         FDPE (Setup_fdpe_C_CE)      -0.169    15.017    next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.030ns  (logic 0.966ns (23.968%)  route 3.064ns (76.032%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 r  state_reg[5]/Q
                         net (fo=25, routed)          1.215    11.878    state_reg_n_0_[5]
    SLICE_X9Y126         LUT4 (Prop_lut4_I0_O)        0.296    12.174 f  next_state[5]_i_10/O
                         net (fo=1, routed)           0.900    13.075    lcd/next_state_reg[0]_5
    SLICE_X9Y126         LUT6 (Prop_lut6_I2_O)        0.124    13.199 r  lcd/next_state[5]_i_3/O
                         net (fo=1, routed)           0.607    13.806    lcd/next_state[5]_i_3_n_0
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.342    14.272    next_state
    SLICE_X8Y126         FDCE                                         r  next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.600    14.941    clk_IBUF_BUFG
    SLICE_X8Y126         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism              0.280    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X8Y126         FDCE (Setup_fdce_C_CE)      -0.169    15.017    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.963ns  (logic 1.048ns (26.445%)  route 2.915ns (73.555%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 10.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.723    10.244    clk_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.459    10.703 r  state_reg[1]/Q
                         net (fo=30, routed)          1.071    11.775    state_reg_n_0_[1]
    SLICE_X9Y126         LUT6 (Prop_lut6_I1_O)        0.124    11.899 r  rs_i_4/O
                         net (fo=6, routed)           0.645    12.543    lcd/rs_reg_1
    SLICE_X8Y124         LUT3 (Prop_lut3_I1_O)        0.117    12.660 r  lcd/send_buffer[7]_i_5/O
                         net (fo=1, routed)           0.675    13.336    lcd/send_buffer[7]_i_5_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I5_O)        0.348    13.684 r  lcd/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.523    14.207    lcd_n_5
    SLICE_X4Y128         FDRE                                         r  send_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.670    15.011    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  send_buffer_reg[1]/C
                         clock pessimism              0.267    15.278    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y128         FDRE (Setup_fdre_C_CE)      -0.205    15.038    send_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 state_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.828ns  (logic 1.165ns (30.433%)  route 2.663ns (69.567%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.241ns = ( 10.241 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.720    10.241    clk_IBUF_BUFG
    SLICE_X9Y125         FDCE                                         r  state_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDCE (Prop_fdce_C_Q)         0.422    10.663 f  state_reg[5]/Q
                         net (fo=25, routed)          1.123    11.786    state_reg_n_0_[5]
    SLICE_X7Y128         LUT2 (Prop_lut2_I0_O)        0.292    12.078 f  data_count[5]_i_7/O
                         net (fo=2, routed)           0.678    12.756    lcd/rs_reg_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I5_O)        0.327    13.083 r  lcd/data_count[5]_i_3/O
                         net (fo=1, routed)           0.282    13.365    lcd/data_count[5]_i_3_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I0_O)        0.124    13.489 r  lcd/data_count[5]_i_1/O
                         net (fo=6, routed)           0.580    14.069    data_count
    SLICE_X9Y126         FDCE                                         r  data_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.600    14.941    clk_IBUF_BUFG
    SLICE_X9Y126         FDCE                                         r  data_count_reg[5]/C
                         clock pessimism              0.280    15.221    
                         clock uncertainty           -0.035    15.186    
    SLICE_X9Y126         FDCE (Setup_fdce_C_CE)      -0.205    14.981    data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.955ns  (required time - arrival time)
  Source:                 state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.837ns  (logic 1.048ns (27.312%)  route 2.789ns (72.688%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns = ( 10.244 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.723    10.244    clk_IBUF_BUFG
    SLICE_X11Y126        FDCE                                         r  state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.459    10.703 r  state_reg[1]/Q
                         net (fo=30, routed)          1.071    11.775    state_reg_n_0_[1]
    SLICE_X9Y126         LUT6 (Prop_lut6_I1_O)        0.124    11.899 r  rs_i_4/O
                         net (fo=6, routed)           0.645    12.543    lcd/rs_reg_1
    SLICE_X8Y124         LUT3 (Prop_lut3_I1_O)        0.117    12.660 r  lcd/send_buffer[7]_i_5/O
                         net (fo=1, routed)           0.675    13.336    lcd/send_buffer[7]_i_5_n_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I5_O)        0.348    13.684 r  lcd/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.398    14.081    lcd_n_5
    SLICE_X5Y127         FDRE                                         r  send_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.668    15.009    clk_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  send_buffer_reg[2]/C
                         clock pessimism              0.267    15.276    
                         clock uncertainty           -0.035    15.241    
    SLICE_X5Y127         FDRE (Setup_fdre_C_CE)      -0.205    15.036    send_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -14.081    
  -------------------------------------------------------------------
                         slack                                  0.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 lcd/master/next_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.667     1.551    lcd/master/CLK
    SLICE_X4Y131         FDPE                                         r  lcd/master/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDPE (Prop_fdpe_C_Q)         0.141     1.692 r  lcd/master/next_state_reg[0]/Q
                         net (fo=1, routed)           0.119     1.810    lcd/master/next_state_reg_n_0_[0]
    SLICE_X3Y131         FDPE                                         r  lcd/master/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.941     2.069    lcd/master/CLK
    SLICE_X3Y131         FDPE                                         r  lcd/master/state_reg[0]/C
                         clock pessimism             -0.482     1.587    
    SLICE_X3Y131         FDPE (Hold_fdpe_C_D)         0.072     1.659    lcd/master/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 microsec_clk/cnt_sysclk_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microsec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.302ns  (logic 0.191ns (63.317%)  route 0.111ns (36.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 7.066 - 5.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 6.549 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.665     6.549    microsec_clk/CLK
    SLICE_X3Y121         FDCE                                         r  microsec_clk/cnt_sysclk_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.146     6.695 r  microsec_clk/cnt_sysclk_reg[2]/Q
                         net (fo=7, routed)           0.111     6.805    microsec_clk/cnt_sysclk_reg[2]
    SLICE_X2Y121         LUT6 (Prop_lut6_I3_O)        0.045     6.850 r  microsec_clk/cnt_sysclk[6]_i_1/O
                         net (fo=1, routed)           0.000     6.850    microsec_clk/p_0_in[6]
    SLICE_X2Y121         FDCE                                         r  microsec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.938     7.066    microsec_clk/CLK
    SLICE_X2Y121         FDCE                                         r  microsec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.562    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.125     6.687    microsec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.687    
                         arrival time                           6.850    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 send_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.932%)  route 0.110ns (37.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.664     1.548    clk_IBUF_BUFG
    SLICE_X5Y127         FDRE                                         r  send_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y127         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  send_buffer_reg[2]/Q
                         net (fo=1, routed)           0.110     1.798    lcd/data_reg[7]_0[2]
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  lcd/data[6]_i_1/O
                         net (fo=1, routed)           0.000     1.843    lcd/data0_in[6]
    SLICE_X3Y127         FDCE                                         r  lcd/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.937     2.065    lcd/CLK
    SLICE_X3Y127         FDCE                                         r  lcd/data_reg[6]/C
                         clock pessimism             -0.482     1.583    
    SLICE_X3Y127         FDCE (Hold_fdce_C_D)         0.092     1.675    lcd/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 lcd/master/next_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.667     1.551    lcd/master/CLK
    SLICE_X4Y131         FDCE                                         r  lcd/master/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y131         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  lcd/master/next_state_reg[1]/Q
                         net (fo=1, routed)           0.116     1.807    lcd/master/next_state_reg_n_0_[1]
    SLICE_X5Y131         FDCE                                         r  lcd/master/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.939     2.067    lcd/master/CLK
    SLICE_X5Y131         FDCE                                         r  lcd/master/state_reg[1]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X5Y131         FDCE (Hold_fdce_C_D)         0.070     1.634    lcd/master/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 microsec_clk/cnt_sysclk_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            microsec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.311ns  (logic 0.191ns (61.373%)  route 0.120ns (38.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 7.066 - 5.000 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 6.549 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.665     6.549    microsec_clk/CLK
    SLICE_X3Y121         FDCE                                         r  microsec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y121         FDCE (Prop_fdce_C_Q)         0.146     6.695 r  microsec_clk/cnt_sysclk_reg[0]/Q
                         net (fo=6, routed)           0.120     6.815    microsec_clk/cnt_sysclk_reg[0]
    SLICE_X2Y121         LUT6 (Prop_lut6_I3_O)        0.045     6.860 r  microsec_clk/cnt_sysclk[4]_i_1/O
                         net (fo=1, routed)           0.000     6.860    microsec_clk/p_0_in[4]
    SLICE_X2Y121         FDCE                                         r  microsec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.938     7.066    microsec_clk/CLK
    SLICE_X2Y121         FDCE                                         r  microsec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.504     6.562    
    SLICE_X2Y121         FDCE (Hold_fdce_C_D)         0.124     6.686    microsec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.686    
                         arrival time                           6.860    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 lcd/master/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.706%)  route 0.106ns (36.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.667     1.551    lcd/master/CLK
    SLICE_X5Y131         FDCE                                         r  lcd/master/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.692 f  lcd/master/state_reg[2]/Q
                         net (fo=10, routed)          0.106     1.798    lcd/master/state[2]
    SLICE_X4Y131         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  lcd/master/next_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.843    lcd/master/next_state[1]_i_1__1_n_0
    SLICE_X4Y131         FDCE                                         r  lcd/master/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.939     2.067    lcd/master/CLK
    SLICE_X4Y131         FDCE                                         r  lcd/master/next_state_reg[1]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X4Y131         FDCE (Hold_fdce_C_D)         0.092     1.656    lcd/master/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 init_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.475%)  route 0.137ns (39.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.634     1.518    clk_IBUF_BUFG
    SLICE_X10Y126        FDCE                                         r  init_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDCE (Prop_fdce_C_Q)         0.164     1.682 r  init_flag_reg/Q
                         net (fo=7, routed)           0.137     1.818    btn3/ed_btn/next_state_reg[5]
    SLICE_X8Y125         LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  btn3/ed_btn/next_state[5]_i_2/O
                         net (fo=1, routed)           0.000     1.863    btn3_n_0
    SLICE_X8Y125         FDCE                                         r  next_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.905     2.033    clk_IBUF_BUFG
    SLICE_X8Y125         FDCE                                         r  next_state_reg[5]/C
                         clock pessimism             -0.482     1.551    
    SLICE_X8Y125         FDCE (Hold_fdce_C_D)         0.121     1.672    next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 lcd/master/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/master/next_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.236%)  route 0.145ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.067ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.667     1.551    lcd/master/CLK
    SLICE_X5Y131         FDCE                                         r  lcd/master/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.692 r  lcd/master/state_reg[1]/Q
                         net (fo=10, routed)          0.145     1.837    lcd/master/state[1]
    SLICE_X4Y131         FDCE                                         r  lcd/master/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.939     2.067    lcd/master/CLK
    SLICE_X4Y131         FDCE                                         r  lcd/master/next_state_reg[2]/C
                         clock pessimism             -0.503     1.564    
    SLICE_X4Y131         FDCE (Hold_fdce_C_D)         0.076     1.640    lcd/master/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 init_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.384%)  route 0.149ns (41.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.634     1.518    clk_IBUF_BUFG
    SLICE_X10Y126        FDCE                                         r  init_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y126        FDCE (Prop_fdce_C_Q)         0.164     1.682 f  init_flag_reg/Q
                         net (fo=7, routed)           0.149     1.831    init_flag_reg_n_0
    SLICE_X8Y126         LUT6 (Prop_lut6_I5_O)        0.045     1.876 r  next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    next_state[1]_i_1_n_0
    SLICE_X8Y126         FDCE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.906     2.034    clk_IBUF_BUFG
    SLICE_X8Y126         FDCE                                         r  next_state_reg[1]/C
                         clock pessimism             -0.482     1.552    
    SLICE_X8Y126         FDCE (Hold_fdce_C_D)         0.121     1.673    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 send_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.058%)  route 0.146ns (43.942%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.664     1.548    clk_IBUF_BUFG
    SLICE_X4Y128         FDRE                                         r  send_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  send_buffer_reg[1]/Q
                         net (fo=1, routed)           0.146     1.834    lcd/data_reg[7]_0[1]
    SLICE_X3Y127         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  lcd/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.879    lcd/data0_in[5]
    SLICE_X3Y127         FDCE                                         r  lcd/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.937     2.065    lcd/CLK
    SLICE_X3Y127         FDCE                                         r  lcd/data_reg[5]/C
                         clock pessimism             -0.482     1.583    
    SLICE_X3Y127         FDCE (Hold_fdce_C_D)         0.092     1.675    lcd/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y121  btn0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y123  btn0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y123  btn0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124  btn0/clk_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124  btn0/clk_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124  btn0/clk_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y124  btn0/clk_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y125  btn0/clk_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y121  btn0/clk_div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y123  btn0/clk_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y123  btn0/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y123  btn0/clk_div_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y123  btn0/clk_div_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y126  init_flag_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y126   data_count_reg[5]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y126   next_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y126   next_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124   btn0/debounced_btn_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124   btn0/debounced_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y126  state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y121  btn0/clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y121  btn0/clk_div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y121  btn0/clk_div_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124   btn0/debounced_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   btn0/ed_btn/ff_current_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   btn0/ed_btn/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y124   btn1/ed_btn/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y124   btn2/debounced_btn_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y124   btn2/ed_btn/ff_current_reg/C



