--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11245 paths analyzed, 1409 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.298ns.
--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_13 (SLICE_X22Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          M6/GPIOf0_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (1.045 - 1.110)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to M6/GPIOf0_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y44.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X22Y49.SR      net (fanout=23)       1.538   rst
    SLICE_X22Y49.CLK     Trck                  0.184   M6/GPIOf0<15>
                                                       M6/GPIOf0_13
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.443ns logic, 1.538ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_14 (SLICE_X22Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          M6/GPIOf0_14 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (1.045 - 1.110)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to M6/GPIOf0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y44.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X22Y49.SR      net (fanout=23)       1.538   rst
    SLICE_X22Y49.CLK     Trck                  0.184   M6/GPIOf0<15>
                                                       M6/GPIOf0_14
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.443ns logic, 1.538ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point M6/GPIOf0_15 (SLICE_X22Y49.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M2/rst (FF)
  Destination:          M6/GPIOf0_15 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (1.045 - 1.110)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M2/rst to M6/GPIOf0_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y44.AQ      Tcko                  0.259   rst
                                                       M2/rst
    SLICE_X22Y49.SR      net (fanout=23)       1.538   rst
    SLICE_X22Y49.CLK     Trck                  0.184   M6/GPIOf0<15>
                                                       M6/GPIOf0_15
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.443ns logic, 1.538ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M4/Ai_5 (SLICE_X54Y30.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_1 (FF)
  Destination:          M4/Ai_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.190ns (0.662 - 0.472)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_1 to M4/Ai_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y29.BQ      Tcko                  0.100   XLXN_20<2>
                                                       M4/Ai_1
    SLICE_X54Y30.B6      net (fanout=5)        0.165   XLXN_20<1>
    SLICE_X54Y30.CLK     Tah         (-Th)     0.059   XLXN_20<6>
                                                       M4/Ai_5_rstpot
                                                       M4/Ai_5
    -------------------------------------------------  ---------------------------
    Total                                      0.206ns (0.041ns logic, 0.165ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point M5/disp_data_1 (SLICE_X53Y29.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.035ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_1 (FF)
  Destination:          M5/disp_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.226ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.663 - 0.472)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_1 to M5/disp_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y29.BQ      Tcko                  0.100   XLXN_20<2>
                                                       M4/Ai_1
    SLICE_X53Y29.BX      net (fanout=5)        0.170   XLXN_20<1>
    SLICE_X53Y29.CLK     Tckdi       (-Th)     0.044   M5/MUX1_DispData/XLXI_1/XLXN_70
                                                       M5/disp_data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.226ns (0.056ns logic, 0.170ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point M4/Ai_3 (SLICE_X54Y29.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M4/Ai_2 (FF)
  Destination:          M4/Ai_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.232ns (Levels of Logic = 1)
  Clock Path Skew:      0.189ns (0.661 - 0.472)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M4/Ai_2 to M4/Ai_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y29.CQ      Tcko                  0.100   XLXN_20<2>
                                                       M4/Ai_2
    SLICE_X54Y29.A5      net (fanout=5)        0.191   XLXN_20<2>
    SLICE_X54Y29.CLK     Tah         (-Th)     0.059   XLXN_20<3>
                                                       M4/Mmux_Ai[31]_Ai[31]_mux_48_OUT26
                                                       M4/Ai_3
    -------------------------------------------------  ---------------------------
    Total                                      0.232ns (0.041ns logic, 0.191ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X25Y44.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X25Y44.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.298|    1.429|    2.081|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11245 paths, 0 nets, and 2811 connections

Design statistics:
   Minimum period:   4.298ns{1}   (Maximum frequency: 232.666MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 30 13:59:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 885 MB



