--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 1352819387 paths analyzed, 5075 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.728ns.
--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpA[32]_dff_24_16 (SLICE_X32Y158.D5), 7687257 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.728ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_16 (FF)
  Data Path Delay:      9.704ns (Levels of Logic = 7)
  Clock Path Skew:      0.011ns (1.099 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X27Y161.C6     net (fanout=7)        0.654   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X27Y161.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_36<8>
                                                       Core0/uALU/Res<7>
    SLICE_X43Y167.A6     net (fanout=2)        0.659   Core0/EX_Result<7>
    SLICE_X43Y167.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X32Y158.D5     net (fanout=16)       0.630   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X32Y158.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<16>
                                                       Core0/uDecoder/Mmux_ExOpA321
                                                       Core0/EX_OpA[32]_dff_24_16
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (6.712ns logic, 2.992ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.728ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_16 (FF)
  Data Path Delay:      9.704ns (Levels of Logic = 7)
  Clock Path Skew:      0.011ns (1.099 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X27Y161.C6     net (fanout=7)        0.654   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X27Y161.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_36<8>
                                                       Core0/uALU/Res<7>
    SLICE_X43Y167.A6     net (fanout=2)        0.659   Core0/EX_Result<7>
    SLICE_X43Y167.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X32Y158.D5     net (fanout=16)       0.630   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X32Y158.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<16>
                                                       Core0/uDecoder/Mmux_ExOpA321
                                                       Core0/EX_OpA[32]_dff_24_16
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (6.712ns logic, 2.992ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.728ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_16 (FF)
  Data Path Delay:      9.704ns (Levels of Logic = 7)
  Clock Path Skew:      0.011ns (1.099 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X27Y161.C6     net (fanout=7)        0.654   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X27Y161.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_36<8>
                                                       Core0/uALU/Res<7>
    SLICE_X43Y167.A6     net (fanout=2)        0.659   Core0/EX_Result<7>
    SLICE_X43Y167.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X32Y158.D5     net (fanout=16)       0.630   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X32Y158.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<16>
                                                       Core0/uDecoder/Mmux_ExOpA321
                                                       Core0/EX_OpA[32]_dff_24_16
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (6.712ns logic, 2.992ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpA[32]_dff_24_23 (SLICE_X47Y167.A4), 3924036 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.572ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_23 (FF)
  Data Path Delay:      9.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (1.086 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P21      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X49Y160.C6     net (fanout=3)        1.265   Core0/uALU/uMultiplier.auxRes<55>
    SLICE_X49Y160.C      Tilo                  0.043   N868
                                                       Core0/Mmux_ID_ExOpA_FW16
    SLICE_X47Y167.A4     net (fanout=1)        0.552   Core0/ID_ExOpA_FW<23>
    SLICE_X47Y167.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<25>
                                                       Core0/uDecoder/Mmux_ExOpA641
                                                       Core0/EX_OpA[32]_dff_24_23
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (6.669ns logic, 2.866ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.572ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_23 (FF)
  Data Path Delay:      9.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (1.086 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P21      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X49Y160.C6     net (fanout=3)        1.265   Core0/uALU/uMultiplier.auxRes<55>
    SLICE_X49Y160.C      Tilo                  0.043   N868
                                                       Core0/Mmux_ID_ExOpA_FW16
    SLICE_X47Y167.A4     net (fanout=1)        0.552   Core0/ID_ExOpA_FW<23>
    SLICE_X47Y167.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<25>
                                                       Core0/uDecoder/Mmux_ExOpA641
                                                       Core0/EX_OpA[32]_dff_24_23
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (6.669ns logic, 2.866ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.572ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_23 (FF)
  Data Path Delay:      9.535ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (1.086 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P21      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X49Y160.C6     net (fanout=3)        1.265   Core0/uALU/uMultiplier.auxRes<55>
    SLICE_X49Y160.C      Tilo                  0.043   N868
                                                       Core0/Mmux_ID_ExOpA_FW16
    SLICE_X47Y167.A4     net (fanout=1)        0.552   Core0/ID_ExOpA_FW<23>
    SLICE_X47Y167.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<25>
                                                       Core0/uDecoder/Mmux_ExOpA641
                                                       Core0/EX_OpA[32]_dff_24_23
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (6.669ns logic, 2.866ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_OpA[32]_dff_24_23 (SLICE_X47Y167.A6), 7687257 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.570ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_23 (FF)
  Data Path Delay:      9.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (1.086 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X27Y161.C6     net (fanout=7)        0.654   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X27Y161.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_36<8>
                                                       Core0/uALU/Res<7>
    SLICE_X43Y167.A6     net (fanout=2)        0.659   Core0/EX_Result<7>
    SLICE_X43Y167.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X47Y167.A6     net (fanout=16)       0.459   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X47Y167.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<25>
                                                       Core0/uDecoder/Mmux_ExOpA641
                                                       Core0/EX_OpA[32]_dff_24_23
    -------------------------------------------------  ---------------------------
    Total                                      9.533ns (6.712ns logic, 2.821ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.570ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_23 (FF)
  Data Path Delay:      9.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (1.086 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X27Y161.C6     net (fanout=7)        0.654   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X27Y161.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_36<8>
                                                       Core0/uALU/Res<7>
    SLICE_X43Y167.A6     net (fanout=2)        0.659   Core0/EX_Result<7>
    SLICE_X43Y167.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X47Y167.A6     net (fanout=16)       0.459   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X47Y167.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<25>
                                                       Core0/uDecoder/Mmux_ExOpA641
                                                       Core0/EX_OpA[32]_dff_24_23
    -------------------------------------------------  ---------------------------
    Total                                      9.533ns (6.712ns logic, 2.821ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.570ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_26_5 (FF)
  Destination:          Core0/EX_OpA[32]_dff_24_23 (FF)
  Data Path Delay:      9.533ns (Levels of Logic = 7)
  Clock Path Skew:      -0.002ns (1.086 - 1.088)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_26_5 to Core0/EX_OpA[32]_dff_24_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y145.CQ     Tcko                  0.223   Core0/EX_OpB[32]_dff_26<5>
                                                       Core0/EX_OpB[32]_dff_26_5
    DSP48_X1Y64.A5       net (fanout=3)        1.049   Core0/EX_OpB[32]_dff_26<5>
    DSP48_X1Y64.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y65.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y65.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y66.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y66.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y67.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y67.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X27Y161.C6     net (fanout=7)        0.654   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X27Y161.C      Tilo                  0.043   Core0/MEM_ExResult[31]_dff_36<8>
                                                       Core0/uALU/Res<7>
    SLICE_X43Y167.A6     net (fanout=2)        0.659   Core0/EX_Result<7>
    SLICE_X43Y167.A      Tilo                  0.043   Core0/EX_OpA[32]_dff_24<31>
                                                       Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X47Y167.A6     net (fanout=16)       0.459   Core0/uDecoder/Mmux_ExOpA1004
    SLICE_X47Y167.CLK    Tas                   0.009   Core0/EX_OpA[32]_dff_24<25>
                                                       Core0/uDecoder/Mmux_ExOpA641
                                                       Core0/EX_OpA[32]_dff_24_23
    -------------------------------------------------  ---------------------------
    Total                                      9.533ns (6.712ns logic, 2.821ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_7 (SLICE_X4Y151.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_DataIn[31]_dff_38_7 (FF)
  Destination:          Core0/WB_StoreData[31]_dff_61_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.304ns (0.804 - 0.500)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_DataIn[31]_dff_38_7 to Core0/WB_StoreData[31]_dff_61_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y136.DQ      Tcko                  0.100   Core0/MEM_DataIn[31]_dff_38<7>
                                                       Core0/MEM_DataIn[31]_dff_38_7
    SLICE_X4Y151.DX      net (fanout=1)        0.295   Core0/MEM_DataIn[31]_dff_38<7>
    SLICE_X4Y151.CLK     Tckdi       (-Th)     0.043   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_7
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.057ns logic, 0.295ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_5 (SLICE_X4Y151.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_DataIn[31]_dff_38_5 (FF)
  Destination:          Core0/WB_StoreData[31]_dff_61_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.304ns (0.804 - 0.500)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_DataIn[31]_dff_38_5 to Core0/WB_StoreData[31]_dff_61_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y136.BQ      Tcko                  0.100   Core0/MEM_DataIn[31]_dff_38<7>
                                                       Core0/MEM_DataIn[31]_dff_38_5
    SLICE_X4Y151.BX      net (fanout=1)        0.291   Core0/MEM_DataIn[31]_dff_38<5>
    SLICE_X4Y151.CLK     Tckdi       (-Th)     0.038   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_5
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.062ns logic, 0.291ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_61_6 (SLICE_X4Y151.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.049ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_DataIn[31]_dff_38_6 (FF)
  Destination:          Core0/WB_StoreData[31]_dff_61_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.304ns (0.804 - 0.500)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_DataIn[31]_dff_38_6 to Core0/WB_StoreData[31]_dff_61_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y136.CQ      Tcko                  0.100   Core0/MEM_DataIn[31]_dff_38<7>
                                                       Core0/MEM_DataIn[31]_dff_38_6
    SLICE_X4Y151.CX      net (fanout=1)        0.294   Core0/MEM_DataIn[31]_dff_38<6>
    SLICE_X4Y151.CLK     Tckdi       (-Th)     0.041   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_6
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.059ns logic, 0.294ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 603412 paths analyzed, 3383 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   9.242ns.
--------------------------------------------------------------------------------

Paths for end point Core0/BrTaken (SLICE_X21Y158.A4), 26100 paths
--------------------------------------------------------------------------------
Offset (setup paths):   9.242ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/BrTaken (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.986ns (Levels of Logic = 11)
  Clock Path Delay:     3.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X26Y161.C2     net (fanout=55)       1.011   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X26Y161.C      Tilo                  0.043   N436
                                                       Core0/Mmux_ID_ExOpB_FW27_SW6
    SLICE_X26Y162.C2     net (fanout=2)        0.442   N436
    SLICE_X26Y162.C      Tilo                  0.043   N355
                                                       Core0/uALU/Res<4>_SW3
    SLICE_X25Y162.D3     net (fanout=1)        0.539   N723
    SLICE_X25Y162.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<4>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement22
    SLICE_X21Y158.B3     net (fanout=1)        0.554   Core0/uBranchCTRL/PCIncrement<4>
    SLICE_X21Y158.B      Tilo                  0.043   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken2
    SLICE_X21Y158.A4     net (fanout=1)        0.232   Core0/uBranchCTRL/BrTaken1
    SLICE_X21Y158.CLK    Tas                   0.009   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken3
                                                       Core0/BrTaken
    -------------------------------------------------  ---------------------------
    Total                                     12.986ns (1.365ns logic, 11.621ns route)
                                                       (10.5% logic, 89.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y158.CLK    net (fanout=477)      1.213   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.769ns logic, 3.000ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   9.089ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/BrTaken (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.833ns (Levels of Logic = 11)
  Clock Path Delay:     3.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X23Y135.B1     net (fanout=554)      5.232   reset_IBUF
    SLICE_X23Y135.BMUX   Tilo                  0.148   Core0/uRF/RegisterTable_12<15>
                                                       Core0/Mmux_ID_I111
    SLICE_X23Y116.C2     net (fanout=88)       1.381   Core0/ID_I<19>
    SLICE_X23Y116.CMUX   Tilo                  0.244   Core0/uRF/Mmux_DoutA_713
                                                       Core0/uRF/Mmux_DoutA_313
                                                       Core0/uRF/Mmux_DoutA_2_f7_12
    SLICE_X21Y119.B3     net (fanout=2)        0.466   Core0/ID_RegDA<21>
    SLICE_X21Y119.B      Tilo                  0.043   Core0/uBranchCTRL/FlagZ2
                                                       Core0/uBranchCTRL/FlagZ2
    SLICE_X17Y154.C2     net (fanout=1)        1.260   Core0/uBranchCTRL/FlagZ2
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X26Y161.C2     net (fanout=55)       1.011   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X26Y161.C      Tilo                  0.043   N436
                                                       Core0/Mmux_ID_ExOpB_FW27_SW6
    SLICE_X26Y162.C2     net (fanout=2)        0.442   N436
    SLICE_X26Y162.C      Tilo                  0.043   N355
                                                       Core0/uALU/Res<4>_SW3
    SLICE_X25Y162.D3     net (fanout=1)        0.539   N723
    SLICE_X25Y162.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<4>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement22
    SLICE_X21Y158.B3     net (fanout=1)        0.554   Core0/uBranchCTRL/PCIncrement<4>
    SLICE_X21Y158.B      Tilo                  0.043   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken2
    SLICE_X21Y158.A4     net (fanout=1)        0.232   Core0/uBranchCTRL/BrTaken1
    SLICE_X21Y158.CLK    Tas                   0.009   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken3
                                                       Core0/BrTaken
    -------------------------------------------------  ---------------------------
    Total                                     12.833ns (1.472ns logic, 11.361ns route)
                                                       (11.5% logic, 88.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y158.CLK    net (fanout=477)      1.213   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.769ns logic, 3.000ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   9.037ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/BrTaken (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.781ns (Levels of Logic = 11)
  Clock Path Delay:     3.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X23Y164.B1     net (fanout=55)       0.822   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X23Y164.B      Tilo                  0.043   N811
                                                       Core0/Mmux_ID_ExOpB_FW7_SW3
    SLICE_X22Y164.D3     net (fanout=2)        0.383   N334
    SLICE_X22Y164.D      Tilo                  0.043   N812
                                                       Core0/uALU/Res<15>_SW4
    SLICE_X22Y164.C4     net (fanout=2)        0.445   N812
    SLICE_X22Y164.C      Tilo                  0.043   N812
                                                       Core0/uBranchCTRL/Mmux_PCIncrement14
    SLICE_X21Y158.B1     net (fanout=1)        0.691   Core0/uBranchCTRL/PCIncrement<15>
    SLICE_X21Y158.B      Tilo                  0.043   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken2
    SLICE_X21Y158.A4     net (fanout=1)        0.232   Core0/uBranchCTRL/BrTaken1
    SLICE_X21Y158.CLK    Tas                   0.009   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken3
                                                       Core0/BrTaken
    -------------------------------------------------  ---------------------------
    Total                                     12.781ns (1.365ns logic, 11.416ns route)
                                                       (10.7% logic, 89.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y158.CLK    net (fanout=477)      1.213   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.769ns logic, 3.000ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/BrTaken (SLICE_X21Y158.A6), 18995 paths
--------------------------------------------------------------------------------
Offset (setup paths):   9.000ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/BrTaken (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.744ns (Levels of Logic = 11)
  Clock Path Delay:     3.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X22Y156.A1     net (fanout=55)       0.906   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X22Y156.A      Tilo                  0.043   N705
                                                       Core0/Mmux_ID_ExOpB_FW3_SW2
    SLICE_X23Y155.A2     net (fanout=2)        0.440   N407
    SLICE_X23Y155.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<11>
                                                       Core0/uALU/Res<11>_SW2
    SLICE_X23Y155.B1     net (fanout=1)        0.437   N706
    SLICE_X23Y155.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<11>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement6
    SLICE_X24Y155.A4     net (fanout=1)        0.376   Core0/uBranchCTRL/PCIncrement<11>
    SLICE_X24Y155.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/BrTaken1_SW0
    SLICE_X21Y158.A6     net (fanout=1)        0.377   N820
    SLICE_X21Y158.CLK    Tas                   0.009   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken3
                                                       Core0/BrTaken
    -------------------------------------------------  ---------------------------
    Total                                     12.744ns (1.365ns logic, 11.379ns route)
                                                       (10.7% logic, 89.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y158.CLK    net (fanout=477)      1.213   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.769ns logic, 3.000ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   9.000ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/BrTaken (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.744ns (Levels of Logic = 11)
  Clock Path Delay:     3.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X25Y163.A1     net (fanout=55)       1.047   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X25Y163.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_546<8>
                                                       Core0/Mmux_ID_ExOpB_FW31_SW3
    SLICE_X27Y162.A5     net (fanout=2)        0.245   N420
    SLICE_X27Y162.A      Tilo                  0.043   Core0/ID_BrPC<6>
                                                       Core0/uALU/Res<8>_SW2
    SLICE_X24Y155.B3     net (fanout=1)        0.492   N715
    SLICE_X24Y155.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X24Y155.A3     net (fanout=1)        0.375   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X24Y155.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/BrTaken1_SW0
    SLICE_X21Y158.A6     net (fanout=1)        0.377   N820
    SLICE_X21Y158.CLK    Tas                   0.009   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken3
                                                       Core0/BrTaken
    -------------------------------------------------  ---------------------------
    Total                                     12.744ns (1.365ns logic, 11.379ns route)
                                                       (10.7% logic, 89.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y158.CLK    net (fanout=477)      1.213   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.769ns logic, 3.000ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.954ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/BrTaken (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.698ns (Levels of Logic = 11)
  Clock Path Delay:     3.769ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X25Y163.A1     net (fanout=55)       1.047   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X25Y163.A      Tilo                  0.043   Core0/uDecoder/RImm16[15]_dff_546<8>
                                                       Core0/Mmux_ID_ExOpB_FW31_SW3
    SLICE_X25Y162.A5     net (fanout=2)        0.235   N420
    SLICE_X25Y162.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<4>
                                                       Core0/uALU/Res<8>_SW1
    SLICE_X24Y155.B4     net (fanout=1)        0.456   N714
    SLICE_X24Y155.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement30
    SLICE_X24Y155.A3     net (fanout=1)        0.375   Core0/uBranchCTRL/PCIncrement<8>
    SLICE_X24Y155.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/BrTaken1_SW0
    SLICE_X21Y158.A6     net (fanout=1)        0.377   N820
    SLICE_X21Y158.CLK    Tas                   0.009   Core0/BrTaken
                                                       Core0/uBranchCTRL/BrTaken3
                                                       Core0/BrTaken
    -------------------------------------------------  ---------------------------
    Total                                     12.698ns (1.365ns logic, 11.333ns route)
                                                       (10.7% logic, 89.3% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/BrTaken
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X21Y158.CLK    net (fanout=477)      1.213   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (0.769ns logic, 3.000ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_13 (SLICE_X16Y165.CIN), 48084 paths
--------------------------------------------------------------------------------
Offset (setup paths):   8.880ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.621ns (Levels of Logic = 11)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X13Y165.A5     net (fanout=55)       0.819   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X13Y165.A      Tilo                  0.043   N486
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>_SW1
    SLICE_X14Y164.A1     net (fanout=3)        0.460   N315
    SLICE_X14Y164.A      Tilo                  0.043   N488
                                                       Core0/Mmux_ID_ExOpB_FW32_SW6
    SLICE_X17Y165.A3     net (fanout=2)        0.365   N488
    SLICE_X17Y165.A      Tilo                  0.043   N336
                                                       Core0/uALU/Res<9>_SW3
    SLICE_X16Y164.B4     net (fanout=1)        0.433   N766
    SLICE_X16Y164.COUT   Topcyb                0.299   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<9>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X16Y165.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X16Y165.CLK    Tcinck                0.089   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                     12.621ns (1.701ns logic, 10.920ns route)
                                                       (13.5% logic, 86.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X16Y165.CLK    net (fanout=477)      1.210   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.769ns logic, 2.997ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.779ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.520ns (Levels of Logic = 12)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X16Y159.A6     net (fanout=55)       0.539   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X16Y159.A      Tilo                  0.043   N402
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<4>_SW1
    SLICE_X16Y160.D1     net (fanout=3)        0.469   N300
    SLICE_X16Y160.D      Tilo                  0.043   N403
                                                       Core0/Mmux_ID_ExOpB_FW27_SW2
    SLICE_X15Y161.B1     net (fanout=2)        0.465   N403
    SLICE_X15Y161.B      Tilo                  0.043   N703
                                                       Core0/uALU/Res<4>_SW2
    SLICE_X16Y163.A3     net (fanout=1)        0.459   N703
    SLICE_X16Y163.COUT   Topcya                0.289   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<4>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X16Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X16Y164.COUT   Tbyp                  0.054   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X16Y165.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X16Y165.CLK    Tcinck                0.089   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                     12.520ns (1.745ns logic, 10.775ns route)
                                                       (13.9% logic, 86.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X16Y165.CLK    net (fanout=477)      1.210   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.769ns logic, 2.997ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Offset (setup paths):   8.754ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/REG_PC[15]_dff_2_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      12.495ns (Levels of Logic = 12)
  Clock Path Delay:     3.766ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y122.A6     net (fanout=554)      6.688   reset_IBUF
    SLICE_X45Y122.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.D1     net (fanout=1)        0.360   Core0/uRF/Mmux_DoutA_865
    SLICE_X45Y122.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_721
                                                       Core0/uRF/Mmux_DoutA_421
                                                       Core0/uRF/Mmux_DoutA_2_f7_20
    SLICE_X37Y120.A6     net (fanout=2)        0.476   Core0/ID_RegDA<29>
    SLICE_X37Y120.A      Tilo                  0.043   Core0/uRF/RegisterTable_7<19>
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C5     net (fanout=1)        1.075   Core0/uBranchCTRL/FlagZ5
    SLICE_X17Y154.C      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X17Y154.D4     net (fanout=2)        0.244   Core0/uBranchCTRL/FlagZ
    SLICE_X17Y154.D      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X16Y159.A6     net (fanout=55)       0.539   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X16Y159.A      Tilo                  0.043   N402
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<4>_SW1
    SLICE_X17Y160.C1     net (fanout=3)        0.452   N300
    SLICE_X17Y160.C      Tilo                  0.043   N404
                                                       Core0/Mmux_ID_ExOpB_FW27_SW3
    SLICE_X15Y161.B2     net (fanout=2)        0.457   N404
    SLICE_X15Y161.B      Tilo                  0.043   N703
                                                       Core0/uALU/Res<4>_SW2
    SLICE_X16Y163.A3     net (fanout=1)        0.459   N703
    SLICE_X16Y163.COUT   Topcya                0.289   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<4>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X16Y164.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X16Y164.COUT   Tbyp                  0.054   Core0/REG_PC[15]_dff_2<11>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X16Y165.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<11>
    SLICE_X16Y165.CLK    Tcinck                0.089   Core0/REG_PC[15]_dff_2<15>
                                                       Core0/uBranchCTRL/Madd_NextPC_xor<15>
                                                       Core0/REG_PC[15]_dff_2_13
    -------------------------------------------------  ---------------------------
    Total                                     12.495ns (1.745ns logic, 10.750ns route)
                                                       (14.0% logic, 86.0% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/REG_PC[15]_dff_2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X16Y165.CLK    net (fanout=477)      1.210   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (0.769ns logic, 2.997ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/EX_MemCTRL[2]_dff_30_2 (SLICE_X17Y182.B6), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.344ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/EX_MemCTRL[2]_dff_30_2 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.810ns (Levels of Logic = 2)
  Clock Path Delay:     4.130ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/EX_MemCTRL[2]_dff_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X17Y182.B6     net (fanout=554)      1.232   reset_IBUF
    SLICE_X17Y182.CLK    Tah         (-Th)     0.117   Core0/EX_MemCTRL[2]_dff_30<2>
                                                       Core0/uDecoder/Mmux_MemCTRL31
                                                       Core0/EX_MemCTRL[2]_dff_30_2
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.578ns logic, 1.232ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/EX_MemCTRL[2]_dff_30_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y182.CLK    net (fanout=477)      1.375   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.854ns logic, 3.276ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_MemCTRL[2]_dff_30_0 (SLICE_X17Y182.A3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.212ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/EX_MemCTRL[2]_dff_30_0 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.942ns (Levels of Logic = 2)
  Clock Path Delay:     4.130ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/EX_MemCTRL[2]_dff_30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X17Y182.A3     net (fanout=554)      1.365   reset_IBUF
    SLICE_X17Y182.CLK    Tah         (-Th)     0.118   Core0/EX_MemCTRL[2]_dff_30<2>
                                                       Core0/uDecoder/Mmux_MemCTRL11
                                                       Core0/EX_MemCTRL[2]_dff_30_0
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (0.577ns logic, 1.365ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/EX_MemCTRL[2]_dff_30_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y182.CLK    net (fanout=477)      1.375   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.854ns logic, 3.276ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/EX_MemCTRL[2]_dff_30_1 (SLICE_X17Y182.A3), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.211ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/EX_MemCTRL[2]_dff_30_1 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.943ns (Levels of Logic = 2)
  Clock Path Delay:     4.130ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/EX_MemCTRL[2]_dff_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X17Y182.A3     net (fanout=554)      1.365   reset_IBUF
    SLICE_X17Y182.CLK    Tah         (-Th)     0.117   Core0/EX_MemCTRL[2]_dff_30<2>
                                                       Core0/uDecoder/Mmux_MemCTRL21
                                                       Core0/EX_MemCTRL[2]_dff_30_1
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.578ns logic, 1.365ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/EX_MemCTRL[2]_dff_30_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X17Y182.CLK    net (fanout=477)      1.375   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.854ns logic, 3.276ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  13.281ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<16> (D13.PAD), 16 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 13.281ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<16> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.125ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.CMUX   Tshcko                0.317   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X19Y131.A1     net (fanout=193)      3.917   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X19Y131.AMUX   Tilo                  0.142   Core0/Mmux_MemWriteData18
                                                       Core0/Mmux_MemWriteData161
    SLICE_X6Y142.A6      net (fanout=1)        0.712   Core0/Mmux_MemWriteData16
    SLICE_X6Y142.A       Tilo                  0.043   MemWData_16_OBUF
                                                       Core0/Mmux_MemWriteData163
    D13.O                net (fanout=2)        1.615   MemWData_16_OBUF
    D13.PAD              Tioop                 2.379   MemWData<16>
                                                       MemWData_16_OBUF
                                                       MemWData<16>
    -------------------------------------------------  ---------------------------
    Total                                      9.125ns (2.881ns logic, 6.244ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.714ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<16> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.558ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.AMUX   Tshcko                0.316   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X19Y131.A2     net (fanout=70)       3.349   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X19Y131.AMUX   Tilo                  0.144   Core0/Mmux_MemWriteData18
                                                       Core0/Mmux_MemWriteData161
    SLICE_X6Y142.A6      net (fanout=1)        0.712   Core0/Mmux_MemWriteData16
    SLICE_X6Y142.A       Tilo                  0.043   MemWData_16_OBUF
                                                       Core0/Mmux_MemWriteData163
    D13.O                net (fanout=2)        1.615   MemWData_16_OBUF
    D13.PAD              Tioop                 2.379   MemWData<16>
                                                       MemWData_16_OBUF
                                                       MemWData<16>
    -------------------------------------------------  ---------------------------
    Total                                      8.558ns (2.882ns logic, 5.676ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.687ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<16> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.531ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.CMUX   Tshcko                0.317   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X7Y147.D1      net (fanout=193)      3.493   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X7Y147.DMUX    Tilo                  0.143   Core0/Mmux_MemWriteData102
                                                       Core0/Mmux_MemWriteData1621
    SLICE_X6Y142.A4      net (fanout=8)        0.541   Core0/Mmux_MemWriteData162
    SLICE_X6Y142.A       Tilo                  0.043   MemWData_16_OBUF
                                                       Core0/Mmux_MemWriteData163
    D13.O                net (fanout=2)        1.615   MemWData_16_OBUF
    D13.PAD              Tioop                 2.379   MemWData<16>
                                                       MemWData_16_OBUF
                                                       MemWData<16>
    -------------------------------------------------  ---------------------------
    Total                                      8.531ns (2.882ns logic, 5.649ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<17> (E13.PAD), 16 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 13.162ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<17> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      9.006ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.CMUX   Tshcko                0.317   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X19Y131.A1     net (fanout=193)      3.917   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X19Y131.A      Tilo                  0.043   Core0/Mmux_MemWriteData18
                                                       Core0/Mmux_MemWriteData181
    SLICE_X8Y140.D5      net (fanout=1)        0.611   Core0/Mmux_MemWriteData18
    SLICE_X8Y140.D       Tilo                  0.043   Core0/uRF/RegisterTable_24<3>
                                                       Core0/Mmux_MemWriteData183
    E13.O                net (fanout=2)        1.718   MemWData_17_OBUF
    E13.PAD              Tioop                 2.357   MemWData<17>
                                                       MemWData_17_OBUF
                                                       MemWData<17>
    -------------------------------------------------  ---------------------------
    Total                                      9.006ns (2.760ns logic, 6.246ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.874ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<17> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.718ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.CMUX   Tshcko                0.317   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X7Y147.D1      net (fanout=193)      3.493   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X7Y147.DMUX    Tilo                  0.143   Core0/Mmux_MemWriteData102
                                                       Core0/Mmux_MemWriteData1621
    SLICE_X8Y140.D6      net (fanout=8)        0.647   Core0/Mmux_MemWriteData162
    SLICE_X8Y140.D       Tilo                  0.043   Core0/uRF/RegisterTable_24<3>
                                                       Core0/Mmux_MemWriteData183
    E13.O                net (fanout=2)        1.718   MemWData_17_OBUF
    E13.PAD              Tioop                 2.357   MemWData<17>
                                                       MemWData_17_OBUF
                                                       MemWData<17>
    -------------------------------------------------  ---------------------------
    Total                                      8.718ns (2.860ns logic, 5.858ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.593ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<17> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.437ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.AMUX   Tshcko                0.316   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X19Y131.A2     net (fanout=70)       3.349   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X19Y131.A      Tilo                  0.043   Core0/Mmux_MemWriteData18
                                                       Core0/Mmux_MemWriteData181
    SLICE_X8Y140.D5      net (fanout=1)        0.611   Core0/Mmux_MemWriteData18
    SLICE_X8Y140.D       Tilo                  0.043   Core0/uRF/RegisterTable_24<3>
                                                       Core0/Mmux_MemWriteData183
    E13.O                net (fanout=2)        1.718   MemWData_17_OBUF
    E13.PAD              Tioop                 2.357   MemWData<17>
                                                       MemWData_17_OBUF
                                                       MemWData<17>
    -------------------------------------------------  ---------------------------
    Total                                      8.437ns (2.759ns logic, 5.678ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<18> (E12.PAD), 16 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 13.149ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_2 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.993ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_2 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.CMUX   Tshcko                0.317   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_2
    SLICE_X19Y136.A2     net (fanout=193)      3.568   Core0/WB_MemCTRL[2]_dff_63<2>
    SLICE_X19Y136.AMUX   Tilo                  0.144   Core0/uRF/Mmux_DoutA_87
                                                       Core0/Mmux_MemWriteData201
    SLICE_X6Y143.A2      net (fanout=1)        0.933   Core0/Mmux_MemWriteData20
    SLICE_X6Y143.A       Tilo                  0.043   Core0/uRF/RegisterTable_3<3>
                                                       Core0/Mmux_MemWriteData203
    E12.O                net (fanout=2)        1.624   MemWData_18_OBUF
    E12.PAD              Tioop                 2.364   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      8.993ns (2.868ns logic, 6.125ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.612ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_1 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.456ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_1 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.BMUX   Tshcko                0.319   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_1
    SLICE_X19Y136.A1     net (fanout=64)       3.031   Core0/WB_MemCTRL[2]_dff_63<1>
    SLICE_X19Y136.AMUX   Tilo                  0.142   Core0/uRF/Mmux_DoutA_87
                                                       Core0/Mmux_MemWriteData201
    SLICE_X6Y143.A2      net (fanout=1)        0.933   Core0/Mmux_MemWriteData20
    SLICE_X6Y143.A       Tilo                  0.043   Core0/uRF/RegisterTable_3<3>
                                                       Core0/Mmux_MemWriteData203
    E12.O                net (fanout=2)        1.624   MemWData_18_OBUF
    E12.PAD              Tioop                 2.364   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      8.456ns (2.868ns logic, 5.588ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.536ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_63_0 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.380ns (Levels of Logic = 3)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_63_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X14Y182.CLK    net (fanout=477)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_63_0 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y182.AMUX   Tshcko                0.316   Core0/WB_MemCTRL[2]_dff_63<2>
                                                       Core0/WB_MemCTRL[2]_dff_63_0
    SLICE_X19Y136.A3     net (fanout=70)       2.956   Core0/WB_MemCTRL[2]_dff_63<0>
    SLICE_X19Y136.AMUX   Tilo                  0.144   Core0/uRF/Mmux_DoutA_87
                                                       Core0/Mmux_MemWriteData201
    SLICE_X6Y143.A2      net (fanout=1)        0.933   Core0/Mmux_MemWriteData20
    SLICE_X6Y143.A       Tilo                  0.043   Core0/uRF/RegisterTable_3<3>
                                                       Core0/Mmux_MemWriteData203
    E12.O                net (fanout=2)        1.624   MemWData_18_OBUF
    E12.PAD              Tioop                 2.364   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      8.380ns (2.867ns logic, 5.513ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<28> (A15.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.620ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_4 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.006ns (Levels of Logic = 2)
  Clock Path Delay:     1.639ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y151.CLK     net (fanout=477)      0.647   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.639ns (0.129ns logic, 1.510ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_4 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y151.AQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<7>
                                                       Core0/WB_StoreData[31]_dff_61_4
    SLICE_X6Y153.B5      net (fanout=4)        0.175   Core0/WB_StoreData[31]_dff_61<4>
    SLICE_X6Y153.B       Tilo                  0.028   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData42
    A15.O                net (fanout=2)        0.381   MemWData_28_OBUF
    A15.PAD              Tioop                 1.322   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      2.006ns (1.450ns logic, 0.556ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.261ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_12 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.690ns (Levels of Logic = 3)
  Clock Path Delay:     1.596ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X8Y174.CLK     net (fanout=477)      0.604   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (0.129ns logic, 1.467ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_12 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y174.AQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_61<15>
                                                       Core0/WB_StoreData[31]_dff_61_12
    SLICE_X6Y165.D1      net (fanout=2)        0.448   Core0/WB_StoreData[31]_dff_61<12>
    SLICE_X6Y165.D       Tilo                  0.028   N10
                                                       Core0/Mmux_MemWriteData42_SW0
    SLICE_X6Y153.B3      net (fanout=1)        0.365   N10
    SLICE_X6Y153.B       Tilo                  0.028   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData42
    A15.O                net (fanout=2)        0.381   MemWData_28_OBUF
    A15.PAD              Tioop                 1.322   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.496ns logic, 1.194ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.267ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_28 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.696ns (Levels of Logic = 3)
  Clock Path Delay:     1.596ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X33Y165.CLK    net (fanout=477)      0.604   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.596ns (0.129ns logic, 1.467ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_28 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y165.AQ     Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<31>
                                                       Core0/WB_StoreData[31]_dff_61_28
    SLICE_X6Y165.D5      net (fanout=1)        0.472   Core0/WB_StoreData[31]_dff_61<28>
    SLICE_X6Y165.D       Tilo                  0.028   N10
                                                       Core0/Mmux_MemWriteData42_SW0
    SLICE_X6Y153.B3      net (fanout=1)        0.365   N10
    SLICE_X6Y153.B       Tilo                  0.028   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData42
    A15.O                net (fanout=2)        0.381   MemWData_28_OBUF
    A15.PAD              Tioop                 1.322   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.478ns logic, 1.218ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<26> (B11.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.623ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_2 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.010ns (Levels of Logic = 2)
  Clock Path Delay:     1.638ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y156.CLK     net (fanout=477)      0.646   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.129ns logic, 1.509ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_2 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y156.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<3>
                                                       Core0/WB_StoreData[31]_dff_61_2
    SLICE_X6Y156.C5      net (fanout=4)        0.143   Core0/WB_StoreData[31]_dff_61<2>
    SLICE_X6Y156.C       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    B11.O                net (fanout=2)        0.427   MemWData_26_OBUF
    B11.PAD              Tioop                 1.312   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.010ns (1.440ns logic, 0.570ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.116ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_10 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.507ns (Levels of Logic = 3)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y165.CLK     net (fanout=477)      0.642   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.129ns logic, 1.505ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_10 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<11>
                                                       Core0/WB_StoreData[31]_dff_61_10
    SLICE_X4Y165.A4      net (fanout=2)        0.270   Core0/WB_StoreData[31]_dff_61<10>
    SLICE_X4Y165.A       Tilo                  0.028   Core0/WB_StoreData[31]_dff_61<11>
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X6Y156.C3      net (fanout=1)        0.342   N14
    SLICE_X6Y156.C       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    B11.O                net (fanout=2)        0.427   MemWData_26_OBUF
    B11.PAD              Tioop                 1.312   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (1.468ns logic, 1.039ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.262ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.685ns (Levels of Logic = 3)
  Clock Path Delay:     1.602ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X27Y158.CLK    net (fanout=477)      0.610   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (0.129ns logic, 1.473ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y158.BQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_36<2>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X6Y155.B4      net (fanout=32)       0.669   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X6Y155.B       Tilo                  0.028   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X6Y156.C6      net (fanout=8)        0.121   Core0/Mmux_MemWriteData342
    SLICE_X6Y156.C       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    B11.O                net (fanout=2)        0.427   MemWData_26_OBUF
    B11.PAD              Tioop                 1.312   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (1.468ns logic, 1.217ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<27> (B14.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.631ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_3 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.018ns (Levels of Logic = 2)
  Clock Path Delay:     1.638ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y156.CLK     net (fanout=477)      0.646   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.129ns logic, 1.509ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_3 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y156.DQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<3>
                                                       Core0/WB_StoreData[31]_dff_61_3
    SLICE_X6Y157.D3      net (fanout=4)        0.194   Core0/WB_StoreData[31]_dff_61<3>
    SLICE_X6Y157.D       Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    B14.O                net (fanout=2)        0.378   MemWData_27_OBUF
    B14.PAD              Tioop                 1.318   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      2.018ns (1.446ns logic, 0.572ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.991ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_61_11 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.382ns (Levels of Logic = 3)
  Clock Path Delay:     1.634ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_61_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y165.CLK     net (fanout=477)      0.642   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.129ns logic, 1.505ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_61_11 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y165.DQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_61<11>
                                                       Core0/WB_StoreData[31]_dff_61_11
    SLICE_X7Y167.A5      net (fanout=2)        0.168   Core0/WB_StoreData[31]_dff_61<11>
    SLICE_X7Y167.A       Tilo                  0.028   N12
                                                       Core0/Mmux_MemWriteData40_SW0
    SLICE_X6Y157.D1      net (fanout=1)        0.362   N12
    SLICE_X6Y157.D       Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    B14.O                net (fanout=2)        0.378   MemWData_27_OBUF
    B14.PAD              Tioop                 1.318   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      2.382ns (1.474ns logic, 0.908ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.289ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_36_1 (FF)
  Destination:          MemWData<27> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.712ns (Levels of Logic = 3)
  Clock Path Delay:     1.602ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_36_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X27Y158.CLK    net (fanout=477)      0.610   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (0.129ns logic, 1.473ns route)
                                                       (8.1% logic, 91.9% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_36_1 to MemWData<27>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y158.BQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_36<2>
                                                       Core0/MEM_ExResult[31]_dff_36_1
    SLICE_X6Y155.B4      net (fanout=32)       0.669   Core0/MEM_ExResult[31]_dff_36<1>
    SLICE_X6Y155.B       Tilo                  0.028   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData3421
    SLICE_X6Y157.D5      net (fanout=8)        0.191   Core0/Mmux_MemWriteData342
    SLICE_X6Y157.D       Tilo                  0.028   MemWData_27_OBUF
                                                       Core0/Mmux_MemWriteData40
    B14.O                net (fanout=2)        0.378   MemWData_27_OBUF
    B14.PAD              Tioop                 1.318   MemWData<27>
                                                       MemWData_27_OBUF
                                                       MemWData<27>
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (1.474ns logic, 1.238ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    9.242(R)|      SLOW  |    2.345(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         9.021(R)|      SLOW  |         3.995(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         8.811(R)|      SLOW  |         3.859(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         9.147(R)|      SLOW  |         4.042(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         9.534(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         9.233(R)|      SLOW  |         4.058(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         9.768(R)|      SLOW  |         4.365(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         9.438(R)|      SLOW  |         4.258(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         9.224(R)|      SLOW  |         4.086(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.285(R)|      SLOW  |         4.132(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         9.915(R)|      SLOW  |         4.443(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         9.244(R)|      SLOW  |         4.064(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         9.052(R)|      SLOW  |         3.969(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         8.851(R)|      SLOW  |         3.845(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         9.666(R)|      SLOW  |         4.321(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.599(R)|      SLOW  |         4.271(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.560(R)|      SLOW  |         4.275(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        10.775(R)|      SLOW  |         4.021(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.111(R)|      SLOW  |         4.465(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        12.031(R)|      SLOW  |         4.410(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        11.098(R)|      SLOW  |         3.895(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.232(R)|      SLOW  |         4.439(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.953(R)|      SLOW  |         4.344(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.190(R)|      SLOW  |         4.057(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        10.903(R)|      SLOW  |         4.018(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        12.817(R)|      SLOW  |         3.905(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        12.800(R)|      SLOW  |         3.692(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        13.103(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        12.879(R)|      SLOW  |         3.726(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        12.840(R)|      SLOW  |         4.228(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        12.368(R)|      SLOW  |         3.865(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        12.684(R)|      SLOW  |         3.819(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        12.462(R)|      SLOW  |         3.742(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        13.281(R)|      SLOW  |         4.327(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        13.162(R)|      SLOW  |         4.377(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        13.149(R)|      SLOW  |         4.340(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        12.806(R)|      SLOW  |         4.196(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        12.944(R)|      SLOW  |         4.195(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        12.827(R)|      SLOW  |         4.138(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        12.526(R)|      SLOW  |         4.000(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        12.332(R)|      SLOW  |         3.972(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.421(R)|      SLOW  |         3.721(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        11.341(R)|      SLOW  |         3.734(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        11.127(R)|      SLOW  |         3.623(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        11.110(R)|      SLOW  |         3.631(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        11.229(R)|      SLOW  |         3.620(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.173(R)|      SLOW  |         3.691(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        11.316(R)|      SLOW  |         3.654(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        11.078(R)|      SLOW  |         3.827(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         8.521(R)|      SLOW  |         3.672(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         8.633(R)|      SLOW  |         3.736(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         8.781(R)|      SLOW  |         3.782(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         9.250(R)|      SLOW  |         4.064(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         9.203(R)|      SLOW  |         3.996(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         9.048(R)|      SLOW  |         3.944(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.130(R)|      SLOW  |         4.014(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         8.884(R)|      SLOW  |         3.833(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         9.004(R)|      SLOW  |         3.931(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         8.963(R)|      SLOW  |         3.909(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         9.131(R)|      SLOW  |         4.009(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.031(R)|      SLOW  |         3.905(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         8.859(R)|      SLOW  |         3.849(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         8.867(R)|      SLOW  |         3.879(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         8.957(R)|      SLOW  |         3.895(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         8.930(R)|      SLOW  |         3.907(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         8.945(R)|      SLOW  |         3.894(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.728|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1353423336 paths, 0 nets, and 17236 connections

Design statistics:
   Minimum period:   9.728ns{1}   (Maximum frequency: 102.796MHz)
   Minimum input required time before clock:   9.242ns
   Maximum output delay after clock:  13.281ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Apr  5 13:59:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 787 MB



