Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Sat May 27 22:00:13 2017
| Host         : DESKTOP-PEMQ38K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.172        0.000                      0                45015        0.010        0.000                      0                45015        4.020        0.000                       0                 36725  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.172        0.000                      0                45015        0.010        0.000                      0                45015        4.020        0.000                       0                 36725  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.647ns  (logic 0.580ns (6.012%)  route 9.067ns (93.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.067    12.481    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X101Y57        LUT6 (Prop_lut6_I1_O)        0.124    12.605 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][39]_i_1/O
                         net (fo=1, routed)           0.000    12.605    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][39]_i_1_n_0
    SLICE_X101Y57        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.607    12.786    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X101Y57        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][39]/C
                         clock pessimism              0.115    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X101Y57        FDRE (Setup_fdre_C_D)        0.031    12.778    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][39]
  -------------------------------------------------------------------
                         required time                         12.778    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[6][40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.644ns  (logic 0.580ns (6.014%)  route 9.064ns (93.986%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.064    12.478    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X95Y58         LUT6 (Prop_lut6_I1_O)        0.124    12.602 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[6][40]_i_1/O
                         net (fo=1, routed)           0.000    12.602    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[6][40]_i_1_n_0
    SLICE_X95Y58         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[6][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.607    12.786    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X95Y58         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[6][40]/C
                         clock pessimism              0.115    12.901    
                         clock uncertainty           -0.154    12.747    
    SLICE_X95Y58         FDRE (Setup_fdre_C_D)        0.029    12.776    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[6][40]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -12.602    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.744ns  (logic 0.580ns (5.952%)  route 9.164ns (94.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.164    12.578    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X112Y59        LUT6 (Prop_lut6_I1_O)        0.124    12.702 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][0]_i_1/O
                         net (fo=1, routed)           0.000    12.702    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][0]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.684    12.863    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][0]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.077    12.901    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][0]
  -------------------------------------------------------------------
                         required time                         12.901    
                         arrival time                         -12.702    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.580ns (5.986%)  route 9.109ns (94.014%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.109    12.523    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X109Y60        LUT6 (Prop_lut6_I1_O)        0.124    12.647 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][12]_i_1/O
                         net (fo=1, routed)           0.000    12.647    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][12]_i_1_n_0
    SLICE_X109Y60        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.681    12.860    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X109Y60        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][12]/C
                         clock pessimism              0.115    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X109Y60        FDRE (Setup_fdre_C_D)        0.029    12.850    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][12]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.691ns  (logic 0.580ns (5.985%)  route 9.111ns (94.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 12.860 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.111    12.525    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X109Y60        LUT6 (Prop_lut6_I1_O)        0.124    12.649 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][37]_i_1/O
                         net (fo=1, routed)           0.000    12.649    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][37]_i_1_n_0
    SLICE_X109Y60        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.681    12.860    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X109Y60        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][37]/C
                         clock pessimism              0.115    12.975    
                         clock uncertainty           -0.154    12.821    
    SLICE_X109Y60        FDRE (Setup_fdre_C_D)        0.031    12.852    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][37]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -12.649    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.616ns  (logic 0.580ns (6.032%)  route 9.036ns (93.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.036    12.450    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X97Y55         LUT6 (Prop_lut6_I1_O)        0.124    12.574 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][40]_i_1/O
                         net (fo=1, routed)           0.000    12.574    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][40]_i_1_n_0
    SLICE_X97Y55         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.608    12.787    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X97Y55         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][40]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X97Y55         FDRE (Setup_fdre_C_D)        0.029    12.777    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][40]
  -------------------------------------------------------------------
                         required time                         12.777    
                         arrival time                         -12.574    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.580ns (5.970%)  route 9.135ns (94.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.135    12.549    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X107Y42        LUT6 (Prop_lut6_I1_O)        0.124    12.673 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[4][19]_i_1/O
                         net (fo=1, routed)           0.000    12.673    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[4][19]_i_1_n_0
    SLICE_X107Y42        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.699    12.878    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X107Y42        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][19]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X107Y42        FDRE (Setup_fdre_C_D)        0.031    12.884    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][19]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.673    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 0.580ns (5.958%)  route 9.154ns (94.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 12.863 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.154    12.568    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X112Y59        LUT6 (Prop_lut6_I1_O)        0.124    12.692 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][4]_i_1/O
                         net (fo=1, routed)           0.000    12.692    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][4]_i_1_n_0
    SLICE_X112Y59        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.684    12.863    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X112Y59        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][4]/C
                         clock pessimism              0.115    12.978    
                         clock uncertainty           -0.154    12.824    
    SLICE_X112Y59        FDRE (Setup_fdre_C_D)        0.081    12.905    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][4]
  -------------------------------------------------------------------
                         required time                         12.905    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.222ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 0.580ns (5.977%)  route 9.124ns (94.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.124    12.538    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X107Y42        LUT6 (Prop_lut6_I1_O)        0.124    12.662 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[4][18]_i_1/O
                         net (fo=1, routed)           0.000    12.662    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[4][18]_i_1_n_0
    SLICE_X107Y42        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.699    12.878    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X107Y42        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][18]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X107Y42        FDRE (Setup_fdre_C_D)        0.031    12.884    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[4][18]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 0.580ns (6.018%)  route 9.059ns (93.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 12.787 - 10.000 ) 
    Source Clock Delay      (SCD):    2.958ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.664     2.958    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X33Y13         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     3.414 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].dir_reg/Q
                         net (fo=2571, routed)        9.059    12.473    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/dir
    SLICE_X96Y56         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][41]_i_1/O
                         net (fo=1, routed)           0.000    12.597    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix[5][41]_i_1_n_0
    SLICE_X96Y56         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       1.608    12.787    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X96Y56         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][41]/C
                         clock pessimism              0.115    12.902    
                         clock uncertainty           -0.154    12.748    
    SLICE_X96Y56         FDRE (Setup_fdre_C_D)        0.077    12.825    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].prev_pix_reg[5][41]
  -------------------------------------------------------------------
                         required time                         12.825    
                         arrival time                         -12.597    
  -------------------------------------------------------------------
                         slack                                  0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.391ns (78.991%)  route 0.104ns (21.009%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.608     0.944    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X95Y99         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7][4]/Q
                         net (fo=3, routed)           0.103     1.188    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7]__0[4]
    SLICE_X94Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.233 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad[7][1][7]_i_8/O
                         net (fo=1, routed)           0.000     1.233    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad[7][1][7]_i_8_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.385 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.386    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][7]_i_1_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.439 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.439    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/adder1_sub_row_sad_next[7][1]_191[8]
    SLICE_X94Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.964     1.330    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X94Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][8]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X94Y100        FDRE (Hold_fdre_C_D)         0.134     1.429    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][8]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[7][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.250ns (49.818%)  route 0.252ns (50.182%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.636     0.972    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X109Y99        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg[7][3]/Q
                         net (fo=4, routed)           0.252     1.364    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].abs_prev_pix_reg_n_0_[7][3]
    SLICE_X108Y100       LUT2 (Prop_lut2_I1_O)        0.045     1.409 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs[7][0][3]_i_6/O
                         net (fo=1, routed)           0.000     1.409    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs[7][0][3]_i_6_n_0
    SLICE_X108Y100       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.473 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[7][0][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.473    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/p_2_out__7[3]
    SLICE_X108Y100       FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[7][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.992     1.358    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X108Y100       FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[7][0][3]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X108Y100       FDRE (Hold_fdre_C_D)         0.134     1.457    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[7][0][3]
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder11_abs_reg[4][8][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad_reg[4][2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.256ns (61.658%)  route 0.159ns (38.342%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.613     0.949    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X93Y49         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder11_abs_reg[4][8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y49         FDRE (Prop_fdre_C_Q)         0.141     1.090 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder11_abs_reg[4][8][4]/Q
                         net (fo=2, routed)           0.159     1.249    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder11_abs_reg[4][8]__0[4]
    SLICE_X90Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.294 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad[4][2][7]_i_9/O
                         net (fo=1, routed)           0.000     1.294    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad[4][2][7]_i_9_n_0
    SLICE_X90Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.364 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad_reg[4][2][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.364    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/adder1_sub_row_sad_next[4][2]174_out[4]
    SLICE_X90Y50         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad_reg[4][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.877     1.243    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X90Y50         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad_reg[4][2][4]/C
                         clock pessimism             -0.030     1.213    
    SLICE_X90Y50         FDRE (Hold_fdre_C_D)         0.134     1.347    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder1_sub_row_sad_reg[4][2][4]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.404ns (79.528%)  route 0.104ns (20.472%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.608     0.944    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X95Y99         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDRE (Prop_fdre_C_Q)         0.141     1.085 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7][4]/Q
                         net (fo=3, routed)           0.103     1.188    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder11_abs_reg[7][7]__0[4]
    SLICE_X94Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.233 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad[7][1][7]_i_8/O
                         net (fo=1, routed)           0.000     1.233    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad[7][1][7]_i_8_n_0
    SLICE_X94Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.385 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.386    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][7]_i_1_n_0
    SLICE_X94Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.452 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.452    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/adder1_sub_row_sad_next[7][1]_191[10]
    SLICE_X94Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.964     1.330    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X94Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][10]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X94Y100        FDRE (Hold_fdre_C_D)         0.134     1.429    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[3].adder1_sub_row_sad_reg[7][1][10]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.846%)  route 0.181ns (56.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.641     0.977    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y102        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata_reg[10]/Q
                         net (fo=1, routed)           0.181     1.299    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X32Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].abs_prev_pix_reg[8][54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.334ns (68.901%)  route 0.151ns (31.099%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.580     0.916    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X60Y99         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].abs_prev_pix_reg[8][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 f  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].abs_prev_pix_reg[8][54]/Q
                         net (fo=4, routed)           0.150     1.207    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].abs_prev_pix_reg_n_0_[8][54]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.252 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs[8][6][7]_i_3/O
                         net (fo=1, routed)           0.000     1.252    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs[8][6][7]_i_3_n_0
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094     1.346 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.346    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][7]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.400 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.400    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][15]_i_1_n_7
    SLICE_X61Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.935     1.301    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X61Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][15]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     1.371    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[8][6][15]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[11][14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[11][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.251ns (61.314%)  route 0.158ns (38.686%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.556     0.892    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X48Y50         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[11][14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y50         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[11][14][4]/Q
                         net (fo=3, routed)           0.158     1.191    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder11_abs_reg[11][14]__0[4]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.236 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad[11][3][7]_i_8/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad[11][3][7]_i_8_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.301 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[11][3][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.301    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/adder1_sub_row_sad_next[11][3]83_out[5]
    SLICE_X49Y48         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[11][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.830     1.196    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X49Y48         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[11][3][5]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.105     1.271    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder1_sub_row_sad_reg[11][3][5]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[12][7][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[12][1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.274ns (64.036%)  route 0.154ns (35.964%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.574     0.910    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X26Y51         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[12][7][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y51         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[12][7][0]/Q
                         net (fo=2, routed)           0.154     1.227    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[12][7]__0[0]
    SLICE_X27Y49         LUT4 (Prop_lut4_I3_O)        0.045     1.272 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad[12][1][3]_i_7/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad[12][1][3]_i_7_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.337 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[12][1][3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.337    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/adder1_sub_row_sad_next[12][1]13_out[1]
    SLICE_X27Y49         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[12][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.860     1.226    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[12][1][1]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.105     1.301    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[12][1][1]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[11][14][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[11][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.701%)  route 0.156ns (38.299%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.584     0.920    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X59Y49         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[11][14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[11][14][4]/Q
                         net (fo=3, routed)           0.156     1.216    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder11_abs_reg[11][14]__0[4]
    SLICE_X56Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.261 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad[11][3][7]_i_8/O
                         net (fo=1, routed)           0.000     1.261    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad[11][3][7]_i_8_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.326 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[11][3][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.326    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/adder1_sub_row_sad_next[11][3]19_out[5]
    SLICE_X56Y50         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[11][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.848     1.214    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/s00_axi_aclk
    SLICE_X56Y50         FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[11][3][5]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.105     1.289    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[2].adder1_sub_row_sad_reg[11][3][5]
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.033%)  route 0.170ns (50.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.641     0.977    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/axi_rdata_reg[29]/Q
                         net (fo=1, routed)           0.170     1.311    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36725, routed)       0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[0].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[0].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[10].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[10].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[11].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y0    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[11].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[12].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y8    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[12].ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[13].ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y4    design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/ram1/gen_ram[13].ram/mem_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y109  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y109  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y30   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder2_x_reg[2]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y30   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder2_x_reg[3]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y30   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder2_x_reg[4]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y30   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[0].adder2_x_reg[5]_srl6/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y97   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y97   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y97   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y64   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_x_reg[2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y64   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_x_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y64   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_x_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y64   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_x_reg[5]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y63   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_y_reg[0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y63   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_y_reg[1]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y63   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_y_reg[2]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y63   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_y_reg[3]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y63   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_y_reg[4]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y63   design_1_i/match_0/inst/match_v1_0_S00_AXI_inst/match_pipeline_1/pipeline[1].adder2_y_reg[5]_srl6/CLK



