Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -max_paths 10000
        -transition_time
        -crosstalk_delta
        -capacitance
Design : ece581_lp_top
Version: Q-2019.12-SP3
Date   : Mon Nov 13 22:15:44 2023
****************************************
Wire Load Model Mode: enclosed

  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_B (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_B (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_2/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_2/Y (INVX0_HVT)                                      0.2569                         0.0366     1.9501 f    1.16
  n27 (net)                                     3       1.6524                                             0.0000     1.9501 f    
  U17/A (NBUFFX2_HVT)                                             0.0000    0.2569    0.0000               0.1207     2.0708 f    1.16
  U17/Y (NBUFFX2_HVT)                                                       0.0553                         0.0311     2.1019 f    1.16
  n9 (net)                                      2       1.1162                                             0.0000     2.1019 f    
  U23/A (NBUFFX2_HVT)                                             0.0000    0.0553    0.0000               0.0502     2.1521 f    1.16
  U23/Y (NBUFFX2_HVT)                                                       0.0203                         0.0255     2.1776 f    1.16
  n15 (net)                                     3       1.6065                                             0.0000     2.1776 f    
  snps_pd_modB__iso_B2Top1_snps_soc_B_out_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0203    0.0000               0.1174     2.2950 f    1.16
  snps_pd_modB__iso_B2Top1_snps_soc_B_out_UPF_ISO/Q (ISOLANDX1_HVT)         0.0120                         0.0278     2.3229 r    1.16
  soc_B_out (net)                               1       0.0539                                             0.0000     2.3229 r    
  soc_B_out (out)                                                 0.0000    0.0120    0.0000               0.0011     2.3239 r    
  data arrival time                                                                                                   2.3239      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.3239      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3239      


  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_equal (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_B (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_B (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_2/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_2/Y (INVX0_HVT)                                      0.2569                         0.0366     1.9501 f    1.16
  n27 (net)                                     3       1.6524                                             0.0000     1.9501 f    
  U17/A (NBUFFX2_HVT)                                             0.0000    0.2569    0.0000               0.1207     2.0708 f    1.16
  U17/Y (NBUFFX2_HVT)                                                       0.0553                         0.0311     2.1019 f    1.16
  n9 (net)                                      2       1.1162                                             0.0000     2.1019 f    
  U23/A (NBUFFX2_HVT)                                             0.0000    0.0553    0.0000               0.0502     2.1521 f    1.16
  U23/Y (NBUFFX2_HVT)                                                       0.0203                         0.0255     2.1776 f    1.16
  n15 (net)                                     3       1.6065                                             0.0000     2.1776 f    
  snps_pd_modB__iso_B2Top2_snps_soc_equal_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0203    0.0000               0.1174     2.2950 f    1.16
  snps_pd_modB__iso_B2Top2_snps_soc_equal_UPF_ISO/Q (ISOLANDX1_HVT)         0.0119                         0.0278     2.3229 r    1.16
  soc_equal (net)                               1       0.0539                                             0.0000     2.3229 r    
  soc_equal (out)                                                 0.0000    0.0119    0.0000               0.0011     2.3239 r    
  data arrival time                                                                                                   2.3239      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.3239      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3239      


  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: soc_B1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_B (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_B (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_2/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_2/Y (INVX0_HVT)                                      0.2569                         0.0366     1.9501 f    1.16
  n27 (net)                                     3       1.6524                                             0.0000     1.9501 f    
  U17/A (NBUFFX2_HVT)                                             0.0000    0.2569    0.0000               0.1207     2.0708 f    1.16
  U17/Y (NBUFFX2_HVT)                                                       0.0553                         0.0311     2.1019 f    1.16
  n9 (net)                                      2       1.1162                                             0.0000     2.1019 f    
  U23/A (NBUFFX2_HVT)                                             0.0000    0.0553    0.0000               0.0502     2.1521 f    1.16
  U23/Y (NBUFFX2_HVT)                                                       0.0203                         0.0255     2.1776 f    1.16
  n15 (net)                                     3       1.6065                                             0.0000     2.1776 f    
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0203    0.0000               0.1174     2.2950 f    1.16
  snps_pd_modB__iso_B2Top3_snps_soc_B1_out_UPF_ISO/Q (ISOLANDX1_HVT)        0.0117                         0.0278     2.3229 r    1.16
  soc_B1_out (net)                              1       0.0539                                             0.0000     2.3229 r    
  soc_B1_out (out)                                                0.0000    0.0117    0.0000               0.0011     2.3239 r    
  data arrival time                                                                                                   2.3239      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.3239      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3239      


  Startpoint: en_A (input port clocked by upf_clk)
  Endpoint: soc_A_carry_out
            (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_A (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_A (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_3/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_3/Y (INVX0_HVT)                                      0.2555                         0.0308     1.9444 f    1.16
  n26 (net)                                     2       1.1621                                             0.0000     1.9444 f    
  U24/A (NBUFFX2_HVT)                                             0.0000    0.2555    0.0000               0.0523     1.9967 f    1.16
  U24/Y (NBUFFX2_HVT)                                                       0.0558                         0.0326     2.0293 f    1.16
  n16 (net)                                     3       1.6524                                             0.0000     2.0293 f    
  U25/A (NBUFFX2_HVT)                                             0.0000    0.0558    0.0000               0.1207     2.1500 f    1.16
  U25/Y (NBUFFX2_HVT)                                                       0.0204                         0.0256     2.1755 f    1.16
  n17 (net)                                     3       1.6065                                             0.0000     2.1755 f    
  snps_pd_modA__iso_A2Top1_snps_soc_A_carry_out_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0204    0.0000               0.1174     2.2929 f    1.16
  snps_pd_modA__iso_A2Top1_snps_soc_A_carry_out_UPF_ISO/Q (ISOLANDX1_HVT)   0.0120                         0.0279     2.3207 r    1.16
  soc_A_carry_out (net)                         1       0.0539                                             0.0000     2.3207 r    
  soc_A_carry_out (out)                                           0.0000    0.0120    0.0000               0.0011     2.3218 r    
  data arrival time                                                                                                   2.3218      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.3218      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3218      


  Startpoint: en_A (input port clocked by upf_clk)
  Endpoint: soc_A_out[1]
            (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_A (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_A (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_3/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_3/Y (INVX0_HVT)                                      0.2555                         0.0308     1.9444 f    1.16
  n26 (net)                                     2       1.1621                                             0.0000     1.9444 f    
  U24/A (NBUFFX2_HVT)                                             0.0000    0.2555    0.0000               0.0523     1.9967 f    1.16
  U24/Y (NBUFFX2_HVT)                                                       0.0558                         0.0326     2.0293 f    1.16
  n16 (net)                                     3       1.6524                                             0.0000     2.0293 f    
  U25/A (NBUFFX2_HVT)                                             0.0000    0.0558    0.0000               0.1207     2.1500 f    1.16
  U25/Y (NBUFFX2_HVT)                                                       0.0204                         0.0256     2.1755 f    1.16
  n17 (net)                                     3       1.6065                                             0.0000     2.1755 f    
  snps_pd_modA__iso_A2Top2_snps_soc_A_out[1]_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0204    0.0000               0.1174     2.2929 f    1.16
  snps_pd_modA__iso_A2Top2_snps_soc_A_out[1]_UPF_ISO/Q (ISOLANDX1_HVT)      0.0120                         0.0279     2.3207 r    1.16
  soc_A_out[1] (net)                            1       0.0539                                             0.0000     2.3207 r    
  soc_A_out[1] (out)                                              0.0000    0.0120    0.0000               0.0011     2.3218 r    
  data arrival time                                                                                                   2.3218      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.3218      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3218      


  Startpoint: en_A (input port clocked by upf_clk)
  Endpoint: soc_A_sum_out[1]
            (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_A (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_A (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_3/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_3/Y (INVX0_HVT)                                      0.2555                         0.0308     1.9444 f    1.16
  n26 (net)                                     2       1.1621                                             0.0000     1.9444 f    
  U24/A (NBUFFX2_HVT)                                             0.0000    0.2555    0.0000               0.0523     1.9967 f    1.16
  U24/Y (NBUFFX2_HVT)                                                       0.0558                         0.0326     2.0293 f    1.16
  n16 (net)                                     3       1.6524                                             0.0000     2.0293 f    
  U25/A (NBUFFX2_HVT)                                             0.0000    0.0558    0.0000               0.1207     2.1500 f    1.16
  U25/Y (NBUFFX2_HVT)                                                       0.0204                         0.0256     2.1755 f    1.16
  n17 (net)                                     3       1.6065                                             0.0000     2.1755 f    
  snps_pd_modA__iso_A2Top3_snps_soc_A_sum_out[1]_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0204    0.0000               0.1174     2.2929 f    1.16
  snps_pd_modA__iso_A2Top3_snps_soc_A_sum_out[1]_UPF_ISO/Q (ISOLANDX1_HVT)
                                                                            0.0120                         0.0279     2.3207 r    1.16
  soc_A_sum_out[1] (net)                        1       0.0539                                             0.0000     2.3207 r    
  soc_A_sum_out[1] (out)                                          0.0000    0.0120    0.0000               0.0011     2.3218 r    
  data arrival time                                                                                                   2.3218      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.3218      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.3218      


  Startpoint: en_A (input port clocked by upf_clk)
  Endpoint: soc_A_sum_out[0]
            (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  en_A (in)                                                                 0.6080                         0.6080     1.9080 f    
  en_A (net)                                    1       0.6080                                             0.0000     1.9080 f    
  snps_iso_control_inv_3/A (INVX0_HVT)                            0.0000    0.6080    0.0000               0.0120     1.9200 f    1.16
  snps_iso_control_inv_3/Y (INVX0_HVT)                                      0.2563                         0.0086     1.9287 r    1.16
  n26 (net)                                     2       1.1570                                             0.0000     1.9287 r    
  U24/A (NBUFFX2_HVT)                                             0.0000    0.2563    0.0000               0.0521     1.9807 r    1.16
  U24/Y (NBUFFX2_HVT)                                                       0.0588                         0.0389     2.0196 r    1.16
  n16 (net)                                     3       1.6378                                             0.0000     2.0196 r    
  snps_pd_modA__iso_A2Top3_snps_soc_A_sum_out[0]_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0588    0.0000               0.1196     2.1393 r    1.16
  snps_pd_modA__iso_A2Top3_snps_soc_A_sum_out[0]_UPF_ISO/Q (ISOLANDX1_HVT)
                                                                            0.0130                         0.0435     2.1828 f    1.16
  soc_A_sum_out[0] (net)                        2       0.4544                                             0.0000     2.1828 f    
  soc_A_sum_out[0] (out)                                          0.0000    0.0130    0.0000               0.0205     2.2033 f    
  data arrival time                                                                                                   2.2033      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.2033      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2033      


  Startpoint: en_D (input port clocked by upf_clk)
  Endpoint: soc_D_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  en_D (in)                                                                 0.6080                         0.6080     1.9080 f    
  en_D (net)                                    1       0.6080                                             0.0000     1.9080 f    
  snps_iso_control_inv_0/A (INVX0_HVT)                            0.0000    0.6080    0.0000               0.0120     1.9200 f    1.16
  snps_iso_control_inv_0/Y (INVX0_HVT)                                      0.2563                         0.0086     1.9287 r    1.16
  n29 (net)                                     2       1.1570                                             0.0000     1.9287 r    
  U20/A (NBUFFX2_HVT)                                             0.0000    0.2563    0.0000               0.0521     1.9807 r    1.16
  U20/Y (NBUFFX2_HVT)                                                       0.0581                         0.0378     2.0185 r    1.16
  n12 (net)                                     2       1.1953                                             0.0000     2.0185 r    
  U13/A (NBUFFX2_HVT)                                             0.0000    0.0581    0.0000               0.0538     2.0723 r    1.16
  U13/Y (NBUFFX2_HVT)                                                       0.0215                         0.0274     2.0997 r    1.16
  n3 (net)                                      2       1.2335                                             0.0000     2.0997 r    
  snps_pd_modD__iso_D2Top1_snps_soc_D_out_UPF_ISO/EN (LSUPENX1_HVT)
                                                                  0.0000    0.0215    0.0000               0.0555     2.1552 r    1.16
  snps_pd_modD__iso_D2Top1_snps_soc_D_out_UPF_ISO/Y (LSUPENX1_HVT)          0.0397                         0.0447     2.2000 r    1.16
  soc_D_out (net)                               1       0.0539                                             0.0000     2.2000 r    
  soc_D_out (out)                                                 0.0000    0.0397    0.0000               0.0011     2.2010 r    
  data arrival time                                                                                                   2.2010      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.2010      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2010      


  Startpoint: en_D (input port clocked by upf_clk)
  Endpoint: soc_D1_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  en_D (in)                                                                 0.6080                         0.6080     1.9080 f    
  en_D (net)                                    1       0.6080                                             0.0000     1.9080 f    
  snps_iso_control_inv_0/A (INVX0_HVT)                            0.0000    0.6080    0.0000               0.0120     1.9200 f    1.16
  snps_iso_control_inv_0/Y (INVX0_HVT)                                      0.2563                         0.0086     1.9287 r    1.16
  n29 (net)                                     2       1.1570                                             0.0000     1.9287 r    
  U20/A (NBUFFX2_HVT)                                             0.0000    0.2563    0.0000               0.0521     1.9807 r    1.16
  U20/Y (NBUFFX2_HVT)                                                       0.0581                         0.0378     2.0185 r    1.16
  n12 (net)                                     2       1.1953                                             0.0000     2.0185 r    
  U13/A (NBUFFX2_HVT)                                             0.0000    0.0581    0.0000               0.0538     2.0723 r    1.16
  U13/Y (NBUFFX2_HVT)                                                       0.0215                         0.0274     2.0997 r    1.16
  n3 (net)                                      2       1.2335                                             0.0000     2.0997 r    
  snps_pd_modD__iso_D2Top2_snps_soc_D1_out_UPF_ISO/EN (LSUPENX1_HVT)
                                                                  0.0000    0.0215    0.0000               0.0555     2.1552 r    1.16
  snps_pd_modD__iso_D2Top2_snps_soc_D1_out_UPF_ISO/Y (LSUPENX1_HVT)         0.0397                         0.0447     2.2000 r    1.16
  soc_D1_out (net)                              1       0.0539                                             0.0000     2.2000 r    
  soc_D1_out (out)                                                0.0000    0.0397    0.0000               0.0011     2.2010 r    
  data arrival time                                                                                                   2.2010      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.2010      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.2010      


  Startpoint: en_C (input port clocked by upf_clk)
  Endpoint: soc_C_out (output port clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  en_C (in)                                                                 0.6080                         0.6080     1.9080 f    
  en_C (net)                                    1       0.6080                                             0.0000     1.9080 f    
  snps_iso_control_inv_1/A (INVX0_HVT)                            0.0000    0.6080    0.0000               0.0120     1.9200 f    1.16
  snps_iso_control_inv_1/Y (INVX0_HVT)                                      0.2563                         0.0086     1.9287 r    1.16
  n28 (net)                                     2       1.1570                                             0.0000     1.9287 r    
  U18/A (NBUFFX2_HVT)                                             0.0000    0.2563    0.0000               0.0521     1.9807 r    1.16
  U18/Y (NBUFFX2_HVT)                                                       0.0582                         0.0379     2.0186 r    1.16
  n10 (net)                                     2       1.2335                                             0.0000     2.0186 r    
  snps_pd_modC__iso_C2Top_snps_soc_C_out_UPF_ISO/EN (LSUPENX1_HVT)
                                                                  0.0000    0.0582    0.0000               0.0555     2.0741 r    1.16
  snps_pd_modC__iso_C2Top_snps_soc_C_out_UPF_ISO/Y (LSUPENX1_HVT)           0.0396                         0.0579     2.1321 r    1.16
  soc_C_out (net)                               1       0.0539                                             0.0000     2.1321 r    
  soc_C_out (out)                                                 0.0000    0.0396    0.0000               0.0011     2.1331 r    
  data arrival time                                                                                                   2.1331      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  output external delay                                                                                   -0.6000     1.0000      
  data required time                                                                                                  1.0000      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.0000      
  data arrival time                                                                                                  -2.1331      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -1.1331      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: B_inst/soc_equal_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.1000     0.1000      
  input external delay                                                                      1.2000     1.3000 f    
  soc_reset (in)                                             0.5805                         0.5805     1.8805 f    
  soc_reset (net)                1       0.5805                                             0.0000     1.8805 f    
  U27/A (NBUFFX2_HVT)                              0.0000    0.5805    0.0000               0.0115     1.8919 f    1.16
  U27/Y (NBUFFX2_HVT)                                        0.1095                         0.0305     1.9225 f    1.16
  n19 (net)                      2       1.1621                                             0.0000     1.9225 f    
  U21/A (NBUFFX2_HVT)                              0.0000    0.1095    0.0000               0.0523     1.9748 f    1.16
  U21/Y (NBUFFX2_HVT)                                        0.0296                         0.0280     2.0027 f    1.16
  n13 (net)                      2       1.1896                                             0.0000     2.0027 f    
  B_inst/soc_reset (modB)                                                                   0.0000     2.0027 f    
  B_inst/soc_reset (net)                 1.1896                                             0.0000     2.0027 f    
  B_inst/U18/A (INVX0_HVT)                         0.0000    0.0296    0.0000               0.0536     2.0563 f    1.16
  B_inst/U18/Y (INVX0_HVT)                                   0.0227                         0.0162     2.0724 r    1.16
  B_inst/n14 (net)               2       1.8264                                             0.0000     2.0724 r    
  B_inst/U3/A (INVX1_HVT)                          0.0000    0.0227    0.0000               0.0628     2.1352 r    1.16
  B_inst/U3/Y (INVX1_HVT)                                    0.0264                         0.0202     2.1554 f    1.16
  B_inst/n19 (net)               3       2.9592                                             0.0000     2.1554 f    
  B_inst/U19/A (INVX0_HVT)                         0.0000    0.0264    0.0000               0.1616     2.3170 f    1.16
  B_inst/U19/Y (INVX0_HVT)                                   0.0201                         0.0143     2.3312 r    1.16
  B_inst/n13 (net)               2       1.5539                                             0.0000     2.3312 r    
  B_inst/U13/A1 (AO21X1_HVT)                       0.0000    0.0201    0.0000               0.0534     2.3847 r    1.16
  B_inst/U13/Y (AO21X1_HVT)                                  0.0199                         0.0348     2.4195 r    1.16
  B_inst/n7 (net)                1       0.7532                                             0.0000     2.4195 r    
  B_inst/soc_equal_reg/D (DFFX1_HVT)               0.0000    0.0199    0.0000               0.0116     2.4311 r    1.16
  data arrival time                                                                                    2.4311      

  clock upf_clk (rise edge)                                                                 2.0000     2.0000      
  clock network delay (ideal)                                                               0.1000     2.1000      
  clock uncertainty                                                                        -0.5000     1.6000      
  B_inst/soc_equal_reg/CLK (DFFX1_HVT)                                                      0.0000     1.6000 r    
  library setup time                                                                       -0.0071     1.5929      
  data required time                                                                                   1.5929      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.5929      
  data arrival time                                                                                   -2.4311      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.8382      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: C_inst/soc_C_out_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  soc_reset (in)                                                            0.5805                         0.5805     1.8805 f    
  soc_reset (net)                               1       0.5805                                             0.0000     1.8805 f    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.5805    0.0000               0.0115     1.8919 f    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.1095                         0.0305     1.9225 f    1.16
  n19 (net)                                     2       1.1621                                             0.0000     1.9225 f    
  U15/A (NBUFFX2_HVT)                                             0.0000    0.1095    0.0000               0.0523     1.9748 f    1.16
  U15/Y (NBUFFX2_HVT)                                                       0.0292                         0.0274     2.0022 f    1.16
  n7 (net)                                      2       0.9521                                             0.0000     2.0022 f    
  C_inst/soc_reset (modC)                                                                                  0.0000     2.0022 f    
  C_inst/n14 (net)                                      0.9521                                             0.0000     2.0022 f    
  C_inst/soc_reset_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0214    0.0000               0.0494     2.0515 f    0.85
  C_inst/soc_reset_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0208                         0.0363     2.0878 f    0.85
  C_inst/n24 (net)                              2       1.6279                                             0.0000     2.0878 f    
  C_inst/U7/A (INVX0_HVT)                                         0.0000    0.0208    0.0000               0.0560     2.1438 f    0.85
  C_inst/U7/Y (INVX0_HVT)                                                   0.0228                         0.0206     2.1644 r    0.85
  C_inst/n10 (net)                              2       1.5879                                             0.0000     2.1644 r    
  C_inst/U2/A1 (NAND2X0_HVT)                                      0.0000    0.0228    0.0000               0.0546     2.2190 r    0.85
  C_inst/U2/Y (NAND2X0_HVT)                                                 0.0447                         0.0351     2.2541 f    0.85
  C_inst/n5 (net)                               2       1.4896                                             0.0000     2.2541 f    
  C_inst/U6/A2 (NAND2X0_HVT)                                      0.0000    0.0447    0.0000               0.0512     2.3054 f    0.85
  C_inst/U6/Y (NAND2X0_HVT)                                                 0.0354                         0.0339     2.3393 r    0.85
  C_inst/n2 (net)                               1       0.7243                                             0.0000     2.3393 r    
  C_inst/U4/A2 (AND3X1_HVT)                                       0.0000    0.0354    0.0000               0.0111     2.3504 r    0.85
  C_inst/U4/Y (AND3X1_HVT)                                                  0.0237                         0.0471     2.3975 r    0.85
  C_inst/n12 (net)                              1       0.7579                                             0.0000     2.3975 r    
  C_inst/soc_C_out_reg/D (DFFX1_HVT)                              0.0000    0.0237    0.0000               0.0117     2.4092 r    0.85
  data arrival time                                                                                                   2.4092      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  C_inst/soc_C_out_reg/CLK (DFFX1_HVT)                                                                     0.0000     1.6000 r    
  library setup time                                                                                      -0.0261     1.5739      
  data required time                                                                                                  1.5739      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5739      
  data arrival time                                                                                                  -2.4092      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8353      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: D_inst/soc_D1_out_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  soc_reset (in)                                                            0.5805                         0.5805     1.8805 f    
  soc_reset (net)                               1       0.5805                                             0.0000     1.8805 f    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.5805    0.0000               0.0115     1.8919 f    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.1095                         0.0305     1.9225 f    1.16
  n19 (net)                                     2       1.1621                                             0.0000     1.9225 f    
  U15/A (NBUFFX2_HVT)                                             0.0000    0.1095    0.0000               0.0523     1.9748 f    1.16
  U15/Y (NBUFFX2_HVT)                                                       0.0292                         0.0274     2.0022 f    1.16
  n7 (net)                                      2       0.9521                                             0.0000     2.0022 f    
  D_inst/soc_reset (modD)                                                                                  0.0000     2.0022 f    
  D_inst/n13 (net)                                      0.9521                                             0.0000     2.0022 f    
  D_inst/soc_reset_UPF_LS/A (LSDNSSX1_HVT)                        0.0000    0.0214    0.0000               0.0494     2.0515 f    0.85
  D_inst/soc_reset_UPF_LS/Y (LSDNSSX1_HVT)                                  0.0309                         0.0460     2.0976 f    0.85
  D_inst/n24 (net)                              2       1.6019                                             0.0000     2.0976 f    
  D_inst/U5/A (NBUFFX2_HVT)                                       0.0000    0.0309    0.0000               0.0551     2.1526 f    0.85
  D_inst/U5/Y (NBUFFX2_HVT)                                                 0.0197                         0.0343     2.1869 f    0.85
  D_inst/n2 (net)                               2       1.6187                                             0.0000     2.1869 f    
  D_inst/U10/A (INVX0_HVT)                                        0.0000    0.0197    0.0000               0.0557     2.2426 f    0.85
  D_inst/U10/Y (INVX0_HVT)                                                  0.0221                         0.0201     2.2627 r    0.85
  D_inst/n9 (net)                               2       1.5660                                             0.0000     2.2627 r    
  D_inst/U8/A2 (AND2X1_HVT)                                       0.0000    0.0221    0.0000               0.0539     2.3165 r    0.85
  D_inst/U8/Y (AND2X1_HVT)                                                  0.0198                         0.0351     2.3516 r    0.85
  D_inst/n4 (net)                               1       0.7480                                             0.0000     2.3516 r    
  D_inst/U3/A3 (AO21X1_HVT)                                       0.0000    0.0198    0.0000               0.0115     2.3632 r    0.85
  D_inst/U3/Y (AO21X1_HVT)                                                  0.0262                         0.0322     2.3954 r    0.85
  D_inst/n11 (net)                              1       0.7579                                             0.0000     2.3954 r    
  D_inst/soc_D1_out_reg/D (DFFX1_HVT)                             0.0000    0.0262    0.0000               0.0117     2.4070 r    0.85
  data arrival time                                                                                                   2.4070      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  D_inst/soc_D1_out_reg/CLK (DFFX1_HVT)                                                                    0.0000     1.6000 r    
  library setup time                                                                                      -0.0267     1.5733      
  data required time                                                                                                  1.5733      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5733      
  data arrival time                                                                                                  -2.4070      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8337      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: B_inst/soc_B2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.1000     0.1000      
  input external delay                                                                      1.2000     1.3000 f    
  soc_reset (in)                                             0.5805                         0.5805     1.8805 f    
  soc_reset (net)                1       0.5805                                             0.0000     1.8805 f    
  U27/A (NBUFFX2_HVT)                              0.0000    0.5805    0.0000               0.0115     1.8919 f    1.16
  U27/Y (NBUFFX2_HVT)                                        0.1095                         0.0305     1.9225 f    1.16
  n19 (net)                      2       1.1621                                             0.0000     1.9225 f    
  U21/A (NBUFFX2_HVT)                              0.0000    0.1095    0.0000               0.0523     1.9748 f    1.16
  U21/Y (NBUFFX2_HVT)                                        0.0296                         0.0280     2.0027 f    1.16
  n13 (net)                      2       1.1896                                             0.0000     2.0027 f    
  B_inst/soc_reset (modB)                                                                   0.0000     2.0027 f    
  B_inst/soc_reset (net)                 1.1896                                             0.0000     2.0027 f    
  B_inst/U18/A (INVX0_HVT)                         0.0000    0.0296    0.0000               0.0536     2.0563 f    1.16
  B_inst/U18/Y (INVX0_HVT)                                   0.0227                         0.0162     2.0724 r    1.16
  B_inst/n14 (net)               2       1.8264                                             0.0000     2.0724 r    
  B_inst/U3/A (INVX1_HVT)                          0.0000    0.0227    0.0000               0.0628     2.1352 r    1.16
  B_inst/U3/Y (INVX1_HVT)                                    0.0264                         0.0202     2.1554 f    1.16
  B_inst/n19 (net)               3       2.9592                                             0.0000     2.1554 f    
  B_inst/U19/A (INVX0_HVT)                         0.0000    0.0264    0.0000               0.1616     2.3170 f    1.16
  B_inst/U19/Y (INVX0_HVT)                                   0.0201                         0.0143     2.3312 r    1.16
  B_inst/n13 (net)               2       1.5539                                             0.0000     2.3312 r    
  B_inst/U11/A3 (AO22X1_HVT)                       0.0000    0.0201    0.0000               0.0534     2.3847 r    1.16
  B_inst/U11/Y (AO22X1_HVT)                                  0.0215                         0.0283     2.4129 r    1.16
  B_inst/n5 (net)                1       0.7532                                             0.0000     2.4129 r    
  B_inst/soc_B2D_reg/D (DFFX1_HVT)                 0.0000    0.0215    0.0000               0.0116     2.4245 r    1.16
  data arrival time                                                                                    2.4245      

  clock upf_clk (rise edge)                                                                 2.0000     2.0000      
  clock network delay (ideal)                                                               0.1000     2.1000      
  clock uncertainty                                                                        -0.5000     1.6000      
  B_inst/soc_B2D_reg/CLK (DFFX1_HVT)                                                        0.0000     1.6000 r    
  library setup time                                                                       -0.0076     1.5924      
  data required time                                                                                   1.5924      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.5924      
  data arrival time                                                                                   -2.4245      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.8321      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: D_inst/soc_D2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  soc_reset (in)                                                            0.5780                         0.5780     1.8780 r    
  soc_reset (net)                               1       0.5780                                             0.0000     1.8780 r    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.5780    0.0000               0.0114     1.8894 r    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.1159                         0.0451     1.9345 r    1.16
  n19 (net)                                     2       1.1570                                             0.0000     1.9345 r    
  U15/A (NBUFFX2_HVT)                                             0.0000    0.1159    0.0000               0.0521     1.9866 r    1.16
  U15/Y (NBUFFX2_HVT)                                                       0.0326                         0.0314     2.0180 r    1.16
  n7 (net)                                      2       0.9642                                             0.0000     2.0180 r    
  D_inst/soc_reset (modD)                                                                                  0.0000     2.0180 r    
  D_inst/n13 (net)                                      0.9642                                             0.0000     2.0180 r    
  D_inst/soc_reset_UPF_LS/A (LSDNSSX1_HVT)                        0.0000    0.0239    0.0000               0.0361     2.0541 r    0.85
  D_inst/soc_reset_UPF_LS/Y (LSDNSSX1_HVT)                                  0.0227                         0.0343     2.0884 r    0.85
  D_inst/n24 (net)                              2       1.6033                                             0.0000     2.0884 r    
  D_inst/U9/A (NBUFFX2_HVT)                                       0.0000    0.0227    0.0000               0.0551     2.1436 r    0.85
  D_inst/U9/Y (NBUFFX2_HVT)                                                 0.0190                         0.0328     2.1763 r    0.85
  D_inst/n10 (net)                              2       1.4976                                             0.0000     2.1763 r    
  D_inst/U4/A (NBUFFX2_HVT)                                       0.0000    0.0190    0.0000               0.0515     2.2278 r    0.85
  D_inst/U4/Y (NBUFFX2_HVT)                                                 0.0194                         0.0326     2.2605 r    0.85
  D_inst/n1 (net)                               2       1.8974                                             0.0000     2.2605 r    
  D_inst/U14/A1 (AO22X1_HVT)                                      0.0000    0.0194    0.0000               0.0653     2.3257 r    0.85
  D_inst/U14/Y (AO22X1_HVT)                                                 0.0280                         0.0542     2.3800 r    0.85
  D_inst/n6 (net)                               1       0.7579                                             0.0000     2.3800 r    
  D_inst/soc_D2A_reg/D (DFFX1_HVT)                                0.0000    0.0280    0.0000               0.0117     2.3916 r    0.85
  data arrival time                                                                                                   2.3916      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  D_inst/soc_D2A_reg/CLK (DFFX1_HVT)                                                                       0.0000     1.6000 r    
  library setup time                                                                                      -0.0271     1.5729      
  data required time                                                                                                  1.5729      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5729      
  data arrival time                                                                                                  -2.3916      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.8187      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: B_inst/soc_B1_out_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                 0.0000     0.0000      
  clock network delay (ideal)                                                               0.1000     0.1000      
  input external delay                                                                      1.2000     1.3000 r    
  soc_reset (in)                                             0.5780                         0.5780     1.8780 r    
  soc_reset (net)                1       0.5780                                             0.0000     1.8780 r    
  U27/A (NBUFFX2_HVT)                              0.0000    0.5780    0.0000               0.0114     1.8894 r    1.16
  U27/Y (NBUFFX2_HVT)                                        0.1159                         0.0451     1.9345 r    1.16
  n19 (net)                      2       1.1570                                             0.0000     1.9345 r    
  U21/A (NBUFFX2_HVT)                              0.0000    0.1159    0.0000               0.0521     1.9866 r    1.16
  U21/Y (NBUFFX2_HVT)                                        0.0328                         0.0319     2.0184 r    1.16
  n13 (net)                      2       1.1807                                             0.0000     2.0184 r    
  B_inst/soc_reset (modB)                                                                   0.0000     2.0184 r    
  B_inst/soc_reset (net)                 1.1807                                             0.0000     2.0184 r    
  B_inst/U18/A (INVX0_HVT)                         0.0000    0.0328    0.0000               0.0532     2.0716 r    1.16
  B_inst/U18/Y (INVX0_HVT)                                   0.0288                         0.0214     2.0930 f    1.16
  B_inst/n14 (net)               2       1.8377                                             0.0000     2.0930 f    
  B_inst/U6/A (INVX0_HVT)                          0.0000    0.0288    0.0000               0.0632     2.1562 f    1.16
  B_inst/U6/Y (INVX0_HVT)                                    0.0254                         0.0193     2.1755 r    1.16
  B_inst/n17 (net)               3       2.5617                                             0.0000     2.1755 r    
  B_inst/U10/A1 (NAND3X0_HVT)                      0.0000    0.0254    0.0000               0.1399     2.3154 r    1.16
  B_inst/U10/Y (NAND3X0_HVT)                                 0.0391                         0.0235     2.3389 f    1.16
  B_inst/n1 (net)                1       0.6772                                             0.0000     2.3389 f    
  B_inst/U9/A2 (NAND2X0_HVT)                       0.0000    0.0391    0.0000               0.0104     2.3493 f    1.16
  B_inst/U9/Y (NAND2X0_HVT)                                  0.0277                         0.0218     2.3711 r    1.16
  B_inst/n6 (net)                1       0.7532                                             0.0000     2.3711 r    
  B_inst/soc_B1_out_reg/D (DFFX1_HVT)              0.0000    0.0277    0.0000               0.0116     2.3827 r    1.16
  data arrival time                                                                                    2.3827      

  clock upf_clk (rise edge)                                                                 2.0000     2.0000      
  clock network delay (ideal)                                                               0.1000     2.1000      
  clock uncertainty                                                                        -0.5000     1.6000      
  B_inst/soc_B1_out_reg/CLK (DFFX1_HVT)                                                     0.0000     1.6000 r    
  library setup time                                                                       -0.0095     1.5905      
  data required time                                                                                   1.5905      
  ------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   1.5905      
  data arrival time                                                                                   -2.3827      
  ------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                    -0.7923      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: C_inst/soc_C2A_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modC               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  soc_reset (in)                                                            0.5805                         0.5805     1.8805 f    
  soc_reset (net)                               1       0.5805                                             0.0000     1.8805 f    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.5805    0.0000               0.0115     1.8919 f    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.1095                         0.0305     1.9225 f    1.16
  n19 (net)                                     2       1.1621                                             0.0000     1.9225 f    
  U15/A (NBUFFX2_HVT)                                             0.0000    0.1095    0.0000               0.0523     1.9748 f    1.16
  U15/Y (NBUFFX2_HVT)                                                       0.0292                         0.0274     2.0022 f    1.16
  n7 (net)                                      2       0.9521                                             0.0000     2.0022 f    
  C_inst/soc_reset (modC)                                                                                  0.0000     2.0022 f    
  C_inst/n14 (net)                                      0.9521                                             0.0000     2.0022 f    
  C_inst/soc_reset_UPF_LS/A (LSDNSSX2_HVT)                        0.0000    0.0214    0.0000               0.0494     2.0515 f    0.85
  C_inst/soc_reset_UPF_LS/Y (LSDNSSX2_HVT)                                  0.0208                         0.0363     2.0878 f    0.85
  C_inst/n24 (net)                              2       1.6279                                             0.0000     2.0878 f    
  C_inst/U7/A (INVX0_HVT)                                         0.0000    0.0208    0.0000               0.0560     2.1438 f    0.85
  C_inst/U7/Y (INVX0_HVT)                                                   0.0228                         0.0206     2.1644 r    0.85
  C_inst/n10 (net)                              2       1.5879                                             0.0000     2.1644 r    
  C_inst/U12/A (NBUFFX2_HVT)                                      0.0000    0.0228    0.0000               0.0546     2.2190 r    0.85
  C_inst/U12/Y (NBUFFX2_HVT)                                                0.0195                         0.0333     2.2523 r    0.85
  C_inst/n11 (net)                              2       1.7161                                             0.0000     2.2523 r    
  C_inst/U13/A3 (AO22X1_HVT)                                      0.0000    0.0195    0.0000               0.0590     2.3113 r    0.85
  C_inst/U13/Y (AO22X1_HVT)                                                 0.0279                         0.0411     2.3524 r    0.85
  C_inst/n4 (net)                               1       0.7579                                             0.0000     2.3524 r    
  C_inst/soc_C2A_reg/D (DFFX1_HVT)                                0.0000    0.0279    0.0000               0.0117     2.3641 r    0.85
  data arrival time                                                                                                   2.3641      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  C_inst/soc_C2A_reg/CLK (DFFX1_HVT)                                                                       0.0000     1.6000 r    
  library setup time                                                                                      -0.0271     1.5729      
  data required time                                                                                                  1.5729      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5729      
  data arrival time                                                                                                  -2.3641      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7912      


  Startpoint: soc_reset (input port clocked by upf_clk)
  Endpoint: D_inst/soc_D_out_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  soc_reset (in)                                                            0.5805                         0.5805     1.8805 f    
  soc_reset (net)                               1       0.5805                                             0.0000     1.8805 f    
  U27/A (NBUFFX2_HVT)                                             0.0000    0.5805    0.0000               0.0115     1.8919 f    1.16
  U27/Y (NBUFFX2_HVT)                                                       0.1095                         0.0305     1.9225 f    1.16
  n19 (net)                                     2       1.1621                                             0.0000     1.9225 f    
  U15/A (NBUFFX2_HVT)                                             0.0000    0.1095    0.0000               0.0523     1.9748 f    1.16
  U15/Y (NBUFFX2_HVT)                                                       0.0292                         0.0274     2.0022 f    1.16
  n7 (net)                                      2       0.9521                                             0.0000     2.0022 f    
  D_inst/soc_reset (modD)                                                                                  0.0000     2.0022 f    
  D_inst/n13 (net)                                      0.9521                                             0.0000     2.0022 f    
  D_inst/soc_reset_UPF_LS/A (LSDNSSX1_HVT)                        0.0000    0.0214    0.0000               0.0494     2.0515 f    0.85
  D_inst/soc_reset_UPF_LS/Y (LSDNSSX1_HVT)                                  0.0309                         0.0460     2.0976 f    0.85
  D_inst/n24 (net)                              2       1.6019                                             0.0000     2.0976 f    
  D_inst/U5/A (NBUFFX2_HVT)                                       0.0000    0.0309    0.0000               0.0551     2.1526 f    0.85
  D_inst/U5/Y (NBUFFX2_HVT)                                                 0.0197                         0.0343     2.1869 f    0.85
  D_inst/n2 (net)                               2       1.6187                                             0.0000     2.1869 f    
  D_inst/U11/A1 (NAND2X0_HVT)                                     0.0000    0.0197    0.0000               0.0557     2.2426 f    0.85
  D_inst/U11/Y (NAND2X0_HVT)                                                0.0400                         0.0300     2.2726 r    0.85
  D_inst/n5 (net)                               1       1.3301                                             0.0000     2.2726 r    
  D_inst/U12/S0 (MUX21X1_HVT)                                     0.0000    0.0400    0.0000               0.0205     2.2931 r    0.85
  D_inst/U12/Y (MUX21X1_HVT)                                                0.0304                         0.0586     2.3517 r    0.85
  D_inst/n7 (net)                               1       0.7579                                             0.0000     2.3517 r    
  D_inst/soc_D_out_reg/D (DFFX1_HVT)                              0.0000    0.0304    0.0000               0.0117     2.3634 r    0.85
  data arrival time                                                                                                   2.3634      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  D_inst/soc_D_out_reg/CLK (DFFX1_HVT)                                                                     0.0000     1.6000 r    
  library setup time                                                                                      -0.0276     1.5724      
  data required time                                                                                                  1.5724      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5724      
  data arrival time                                                                                                  -2.3634      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7910      


  Startpoint: soc_in1[0] (input port clocked by upf_clk)
  Endpoint: B_inst/soc_B_out_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modB               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  soc_in1[0] (in)                                                           0.5780                         0.5780     1.8780 r    
  soc_in1[0] (net)                              1       0.5780                                             0.0000     1.8780 r    
  U19/A (NBUFFX2_HVT)                                             0.0000    0.5780    0.0000               0.0114     1.8894 r    1.16
  U19/Y (NBUFFX2_HVT)                                                       0.1156                         0.0446     1.9340 r    1.16
  n11 (net)                                     2       0.9799                                             0.0000     1.9340 r    
  U8/A (NBUFFX2_HVT)                                              0.0000    0.1156    0.0000               0.0441     1.9781 r    1.16
  U8/Y (NBUFFX2_HVT)                                                        0.0343                         0.0347     2.0128 r    1.16
  n1 (net)                                      3       2.6180                                             0.0000     2.0128 r    
  B_inst/soc_in1[1] (modB)                                                                                 0.0000     2.0128 r    
  B_inst/soc_in1[1] (net)                               2.6180                                             0.0000     2.0128 r    
  B_inst/U14/A (INVX0_HVT)                                        0.0000    0.0343    0.0000               0.1912     2.2040 r    1.16
  B_inst/U14/Y (INVX0_HVT)                                                  0.0219                         0.0138     2.2178 f    1.16
  B_inst/n4 (net)                               1       0.7699                                             0.0000     2.2178 f    
  B_inst/U15/A1 (NAND2X0_HVT)                                     0.0000    0.0219    0.0000               0.0118     2.2296 f    1.16
  B_inst/U15/Y (NAND2X0_HVT)                                                0.0567                         0.0170     2.2466 r    1.16
  B_inst/n10 (net)                              1       0.7531                                             0.0000     2.2466 r    
  B_inst/U17/A3 (AO22X1_HVT)                                      0.0000    0.0567    0.0000               0.0116     2.2582 r    1.16
  B_inst/U17/Y (AO22X1_HVT)                                                 0.0260                         0.0378     2.2960 r    1.16
  B_inst/n11 (net)                              2       1.5264                                             0.0000     2.2960 r    
  B_inst/soc_B_out_reg/D (DFFARX1_HVT)                            0.0000    0.0260    0.0000               0.0525     2.3485 r    1.16
  data arrival time                                                                                                   2.3485      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  B_inst/soc_B_out_reg/CLK (DFFARX1_HVT)                                                                   0.0000     1.6000 r    
  library setup time                                                                                      -0.0120     1.5880      
  data required time                                                                                                  1.5880      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5880      
  data arrival time                                                                                                  -2.3485      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7605      


  Startpoint: soc_in1[0] (input port clocked by upf_clk)
  Endpoint: A_inst/soc_A_carry_out_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  soc_in1[0] (in)                                                           0.5780                         0.5780     1.8780 r    
  soc_in1[0] (net)                              1       0.5780                                             0.0000     1.8780 r    
  U19/A (NBUFFX2_HVT)                                             0.0000    0.5780    0.0000               0.0114     1.8894 r    1.16
  U19/Y (NBUFFX2_HVT)                                                       0.1156                         0.0446     1.9340 r    1.16
  n11 (net)                                     2       0.9799                                             0.0000     1.9340 r    
  U8/A (NBUFFX2_HVT)                                              0.0000    0.1156    0.0000               0.0441     1.9781 r    1.16
  U8/Y (NBUFFX2_HVT)                                                        0.0343                         0.0347     2.0128 r    1.16
  n1 (net)                                      3       2.6180                                             0.0000     2.0128 r    
  A_inst/soc_in1[0] (modA)                                                                                 0.0000     2.0128 r    
  A_inst/soc_in1[0] (net)                               2.6180                                             0.0000     2.0128 r    
  A_inst/U7/CI (FADDX1_HVT)                                       0.0000    0.0343    0.0000               0.1912     2.2040 r    1.16
  A_inst/U7/CO (FADDX1_HVT)                                                 0.0261                         0.0414     2.2455 r    1.16
  A_inst/n5 (net)                               1       0.7269                                             0.0000     2.2455 r    
  A_inst/U8/A2 (AO22X1_HVT)                                       0.0000    0.0261    0.0000               0.0112     2.2566 r    1.16
  A_inst/U8/Y (AO22X1_HVT)                                                  0.0215                         0.0389     2.2955 r    1.16
  A_inst/n3 (net)                               1       0.7532                                             0.0000     2.2955 r    
  A_inst/soc_A_carry_out_reg/D (DFFX1_HVT)                        0.0000    0.0215    0.0000               0.0116     2.3071 r    1.16
  data arrival time                                                                                                   2.3071      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  A_inst/soc_A_carry_out_reg/CLK (DFFX1_HVT)                                                               0.0000     1.6000 r    
  library setup time                                                                                      -0.0076     1.5924      
  data required time                                                                                                  1.5924      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5924      
  data arrival time                                                                                                  -2.3071      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.7147      


  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: A_inst/soc_A_out_reg[1]
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  en_B (in)                                                                 0.6017                         0.6017     1.9017 r    
  en_B (net)                                    1       0.6017                                             0.0000     1.9017 r    
  snps_iso_control_inv_2/A (INVX0_HVT)                            0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  snps_iso_control_inv_2/Y (INVX0_HVT)                                      0.2569                         0.0366     1.9501 f    1.16
  n27 (net)                                     3       1.6524                                             0.0000     1.9501 f    
  U17/A (NBUFFX2_HVT)                                             0.0000    0.2569    0.0000               0.1207     2.0708 f    1.16
  U17/Y (NBUFFX2_HVT)                                                       0.0553                         0.0311     2.1019 f    1.16
  n9 (net)                                      2       1.1162                                             0.0000     2.1019 f    
  snps_pd_modB__iso_B2A_snps_soc_B2A_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0553    0.0000               0.0502     2.1521 f    1.16
  snps_pd_modB__iso_B2A_snps_soc_B2A_UPF_ISO/Q (ISOLANDX1_HVT)              0.0137                         0.0314     2.1835 r    1.16
  soc_B2A (net)                                 1       0.5282                                             0.0000     2.1835 r    
  A_inst/soc_B2A (modA)                                                                                    0.0000     2.1835 r    
  A_inst/soc_B2A (net)                                  0.5282                                             0.0000     2.1835 r    
  A_inst/U4/A2 (AND3X1_HVT)                                       0.0000    0.0137    0.0000               0.0104     2.1940 r    1.16
  A_inst/U4/Y (AND3X1_HVT)                                                  0.0230                         0.0306     2.2245 r    1.16
  A_inst/N7 (net)                               2       1.6509                                             0.0000     2.2245 r    
  A_inst/soc_A_out_reg[1]/D (DFFARX1_HVT)                         0.0000    0.0230    0.0000               0.0568     2.2813 r    1.16
  data arrival time                                                                                                   2.2813      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  A_inst/soc_A_out_reg[1]/CLK (DFFARX1_HVT)                                                                0.0000     1.6000 r    
  library setup time                                                                                      -0.0113     1.5887      
  data required time                                                                                                  1.5887      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5887      
  data arrival time                                                                                                  -2.2813      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6926      


  Startpoint: en_B (input port clocked by upf_clk)
  Endpoint: A_inst/soc_A2D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  en_B (in)                                                                 0.6080                         0.6080     1.9080 f    
  en_B (net)                                    1       0.6080                                             0.0000     1.9080 f    
  snps_iso_control_inv_2/A (INVX0_HVT)                            0.0000    0.6080    0.0000               0.0120     1.9200 f    1.16
  snps_iso_control_inv_2/Y (INVX0_HVT)                                      0.2586                         0.0143     1.9343 r    1.16
  n27 (net)                                     3       1.6378                                             0.0000     1.9343 r    
  U17/A (NBUFFX2_HVT)                                             0.0000    0.2586    0.0000               0.1196     2.0540 r    1.16
  U17/Y (NBUFFX2_HVT)                                                       0.0585                         0.0376     2.0916 r    1.16
  n9 (net)                                      2       1.1076                                             0.0000     2.0916 r    
  snps_pd_modB__iso_B2A_snps_soc_B2A_UPF_ISO/ISO (ISOLANDX1_HVT)
                                                                  0.0000    0.0585    0.0000               0.0499     2.1415 r    1.16
  snps_pd_modB__iso_B2A_snps_soc_B2A_UPF_ISO/Q (ISOLANDX1_HVT)              0.0134                         0.0438     2.1853 f    1.16
  soc_B2A (net)                                 1       0.5279                                             0.0000     2.1853 f    
  A_inst/soc_B2A (modA)                                                                                    0.0000     2.1853 f    
  A_inst/soc_B2A (net)                                  0.5279                                             0.0000     2.1853 f    
  A_inst/U4/A2 (AND3X1_HVT)                                       0.0000    0.0134    0.0000               0.0104     2.1957 f    1.16
  A_inst/U4/Y (AND3X1_HVT)                                                  0.0206                         0.0311     2.2268 f    1.16
  A_inst/N7 (net)                               2       1.6494                                             0.0000     2.2268 f    
  A_inst/soc_A2D_reg/D (DFFASX1_HVT)                              0.0000    0.0206    0.0000               0.0567     2.2835 f    1.16
  data arrival time                                                                                                   2.2835      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  A_inst/soc_A2D_reg/CLK (DFFASX1_HVT)                                                                     0.0000     1.6000 r    
  library setup time                                                                                      -0.0070     1.5930      
  data required time                                                                                                  1.5930      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5930      
  data arrival time                                                                                                  -2.2835      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6905      


  Startpoint: soc_in1[0] (input port clocked by upf_clk)
  Endpoint: A_inst/soc_A2C_reg[0]
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  soc_in1[0] (in)                                                           0.5780                         0.5780     1.8780 r    
  soc_in1[0] (net)                              1       0.5780                                             0.0000     1.8780 r    
  U19/A (NBUFFX2_HVT)                                             0.0000    0.5780    0.0000               0.0114     1.8894 r    1.16
  U19/Y (NBUFFX2_HVT)                                                       0.1156                         0.0446     1.9340 r    1.16
  n11 (net)                                     2       0.9799                                             0.0000     1.9340 r    
  U8/A (NBUFFX2_HVT)                                              0.0000    0.1156    0.0000               0.0441     1.9781 r    1.16
  U8/Y (NBUFFX2_HVT)                                                        0.0343                         0.0347     2.0128 r    1.16
  n1 (net)                                      3       2.6180                                             0.0000     2.0128 r    
  A_inst/soc_in1[0] (modA)                                                                                 0.0000     2.0128 r    
  A_inst/soc_in1[0] (net)                               2.6180                                             0.0000     2.0128 r    
  A_inst/U7/CI (FADDX1_HVT)                                       0.0000    0.0343    0.0000               0.1912     2.2040 r    1.16
  A_inst/U7/S (FADDX1_HVT)                                                  0.0218                         0.0654     2.2694 f    1.16
  A_inst/N5 (net)                               1       0.7557                                             0.0000     2.2694 f    
  A_inst/soc_A2C_reg[0]/D (DFFARX1_HVT)                           0.0000    0.0218    0.0000               0.0116     2.2810 f    1.16
  data arrival time                                                                                                   2.2810      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  A_inst/soc_A2C_reg[0]/CLK (DFFARX1_HVT)                                                                  0.0000     1.6000 r    
  library setup time                                                                                      -0.0037     1.5963      
  data required time                                                                                                  1.5963      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5963      
  data arrival time                                                                                                  -2.2810      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6847      


  Startpoint: soc_in2[1] (input port clocked by upf_clk)
  Endpoint: A_inst/soc_A2C_reg[1]
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  soc_in2[1] (in)                                                           0.6017                         0.6017     1.9017 r    
  soc_in2[1] (net)                              1       0.6017                                             0.0000     1.9017 r    
  U9/A (INVX0_HVT)                                                0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  U9/Y (INVX0_HVT)                                                          0.2539                         0.0242     1.9377 f    1.16
  n21 (net)                                     1       0.6080                                             0.0000     1.9377 f    
  U5/A (INVX0_HVT)                                                0.0000    0.2539    0.0000               0.0120     1.9497 f    1.16
  U5/Y (INVX0_HVT)                                                          0.1197                         0.0282     1.9780 r    1.16
  n22 (net)                                     2       2.6082                                             0.0000     1.9780 r    
  A_inst/soc_in2[1] (modA)                                                                                 0.0000     1.9780 r    
  A_inst/soc_in2[1] (net)                               2.6082                                             0.0000     1.9780 r    
  A_inst/U6/A (FADDX1_HVT)                                        0.0000    0.1197    0.0000               0.1174     2.0954 r    1.16
  A_inst/U6/S (FADDX1_HVT)                                                  0.0377                         0.0858     2.1811 f    1.16
  A_inst/N4 (net)                               2       1.6494                                             0.0000     2.1811 f    
  A_inst/soc_A2C_reg[1]/D (DFFASX1_HVT)                           0.0000    0.0377    0.0000               0.0567     2.2379 f    1.16
  data arrival time                                                                                                   2.2379      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  A_inst/soc_A2C_reg[1]/CLK (DFFASX1_HVT)                                                                  0.0000     1.6000 r    
  library setup time                                                                                      -0.0148     1.5852      
  data required time                                                                                                  1.5852      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5852      
  data arrival time                                                                                                  -2.2379      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6527      


  Startpoint: soc_in2[1] (input port clocked by upf_clk)
  Endpoint: A_inst/soc_A_sum_out_reg[1]
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modA               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 r    
  soc_in2[1] (in)                                                           0.6017                         0.6017     1.9017 r    
  soc_in2[1] (net)                              1       0.6017                                             0.0000     1.9017 r    
  U9/A (INVX0_HVT)                                                0.0000    0.6017    0.0000               0.0119     1.9135 r    1.16
  U9/Y (INVX0_HVT)                                                          0.2539                         0.0242     1.9377 f    1.16
  n21 (net)                                     1       0.6080                                             0.0000     1.9377 f    
  U5/A (INVX0_HVT)                                                0.0000    0.2539    0.0000               0.0120     1.9497 f    1.16
  U5/Y (INVX0_HVT)                                                          0.1197                         0.0282     1.9780 r    1.16
  n22 (net)                                     2       2.6082                                             0.0000     1.9780 r    
  A_inst/soc_in2[1] (modA)                                                                                 0.0000     1.9780 r    
  A_inst/soc_in2[1] (net)                               2.6082                                             0.0000     1.9780 r    
  A_inst/U6/A (FADDX1_HVT)                                        0.0000    0.1197    0.0000               0.1174     2.0954 r    1.16
  A_inst/U6/S (FADDX1_HVT)                                                  0.0377                         0.0858     2.1811 f    1.16
  A_inst/N4 (net)                               2       1.6494                                             0.0000     2.1811 f    
  A_inst/soc_A_sum_out_reg[1]/D (DFFARX1_HVT)                     0.0000    0.0377    0.0000               0.0567     2.2379 f    1.16
  data arrival time                                                                                                   2.2379      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  A_inst/soc_A_sum_out_reg[1]/CLK (DFFARX1_HVT)                                                            0.0000     1.6000 r    
  library setup time                                                                                      -0.0097     1.5903      
  data required time                                                                                                  1.5903      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5903      
  data arrival time                                                                                                  -2.2379      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.6476      


  Startpoint: soc_oddeven_enable
              (input port clocked by upf_clk)
  Endpoint: D_inst/D_reg
            (rising edge-triggered flip-flop clocked by upf_clk)
  Path Group: upf_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ece581_lp_top      8000                  saed32hvt_ff0p85v125c
  modD               ForQA                 saed32hvt_ff0p85v125c

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------
  clock upf_clk (rise edge)                                                                                0.0000     0.0000      
  clock network delay (ideal)                                                                              0.1000     0.1000      
  input external delay                                                                                     1.2000     1.3000 f    
  soc_oddeven_enable (in)                                                   0.3994                         0.3994     1.6994 f    
  soc_oddeven_enable (net)                      1       0.3994                                             0.0000     1.6994 f    
  D_inst/soc_oddeven_enable (modD)                                                                         0.0000     1.6994 f    
  D_inst/n14 (net)                                      0.3994                                             0.0000     1.6994 f    
  D_inst/soc_oddeven_enable_UPF_LS/A (LSDNSSX1_HVT)               0.0000    0.2927    0.0000               0.0968     1.7962 f    0.85
  D_inst/soc_oddeven_enable_UPF_LS/Y (LSDNSSX1_HVT)                         0.0607                         0.1314     1.9276 f    0.85
  D_inst/n25 (net)                              2       1.5928                                             0.0000     1.9276 f    
  D_inst/U6/A (INVX0_HVT)                                         0.0000    0.0607    0.0000               0.0548     1.9824 f    0.85
  D_inst/U6/Y (INVX0_HVT)                                                   0.0394                         0.0282     2.0107 r    0.85
  D_inst/n8 (net)                               2       1.4902                                             0.0000     2.0107 r    
  D_inst/U13/A3 (AO22X1_HVT)                                      0.0000    0.0394    0.0000               0.0513     2.0619 r    0.85
  D_inst/U13/Y (AO22X1_HVT)                                                 0.0335                         0.0501     2.1120 r    0.85
  D_inst/N5 (net)                               2       1.5309                                             0.0000     2.1120 r    
  D_inst/D_reg/D (DFFARX1_HVT)                                    0.0000    0.0335    0.0000               0.0527     2.1647 r    0.85
  data arrival time                                                                                                   2.1647      

  clock upf_clk (rise edge)                                                                                2.0000     2.0000      
  clock network delay (ideal)                                                                              0.1000     2.1000      
  clock uncertainty                                                                                       -0.5000     1.6000      
  D_inst/D_reg/CLK (DFFARX1_HVT)                                                                           0.0000     1.6000 r    
  library setup time                                                                                      -0.0324     1.5676      
  data required time                                                                                                  1.5676      
  ---------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  1.5676      
  data arrival time                                                                                                  -2.1647      
  ---------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                   -0.5970      


1
