# 0 "arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts"






/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/fsl,qoriq-clockgen.h" 1
# 8 "arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 10 "arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 11 "arch/arm64/boot/dts/freescale/fsl-lx2160a.dtsi" 2

/memreserve/ 0x80000000 0x00010000;

/ {
 compatible = "fsl,lx2160a";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  rtc1 = &ftm_alarm0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;


  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x0>;
   clocks = <&clockgen 1 0>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster0_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x1>;
   clocks = <&clockgen 1 0>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster0_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu100: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x100>;
   clocks = <&clockgen 1 1>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster1_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu101: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x101>;
   clocks = <&clockgen 1 1>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster1_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu200: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x200>;
   clocks = <&clockgen 1 2>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster2_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu201: cpu@201 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x201>;
   clocks = <&clockgen 1 2>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster2_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu300: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x300>;
   clocks = <&clockgen 1 3>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster3_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu301: cpu@301 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x301>;
   clocks = <&clockgen 1 3>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster3_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu400: cpu@400 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x400>;
   clocks = <&clockgen 1 4>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster4_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu401: cpu@401 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x401>;
   clocks = <&clockgen 1 4>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster4_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu500: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x500>;
   clocks = <&clockgen 1 5>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster5_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu501: cpu@501 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x501>;
   clocks = <&clockgen 1 5>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster5_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu600: cpu@600 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x600>;
   clocks = <&clockgen 1 6>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster6_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu601: cpu@601 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x601>;
   clocks = <&clockgen 1 6>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster6_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu700: cpu@700 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x700>;
   clocks = <&clockgen 1 7>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster7_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cpu701: cpu@701 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   enable-method = "psci";
   reg = <0x701>;
   clocks = <&clockgen 1 7>;
   d-cache-size = <0x8000>;
   d-cache-line-size = <64>;
   d-cache-sets = <128>;
   i-cache-size = <0xC000>;
   i-cache-line-size = <64>;
   i-cache-sets = <192>;
   next-level-cache = <&cluster7_l2>;
   cpu-idle-states = <&cpu_pw15>;
   #cooling-cells = <2>;
  };

  cluster0_l2: l2-cache0 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster1_l2: l2-cache1 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster2_l2: l2-cache2 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster3_l2: l2-cache3 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster4_l2: l2-cache4 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster5_l2: l2-cache5 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster6_l2: l2-cache6 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cluster7_l2: l2-cache7 {
   compatible = "cache";
   cache-unified;
   cache-size = <0x100000>;
   cache-line-size = <64>;
   cache-sets = <1024>;
   cache-level = <2>;
  };

  cpu_pw15: cpu-pw15 {
   compatible = "arm,idle-state";
   idle-state-name = "PW15";
   arm,psci-suspend-param = <0x0>;
   entry-latency-us = <2000>;
   exit-latency-us = <2000>;
   min-residency-us = <6000>;
    };
 };

 gic: interrupt-controller@6000000 {
  compatible = "arm,gic-v3";
  reg = <0x0 0x06000000 0 0x10000>,
   <0x0 0x06200000 0 0x200000>,

   <0x0 0x0c0c0000 0 0x2000>,
   <0x0 0x0c0d0000 0 0x1000>,
   <0x0 0x0c0e0000 0 0x20000>;
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  interrupt-controller;
  interrupts = <1 9 4>;

  its: msi-controller@6020000 {
   compatible = "arm,gic-v3-its";
   msi-controller;
   reg = <0x0 0x6020000 0 0x20000>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 4>,
        <1 14 4>,
        <1 11 4>,
        <1 10 4>;
 };

 pmu {
  compatible = "arm,cortex-a72-pmu";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 memory@80000000 {

  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x80000000>;
 };

 ddr1: memory-controller@1080000 {
  compatible = "fsl,qoriq-memory-controller";
  reg = <0x0 0x1080000 0x0 0x1000>;
  interrupts = <0 17 4>;
  little-endian;
 };

 ddr2: memory-controller@1090000 {
  compatible = "fsl,qoriq-memory-controller";
  reg = <0x0 0x1090000 0x0 0x1000>;
  interrupts = <0 18 4>;
  little-endian;
 };


 sysclk: sysclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "sysclk";
 };

 thermal-zones {
  cluster6-7 {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 0>;

   trips {
    cluster6_7_alert: cluster6-7-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cluster6_7_crit: cluster6-7-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cluster6_7_alert>;
     cooling-device =
      <&cpu0 (~0) (~0)>,
      <&cpu1 (~0) (~0)>,
      <&cpu100 (~0) (~0)>,
      <&cpu101 (~0) (~0)>,
      <&cpu200 (~0) (~0)>,
      <&cpu201 (~0) (~0)>,
      <&cpu300 (~0) (~0)>,
      <&cpu301 (~0) (~0)>,
      <&cpu400 (~0) (~0)>,
      <&cpu401 (~0) (~0)>,
      <&cpu500 (~0) (~0)>,
      <&cpu501 (~0) (~0)>,
      <&cpu600 (~0) (~0)>,
      <&cpu601 (~0) (~0)>,
      <&cpu700 (~0) (~0)>,
      <&cpu701 (~0) (~0)>;
    };
   };
  };

  ddr-cluster5 {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 1>;

   trips {
    ddr-cluster5-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    ddr-cluster5-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  wriop {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 2>;

   trips {
    wriop-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    wriop-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  dce-qbman-hsio2 {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 3>;

   trips {
    dce-qbman-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    dce-qbman-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  ccn-dpaa-tbu {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 4>;

   trips {
    ccn-dpaa-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    ccn-dpaa-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster4-hsio3 {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 5>;

   trips {
    clust4-hsio3-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    clust4-hsio3-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };

  cluster2-3 {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 6>;

   trips {
    cluster2-3-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    cluster2-3-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  dma-ranges = <0x0 0x0 0x0 0x0 0x10000 0x00000000>;

  serdes_1: phy@1ea0000 {
   compatible = "fsl,lynx-28g";
   reg = <0x0 0x1ea0000 0x0 0x1e30>;
   #phy-cells = <1>;
  };

  crypto: crypto@8000000 {
   compatible = "fsl,sec-v5.0", "fsl,sec-v4.0";
   fsl,sec-era = <10>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x00 0x8000000 0x100000>;
   reg = <0x00 0x8000000 0x0 0x100000>;
   interrupts = <0 139 4>;
   dma-coherent;
   status = "disabled";

   sec_jr0: jr@10000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x10000 0x10000>;
    interrupts = <0 140 4>;
   };

   sec_jr1: jr@20000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x20000 0x10000>;
    interrupts = <0 141 4>;
   };

   sec_jr2: jr@30000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x30000 0x10000>;
    interrupts = <0 142 4>;
   };

   sec_jr3: jr@40000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x40000 0x10000>;
    interrupts = <0 143 4>;
   };
  };

  clockgen: clock-controller@1300000 {
   compatible = "fsl,lx2160a-clockgen";
   reg = <0 0x1300000 0 0xa0000>;
   #clock-cells = <2>;
   clocks = <&sysclk>;
  };

  dcfg: syscon@1e00000 {
   compatible = "fsl,lx2160a-dcfg", "syscon";
   reg = <0x0 0x1e00000 0x0 0x10000>;
   little-endian;
  };

  sfp: efuse@1e80000 {
   compatible = "fsl,ls1028a-sfp";
   reg = <0x0 0x1e80000 0x0 0x10000>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   clock-names = "sfp";
  };

  isc: syscon@1f70000 {
   compatible = "fsl,lx2160a-isc", "syscon";
   reg = <0x0 0x1f70000 0x0 0x10000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1f70000 0x10000>;

   extirq: interrupt-controller@14 {
    compatible = "fsl,lx2160a-extirq", "fsl,ls1088a-extirq";
    #interrupt-cells = <2>;
    #address-cells = <0>;
    interrupt-controller;
    reg = <0x14 4>;
    interrupt-map =
     <0 0 &gic 0 0 4>,
     <1 0 &gic 0 1 4>,
     <2 0 &gic 0 2 4>,
     <3 0 &gic 0 3 4>,
     <4 0 &gic 0 4 4>,
     <5 0 &gic 0 5 4>,
     <6 0 &gic 0 6 4>,
     <7 0 &gic 0 7 4>,
     <8 0 &gic 0 8 4>,
     <9 0 &gic 0 9 4>,
     <10 0 &gic 0 10 4>,
     <11 0 &gic 0 11 4>;
    interrupt-map-mask = <0xf 0x0>;
   };
  };

  tmu: tmu@1f80000 {
   compatible = "fsl,qoriq-tmu";
   reg = <0x0 0x1f80000 0x0 0x10000>;
   interrupts = <0 23 4>;
   fsl,tmu-range = <0x800000e6 0x8001017d>;
   fsl,tmu-calibration =

    <0x00000000 0x00000035

    0x00000001 0x00000154>;
   little-endian;
   #thermal-sensor-cells = <1>;
  };

  i2c0: i2c@2000000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2000000 0x0 0x10000>;
   interrupts = <0 34 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   scl-gpios = <&gpio2 15 0>;
   status = "disabled";
  };

  i2c1: i2c@2010000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2010000 0x0 0x10000>;
   interrupts = <0 34 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   status = "disabled";
  };

  i2c2: i2c@2020000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2020000 0x0 0x10000>;
   interrupts = <0 35 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   status = "disabled";
  };

  i2c3: i2c@2030000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2030000 0x0 0x10000>;
   interrupts = <0 35 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   status = "disabled";
  };

  i2c4: i2c@2040000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2040000 0x0 0x10000>;
   interrupts = <0 74 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   scl-gpios = <&gpio2 16 0>;
   status = "disabled";
  };

  i2c5: i2c@2050000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2050000 0x0 0x10000>;
   interrupts = <0 74 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   status = "disabled";
  };

  i2c6: i2c@2060000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2060000 0x0 0x10000>;
   interrupts = <0 75 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   status = "disabled";
  };

  i2c7: i2c@2070000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2070000 0x0 0x10000>;
   interrupts = <0 75 4>;
   clock-names = "i2c";
   clocks = <&clockgen 4
         ((16) - 1)>;
   status = "disabled";
  };

  fspi: spi@20c0000 {
   compatible = "nxp,lx2160a-fspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x20c0000 0x0 0x10000>,
         <0x0 0x20000000 0x0 0x10000000>;
   reg-names = "fspi_base", "fspi_mmap";
   interrupts = <0 25 4>;
   clocks = <&clockgen 4
         ((4) - 1)>,
     <&clockgen 4
         ((4) - 1)>;
   clock-names = "fspi_en", "fspi";
   status = "disabled";
  };

  dspi0: spi@2100000 {
   compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2100000 0x0 0x10000>;
   interrupts = <0 26 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   clock-names = "dspi";
   spi-num-chipselects = <5>;
   bus-num = <0>;
   status = "disabled";
  };

  dspi1: spi@2110000 {
   compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2110000 0x0 0x10000>;
   interrupts = <0 26 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   clock-names = "dspi";
   spi-num-chipselects = <5>;
   bus-num = <1>;
   status = "disabled";
  };

  dspi2: spi@2120000 {
   compatible = "fsl,lx2160a-dspi", "fsl,ls2085a-dspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2120000 0x0 0x10000>;
   interrupts = <0 241 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   clock-names = "dspi";
   spi-num-chipselects = <5>;
   bus-num = <2>;
   status = "disabled";
  };

  esdhc0: esdhc@2140000 {
   compatible = "fsl,esdhc";
   reg = <0x0 0x2140000 0x0 0x10000>;
   interrupts = <0 28 0x4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   dma-coherent;
   voltage-ranges = <1800 1800 3300 3300>;
   sdhci,auto-cmd12;
   little-endian;
   bus-width = <4>;
   status = "disabled";
  };

  esdhc1: esdhc@2150000 {
   compatible = "fsl,esdhc";
   reg = <0x0 0x2150000 0x0 0x10000>;
   interrupts = <0 63 0x4>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   dma-coherent;
   voltage-ranges = <1800 1800 3300 3300>;
   sdhci,auto-cmd12;
   broken-cd;
   little-endian;
   bus-width = <4>;
   status = "disabled";
  };

  can0: can@2180000 {
   compatible = "fsl,lx2160ar1-flexcan";
   reg = <0x0 0x2180000 0x0 0x10000>;
   interrupts = <0 21 4>;
   clocks = <&clockgen 4
         ((8) - 1)>,
     <&clockgen 0 0>;
   clock-names = "ipg", "per";
   fsl,clk-source = /bits/ 8 <0>;
   status = "disabled";
  };

  can1: can@2190000 {
   compatible = "fsl,lx2160ar1-flexcan";
   reg = <0x0 0x2190000 0x0 0x10000>;
   interrupts = <0 22 4>;
   clocks = <&clockgen 4
         ((8) - 1)>,
     <&clockgen 0 0>;
   clock-names = "ipg", "per";
   fsl,clk-source = /bits/ 8 <0>;
   status = "disabled";
  };

  uart0: serial@21c0000 {
   compatible = "arm,sbsa-uart","arm,pl011";
   reg = <0x0 0x21c0000 0x0 0x1000>;
   interrupts = <0 32 4>;
   current-speed = <115200>;
   status = "disabled";
  };

  uart1: serial@21d0000 {
   compatible = "arm,sbsa-uart","arm,pl011";
   reg = <0x0 0x21d0000 0x0 0x1000>;
   interrupts = <0 33 4>;
   current-speed = <115200>;
   status = "disabled";
  };

  uart2: serial@21e0000 {
   compatible = "arm,sbsa-uart","arm,pl011";
   reg = <0x0 0x21e0000 0x0 0x1000>;
   interrupts = <0 72 4>;
   current-speed = <115200>;
   status = "disabled";
  };

  uart3: serial@21f0000 {
   compatible = "arm,sbsa-uart","arm,pl011";
   reg = <0x0 0x21f0000 0x0 0x1000>;
   interrupts = <0 73 4>;
   current-speed = <115200>;
   status = "disabled";
  };

  gpio0: gpio@2300000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2300000 0x0 0x10000>;
   interrupts = <0 36 4>;
   gpio-controller;
   little-endian;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@2310000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2310000 0x0 0x10000>;
   interrupts = <0 36 4>;
   gpio-controller;
   little-endian;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@2320000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2320000 0x0 0x10000>;
   interrupts = <0 37 4>;
   gpio-controller;
   little-endian;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@2330000 {
   compatible = "fsl,qoriq-gpio";
   reg = <0x0 0x2330000 0x0 0x10000>;
   interrupts = <0 37 4>;
   gpio-controller;
   little-endian;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  watchdog@23a0000 {
   compatible = "arm,sbsa-gwdt";
   reg = <0x0 0x23a0000 0 0x1000>,
         <0x0 0x2390000 0 0x1000>;
   interrupts = <0 59 4>;
   timeout-sec = <30>;
  };

  rcpm: power-controller@1e34040 {
   compatible = "fsl,lx2160a-rcpm", "fsl,qoriq-rcpm-2.1+";
   reg = <0x0 0x1e34040 0x0 0x1c>;
   #fsl,rcpm-wakeup-cells = <7>;
   little-endian;
  };

  ftm_alarm0: timer@2800000 {
   compatible = "fsl,lx2160a-ftm-alarm";
   reg = <0x0 0x2800000 0x0 0x10000>;
   fsl,rcpm-wakeup = <&rcpm 0x0 0x0 0x0 0x0 0x4000 0x0 0x0>;
   interrupts = <0 44 4>;
  };

  usb0: usb@3100000 {
   compatible = "snps,dwc3";
   reg = <0x0 0x3100000 0x0 0x10000>;
   interrupts = <0 80 4>;
   dr_mode = "host";
   snps,quirk-frame-length-adjustment = <0x20>;
   usb3-lpm-capable;
   snps,dis_rxdet_inp3_quirk;
   snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
   status = "disabled";
  };

  usb1: usb@3110000 {
   compatible = "snps,dwc3";
   reg = <0x0 0x3110000 0x0 0x10000>;
   interrupts = <0 81 4>;
   dr_mode = "host";
   snps,quirk-frame-length-adjustment = <0x20>;
   usb3-lpm-capable;
   snps,dis_rxdet_inp3_quirk;
   snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
   status = "disabled";
  };

  sata0: sata@3200000 {
   compatible = "fsl,lx2160a-ahci";
   reg = <0x0 0x3200000 0x0 0x10000>,
         <0x7 0x100520 0x0 0x4>;
   reg-names = "ahci", "sata-ecc";
   interrupts = <0 133 4>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   dma-coherent;
   status = "disabled";
  };

  sata1: sata@3210000 {
   compatible = "fsl,lx2160a-ahci";
   reg = <0x0 0x3210000 0x0 0x10000>,
         <0x7 0x100520 0x0 0x4>;
   reg-names = "ahci", "sata-ecc";
   interrupts = <0 136 4>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   dma-coherent;
   status = "disabled";
  };

  sata2: sata@3220000 {
   compatible = "fsl,lx2160a-ahci";
   reg = <0x0 0x3220000 0x0 0x10000>,
         <0x7 0x100520 0x0 0x4>;
   reg-names = "ahci", "sata-ecc";
   interrupts = <0 97 4>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   dma-coherent;
   status = "disabled";
  };

  sata3: sata@3230000 {
   compatible = "fsl,lx2160a-ahci";
   reg = <0x0 0x3230000 0x0 0x10000>,
         <0x7 0x100520 0x0 0x4>;
   reg-names = "ahci", "sata-ecc";
   interrupts = <0 100 4>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   dma-coherent;
   status = "disabled";
  };

  pcie1: pcie@3400000 {
   compatible = "fsl,lx2160a-pcie";
   reg = <0x00 0x03400000 0x0 0x00100000>,
         <0x80 0x00000000 0x0 0x00002000>;
   reg-names = "csr_axi_slave", "config_axi_slave";
   interrupts = <0 108 4>,
         <0 108 4>,
         <0 108 4>;
   interrupt-names = "aer", "pme", "intr";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   apio-wins = <8>;
   ppio-wins = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x82000000 0x0 0x40000000 0x80 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 109 4>,
     <0000 0 0 2 &gic 0 0 0 110 4>,
     <0000 0 0 3 &gic 0 0 0 111 4>,
     <0000 0 0 4 &gic 0 0 0 112 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie2: pcie@3500000 {
   compatible = "fsl,lx2160a-pcie";
   reg = <0x00 0x03500000 0x0 0x00100000>,
         <0x88 0x00000000 0x0 0x00002000>;
   reg-names = "csr_axi_slave", "config_axi_slave";
   interrupts = <0 113 4>,
         <0 113 4>,
         <0 113 4>;
   interrupt-names = "aer", "pme", "intr";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   apio-wins = <8>;
   ppio-wins = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x82000000 0x0 0x40000000 0x88 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 114 4>,
     <0000 0 0 2 &gic 0 0 0 115 4>,
     <0000 0 0 3 &gic 0 0 0 116 4>,
     <0000 0 0 4 &gic 0 0 0 117 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie3: pcie@3600000 {
   compatible = "fsl,lx2160a-pcie";
   reg = <0x00 0x03600000 0x0 0x00100000>,
         <0x90 0x00000000 0x0 0x00002000>;
   reg-names = "csr_axi_slave", "config_axi_slave";
   interrupts = <0 118 4>,
         <0 118 4>,
         <0 118 4>;
   interrupt-names = "aer", "pme", "intr";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   apio-wins = <256>;
   ppio-wins = <24>;
   bus-range = <0x0 0xff>;
   ranges = <0x82000000 0x0 0x40000000 0x90 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 119 4>,
     <0000 0 0 2 &gic 0 0 0 120 4>,
     <0000 0 0 3 &gic 0 0 0 121 4>,
     <0000 0 0 4 &gic 0 0 0 122 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie4: pcie@3700000 {
   compatible = "fsl,lx2160a-pcie";
   reg = <0x00 0x03700000 0x0 0x00100000>,
         <0x98 0x00000000 0x0 0x00002000>;
   reg-names = "csr_axi_slave", "config_axi_slave";
   interrupts = <0 123 4>,
         <0 123 4>,
         <0 123 4>;
   interrupt-names = "aer", "pme", "intr";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   apio-wins = <8>;
   ppio-wins = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x82000000 0x0 0x40000000 0x98 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 124 4>,
     <0000 0 0 2 &gic 0 0 0 125 4>,
     <0000 0 0 3 &gic 0 0 0 126 4>,
     <0000 0 0 4 &gic 0 0 0 127 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie5: pcie@3800000 {
   compatible = "fsl,lx2160a-pcie";
   reg = <0x00 0x03800000 0x0 0x00100000>,
         <0xa0 0x00000000 0x0 0x00002000>;
   reg-names = "csr_axi_slave", "config_axi_slave";
   interrupts = <0 128 4>,
         <0 128 4>,
         <0 128 4>;
   interrupt-names = "aer", "pme", "intr";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   apio-wins = <256>;
   ppio-wins = <24>;
   bus-range = <0x0 0xff>;
   ranges = <0x82000000 0x0 0x40000000 0xa0 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 129 4>,
     <0000 0 0 2 &gic 0 0 0 130 4>,
     <0000 0 0 3 &gic 0 0 0 131 4>,
     <0000 0 0 4 &gic 0 0 0 132 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie6: pcie@3900000 {
   compatible = "fsl,lx2160a-pcie";
   reg = <0x00 0x03900000 0x0 0x00100000>,
         <0xa8 0x00000000 0x0 0x00002000>;
   reg-names = "csr_axi_slave", "config_axi_slave";
   interrupts = <0 103 4>,
         <0 103 4>,
         <0 103 4>;
   interrupt-names = "aer", "pme", "intr";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   apio-wins = <8>;
   ppio-wins = <8>;
   bus-range = <0x0 0xff>;
   ranges = <0x82000000 0x0 0x40000000 0xa8 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 104 4>,
     <0000 0 0 2 &gic 0 0 0 105 4>,
     <0000 0 0 3 &gic 0 0 0 106 4>,
     <0000 0 0 4 &gic 0 0 0 107 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  smmu: iommu@5000000 {
   compatible = "arm,mmu-500";
   reg = <0 0x5000000 0 0x800000>;
   #iommu-cells = <1>;
   #global-interrupts = <14>;

   interrupts = <0 13 4>,

         <0 14 4>,

         <0 15 4>,

         <0 16 4>,

         <0 211 4>,
         <0 212 4>,
         <0 213 4>,
         <0 214 4>,
         <0 215 4>,
         <0 216 4>,
         <0 217 4>,
         <0 218 4>,
         <0 219 4>,
         <0 220 4>,

         <0 146 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>,
         <0 151 4>,
         <0 152 4>,
         <0 153 4>,
         <0 154 4>,
         <0 155 4>,
         <0 156 4>,
         <0 157 4>,
         <0 158 4>,
         <0 159 4>,
         <0 160 4>,
         <0 161 4>,
         <0 162 4>,
         <0 163 4>,
         <0 164 4>,
         <0 165 4>,
         <0 166 4>,
         <0 167 4>,
         <0 168 4>,
         <0 169 4>,
         <0 170 4>,
         <0 171 4>,
         <0 172 4>,
         <0 173 4>,
         <0 174 4>,
         <0 175 4>,
         <0 176 4>,
         <0 177 4>,
         <0 178 4>,
         <0 179 4>,
         <0 180 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 193 4>,
         <0 194 4>,
         <0 195 4>,
         <0 196 4>,
         <0 197 4>,
         <0 198 4>,
         <0 199 4>,
         <0 200 4>,
         <0 201 4>,
         <0 202 4>,
         <0 203 4>,
         <0 204 4>,
         <0 205 4>,
         <0 206 4>,
         <0 207 4>,
         <0 208 4>,
         <0 209 4>;
   dma-coherent;
  };

  console@8340020 {
   compatible = "fsl,dpaa2-console";
   reg = <0x00000000 0x08340020 0 0x2>;
  };

  ptp-timer@8b95000 {
   compatible = "fsl,dpaa2-ptp";
   reg = <0x0 0x8b95000 0x0 0x100>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   little-endian;
   fsl,extts-fifo;
  };


  emdio1: mdio@8b96000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8b96000 0x0 0x1000>;
   interrupts = <0 90 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   little-endian;
   clock-frequency = <2500000>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  emdio2: mdio@8b97000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8b97000 0x0 0x1000>;
   interrupts = <0 91 4>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   clock-frequency = <2500000>;
   clocks = <&clockgen 4
         ((2) - 1)>;
   status = "disabled";
  };

  pcs_mdio1: mdio@8c07000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c07000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs1: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio2: mdio@8c0b000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c0b000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs2: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio3: mdio@8c0f000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c0f000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs3: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio4: mdio@8c13000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c13000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs4: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio5: mdio@8c17000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c17000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs5: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio6: mdio@8c1b000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c1b000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs6: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio7: mdio@8c1f000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c1f000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs7: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio8: mdio@8c23000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c23000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs8: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio9: mdio@8c27000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c27000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs9: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio10: mdio@8c2b000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c2b000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs10: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio11: mdio@8c2f000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c2f000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs11: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio12: mdio@8c33000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c33000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs12: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio13: mdio@8c37000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c37000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs13: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio14: mdio@8c3b000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c3b000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs14: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio15: mdio@8c3f000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c3f000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs15: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio16: mdio@8c43000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c43000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs16: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio17: mdio@8c47000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c47000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs17: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio18: mdio@8c4b000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c4b000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs18: ethernet-phy@0 {
    reg = <0>;
   };
  };

  fsl_mc: fsl-mc@80c000000 {
   compatible = "fsl,qoriq-mc";
   reg = <0x00000008 0x0c000000 0 0x40>,
         <0x00000000 0x08340000 0 0x40000>;
   msi-parent = <&its>;

   iommu-map = <0 &smmu 0 0>;
   dma-coherent;
   #address-cells = <3>;
   #size-cells = <1>;





   ranges = <0x0 0x0 0x0 0x8 0x0c000000 0x4000000
      0x1 0x0 0x0 0x8 0x18000000 0x8000000>;




   dpmacs {
    #address-cells = <1>;
    #size-cells = <0>;

    dpmac1: ethernet@1 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x1>;
     pcs-handle = <&pcs1>;
    };

    dpmac2: ethernet@2 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x2>;
     pcs-handle = <&pcs2>;
    };

    dpmac3: ethernet@3 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x3>;
     pcs-handle = <&pcs3>;
    };

    dpmac4: ethernet@4 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x4>;
     pcs-handle = <&pcs4>;
    };

    dpmac5: ethernet@5 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x5>;
     pcs-handle = <&pcs5>;
    };

    dpmac6: ethernet@6 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x6>;
     pcs-handle = <&pcs6>;
    };

    dpmac7: ethernet@7 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x7>;
     pcs-handle = <&pcs7>;
    };

    dpmac8: ethernet@8 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x8>;
     pcs-handle = <&pcs8>;
    };

    dpmac9: ethernet@9 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x9>;
     pcs-handle = <&pcs9>;
    };

    dpmac10: ethernet@a {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xa>;
     pcs-handle = <&pcs10>;
    };

    dpmac11: ethernet@b {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xb>;
     pcs-handle = <&pcs11>;
    };

    dpmac12: ethernet@c {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xc>;
     pcs-handle = <&pcs12>;
    };

    dpmac13: ethernet@d {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xd>;
     pcs-handle = <&pcs13>;
    };

    dpmac14: ethernet@e {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xe>;
     pcs-handle = <&pcs14>;
    };

    dpmac15: ethernet@f {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xf>;
     pcs-handle = <&pcs15>;
    };

    dpmac16: ethernet@10 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x10>;
     pcs-handle = <&pcs16>;
    };

    dpmac17: ethernet@11 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x11>;
     pcs-handle = <&pcs17>;
    };

    dpmac18: ethernet@12 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0x12>;
     pcs-handle = <&pcs18>;
    };
   };
  };
 };

 firmware {
  optee: optee {
   compatible = "linaro,optee-tz";
   method = "smc";
   status = "disabled";
  };
 };
};
# 10 "arch/arm64/boot/dts/freescale/fsl-lx2160a-qds.dts" 2

/ {
 model = "NXP Layerscape LX2160AQDS";
 compatible = "fsl,lx2160a-qds", "fsl,lx2160a";

 aliases {
  crypto = &crypto;
  mmc0 = &esdhc0;
  mmc1 = &esdhc1;
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 sb_3v3: regulator-sb3v3 {
  compatible = "regulator-fixed";
  regulator-name = "MC34717-3.3VSB";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-boot-on;
  regulator-always-on;
 };

 mdio-mux-1 {
  compatible = "mdio-mux-multiplexer";
  mux-controls = <&mux 0>;
  mdio-parent-bus = <&emdio1>;
  #address-cells = <1>;
  #size-cells = <0>;

  mdio@0 {
   reg = <0x00>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@8 {
   reg = <0x8>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@18 {
   reg = <0x18>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@19 {
   reg = <0x19>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1a {
   reg = <0x1a>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1b {
   reg = <0x1b>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1c {
   reg = <0x1c>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1d {
   reg = <0x1d>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1e {
   reg = <0x1e>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1f {
   reg = <0x1f>;
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };

 mdio-mux-2 {
  compatible = "mdio-mux-multiplexer";
  mux-controls = <&mux 1>;
  mdio-parent-bus = <&emdio2>;
  #address-cells = <1>;
  #size-cells = <0>;

  mdio@0 {
   reg = <0x00>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@1 {
   reg = <0x01>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@2 {
   reg = <0x02>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@3 {
   reg = <0x03>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@4 {
   reg = <0x04>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@5 {
   reg = <0x05>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@6 {
   reg = <0x06>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  mdio@7 {
   reg = <0x07>;
   #address-cells = <1>;
   #size-cells = <0>;
  };
 };
};

&can0 {
 status = "okay";
};

&can1 {
 status = "okay";
};

&crypto {
 status = "okay";
};

&dspi0 {
 status = "okay";

 dflash0: flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <1000000>;
 };
};

&dspi1 {
 status = "okay";

 dflash1: flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <1000000>;
 };
};

&dspi2 {
 status = "okay";

 dflash2: flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <1000000>;
 };
};

&emdio1 {
 status = "okay";
};

&emdio2 {
 status = "okay";
};

&esdhc0 {
 status = "okay";
};

&esdhc1 {
 status = "okay";
};

&fspi {
 status = "okay";

 mt35xu512aba0: flash@0 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "jedec,spi-nor";
  m25p,fast-read;
  spi-max-frequency = <50000000>;
  reg = <0>;
  spi-rx-bus-width = <8>;
  spi-tx-bus-width = <8>;
 };
};

&i2c0 {
 status = "okay";

 fpga@66 {
  compatible = "fsl,lx2160aqds-fpga", "fsl,fpga-qixis-i2c",
        "simple-mfd";
  reg = <0x66>;

  mux: mux-controller {
   compatible = "reg-mux";
   #mux-control-cells = <1>;
   mux-reg-masks = <0x54 0xf8>,
     <0x54 0x07>;
  };
 };

 i2c-mux@77 {
  compatible = "nxp,pca9547";
  reg = <0x77>;
  #address-cells = <1>;
  #size-cells = <0>;

  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x2>;

   power-monitor@40 {
    compatible = "ti,ina220";
    reg = <0x40>;
    shunt-resistor = <500>;
   };

   power-monitor@41 {
    compatible = "ti,ina220";
    reg = <0x41>;
    shunt-resistor = <1000>;
   };
  };

  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x3>;

   temperature-sensor@4c {
    compatible = "nxp,sa56004";
    reg = <0x4c>;
    vcc-supply = <&sb_3v3>;
   };

   temperature-sensor@4d {
    compatible = "nxp,sa56004";
    reg = <0x4d>;
    vcc-supply = <&sb_3v3>;
   };

   rtc@51 {
    compatible = "nxp,pcf2129";
    reg = <0x51>;
   };
  };
 };
};

&optee {
 status = "okay";
};

&sata0 {
 status = "okay";
};

&sata1 {
 status = "okay";
};

&sata2 {
 status = "okay";
};

&sata3 {
 status = "okay";
};

&uart0 {
 status = "okay";
};

&uart1 {
 status = "okay";
};

&usb0 {
 status = "okay";
};

&usb1 {
 status = "okay";
};
