remark: atax_no_taffo.c:53:24: Loop 'VITIS_LOOP_53_2' is marked as complete unroll implied by the pipeline pragma
remark: atax_no_taffo.c:58:24: Loop 'VITIS_LOOP_58_3' is marked as complete unroll implied by the pipeline pragma
remark: atax_no_taffo.c:24:0: Unrolling loop 'VITIS_LOOP_53_2' (atax_no_taffo.c:53:24) in function 'atax' completely with a factor of 16
remark: atax_no_taffo.c:24:0: Pipeline directive for loop 'VITIS_LOOP_53_2' (atax_no_taffo.c:53:24) in function 'atax' has been removed because the loop is unrolled completely
remark: atax_no_taffo.c:24:0: Unrolling loop 'VITIS_LOOP_58_3' (atax_no_taffo.c:58:24) in function 'atax' completely with a factor of 16
remark: atax_no_taffo.c:64:1: Sequential write of length 16 has been inferred _XLX_SEP_ OldID=for.end27.store.16, for.end27.store.17, for.end27.store.18, for.end27.store.19, for.end27.store.20, for.end27.store.21, for.end27.store.22, for.end27.store.23, for.end27.store.24, for.end27.store.25, for.end27.store.26, for.end27.store.27, for.end27.store.28, for.end27.store.29, for.end27.store.30, for.end27.store.31,  _XLX_SEP_ yseq y gmem atax 
remark: atax_no_taffo.c:48:22: Sequential read of length 256 has been inferred _XLX_SEP_ OldID=for.inc22.load.58, for.inc22.load.67, for.inc22.load.76, for.inc22.load.85, for.inc22.load.94, for.inc22.load.103, for.inc22.load.112, for.inc22.load.121, for.inc22.load.130, for.inc22.load.139, for.inc22.load.148, for.inc22.load.157, for.inc22.load.166, for.inc22.load.175, for.inc22.load.184, for.inc22.load.193,  _XLX_SEP_ Aseq A gmem VITIS_LOOP_48_1 atax_no_taffo.c:48:22 atax 
remark: <unknown>:0:0: Sequential read of length 16 has been inferred _XLX_SEP_ OldID=entry.load.35, entry.load.37, entry.load.39, entry.load.41, entry.load.43, entry.load.45, entry.load.47, entry.load.49, entry.load.51, entry.load.53, entry.load.55, entry.load.57, entry.load.59, entry.load.61, entry.load.63, entry.load.65,  _XLX_SEP_ xseq x gmem atax 
remark: atax_no_taffo.c:60:7: Sequential read of length 16 has been inferred _XLX_SEP_ OldID=entry.load.99, entry.load.100, entry.load.101, entry.load.102, entry.load.103, entry.load.104, entry.load.105, entry.load.106, entry.load.107, entry.load.108, entry.load.109, entry.load.110, entry.load.111, entry.load.112, entry.load.113, entry.load.114,  _XLX_SEP_ yseq22 y gmem atax 
remark: atax_no_taffo.c:64:1: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ yseq y gmem atax 
remark: atax_no_taffo.c:48:22: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ Aseq A gmem VITIS_LOOP_48_1 atax_no_taffo.c:48:22 atax 
remark: <unknown>:0:0: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ xseq x gmem atax 
remark: atax_no_taffo.c:60:7: Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 _XLX_SEP_ yseq22 y gmem atax 
remark: <unknown>:0:0: Multiple burst reads of length 16 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem atax 
remark: <unknown>:0:0: Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: atax_no_taffo.c:60:7: Multiple burst reads of length 16 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq1  gmem atax 
remark: atax_no_taffo.c:60:7: Multiple burst reads of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: atax_no_taffo.c:48:22: Multiple burst reads of length 256 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq2  gmem VITIS_LOOP_48_1 atax_no_taffo.c:48:22 atax 
remark: atax_no_taffo.c:48:22: Multiple burst reads of length 256 and bit width 32 in loop 'VITIS_LOOP_48_1'(atax_no_taffo.c:48:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
remark: atax_no_taffo.c:64:1: Multiple burst writes of length 16 and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq3  gmem atax 
remark: atax_no_taffo.c:64:1: Multiple burst writes of length 16 and bit width 32 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
