#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8fdd607d40 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7f8fdd50e220_0 .var "clk", 0 0;
v0x7f8fdd50e2b0_0 .var "rst", 0 0;
S_0x7f8fdd43dbb0 .scope module, "mod1" "WaveControlUnit" 2 21, 3 7 0, S_0x7f8fdd607d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
v0x7f8fdd50cf80_0 .net *"_s9", 0 0, L_0x7f8fdd4568a0;  1 drivers
v0x7f8fdd50d010_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  1 drivers
v0x7f8fdd508120_0 .var "enable", 0 0;
v0x7f8fdd50d2a0_0 .net "fe1", 0 0, v0x7f8fdd6129b0_0;  1 drivers
v0x7f8fdd50d3b0_0 .net "fe2", 0 0, v0x7f8fdd5082b0_0;  1 drivers
v0x7f8fdd50d4c0_0 .net "ff1", 0 0, v0x7f8fdd612a40_0;  1 drivers
v0x7f8fdd50d550_0 .net "ff2", 0 0, v0x7f8fdd508340_0;  1 drivers
v0x7f8fdd50d5e0_0 .net "fo1", 0 0, v0x7f8fdd612ad0_0;  1 drivers
v0x7f8fdd50d670_0 .net "fo2", 0 0, v0x7f8fdd5083d0_0;  1 drivers
v0x7f8fdd50d780_0 .net "ft1", 0 0, v0x7f8fdd612bf0_0;  1 drivers
v0x7f8fdd50d810_0 .net "ft2", 0 0, v0x7f8fdd5084f0_0;  1 drivers
v0x7f8fdd50d8e0_0 .net "fu1", 0 0, v0x7f8fdd612d80_0;  1 drivers
v0x7f8fdd50d9b0_0 .net "fu2", 0 0, v0x7f8fdd508680_0;  1 drivers
v0x7f8fdd50da40_0 .net "instr", 31 0, v0x7f8fdd50a3b0_0;  1 drivers
v0x7f8fdd50db10_0 .net "op", 15 0, v0x7f8fdd509bb0_0;  1 drivers
v0x7f8fdd50dba0_0 .net "pop1", 7 0, L_0x7f8fdd4559e0;  1 drivers
v0x7f8fdd50dc30_0 .net "pop2", 7 0, L_0x7f8fdd457120;  1 drivers
v0x7f8fdd50ddc0_0 .net "re1", 0 0, v0x7f8fdd50c0d0_0;  1 drivers
v0x7f8fdd50de50_0 .net "re2", 0 0, v0x7f8fdd50ccf0_0;  1 drivers
v0x7f8fdd50df60_0 .net "rst", 0 0, v0x7f8fdd50e2b0_0;  1 drivers
v0x7f8fdd50e070_0 .net "trg_wd", 7 0, v0x7f8fdd50b5d0_0;  1 drivers
v0x7f8fdd50e100_0 .var "we1", 0 0;
v0x7f8fdd50e190_0 .var "we2", 0 0;
L_0x7f8fdd454fc0 .part v0x7f8fdd50a3b0_0, 28, 4;
L_0x7f8fdd455060 .part v0x7f8fdd509bb0_0, 0, 10;
L_0x7f8fdd455140 .part v0x7f8fdd50a3b0_0, 0, 8;
L_0x7f8fdd456780 .reduce/nor v0x7f8fdd50e2b0_0;
L_0x7f8fdd4568a0 .part v0x7f8fdd50a3b0_0, 27, 1;
L_0x7f8fdd456970 .reduce/nor L_0x7f8fdd4568a0;
L_0x7f8fdd457f00 .reduce/nor v0x7f8fdd50e2b0_0;
L_0x7f8fdd458020 .part v0x7f8fdd50a3b0_0, 27, 1;
S_0x7f8fdd43b1b0 .scope module, "fifo1" "FifoMem" 3 45, 4 6 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /OUTPUT 1 "fifo_full"
    .port_info 2 /OUTPUT 1 "fifo_empty"
    .port_info 3 /OUTPUT 1 "fifo_threshold"
    .port_info 4 /OUTPUT 1 "fifo_overflow"
    .port_info 5 /OUTPUT 1 "fifo_underflow"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rst_n"
    .port_info 8 /INPUT 1 "wr"
    .port_info 9 /INPUT 1 "rd"
    .port_info 10 /INPUT 8 "data_in"
v0x7f8fdd504bd0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd504cf0_0 .net "data_in", 7 0, v0x7f8fdd50b5d0_0;  alias, 1 drivers
v0x7f8fdd504d90_0 .net "data_out", 7 0, L_0x7f8fdd4559e0;  alias, 1 drivers
v0x7f8fdd504e20_0 .net "fifo_empty", 0 0, v0x7f8fdd6129b0_0;  alias, 1 drivers
v0x7f8fdd504ef0_0 .net "fifo_full", 0 0, v0x7f8fdd612a40_0;  alias, 1 drivers
v0x7f8fdd505000_0 .net "fifo_overflow", 0 0, v0x7f8fdd612ad0_0;  alias, 1 drivers
v0x7f8fdd505090_0 .net "fifo_rd", 0 0, L_0x7f8fdd455580;  1 drivers
v0x7f8fdd505160_0 .net "fifo_threshold", 0 0, v0x7f8fdd612bf0_0;  alias, 1 drivers
v0x7f8fdd505210_0 .net "fifo_underflow", 0 0, v0x7f8fdd612d80_0;  alias, 1 drivers
v0x7f8fdd505340_0 .net "fifo_we", 0 0, L_0x7f8fdd4553a0;  1 drivers
v0x7f8fdd5053d0_0 .net "rd", 0 0, v0x7f8fdd50c0d0_0;  alias, 1 drivers
v0x7f8fdd505460_0 .net "rptr", 4 0, v0x7f8fdd60fbb0_0;  1 drivers
v0x7f8fdd505500_0 .net "rst_n", 0 0, L_0x7f8fdd456780;  1 drivers
v0x7f8fdd505590_0 .net "wptr", 4 0, v0x7f8fdd60bc10_0;  1 drivers
v0x7f8fdd505630_0 .net "wr", 0 0, L_0x7f8fdd456970;  1 drivers
S_0x7f8fdd43a200 .scope module, "top1" "write_pointer" 4 15, 4 143 0, S_0x7f8fdd43b1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wptr"
    .port_info 1 /OUTPUT 1 "fifo_we"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 1 "fifo_full"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst_n"
L_0x7f8fdd455280 .functor NOT 1, v0x7f8fdd612a40_0, C4<0>, C4<0>, C4<0>;
L_0x7f8fdd4553a0 .functor AND 1, L_0x7f8fdd455280, L_0x7f8fdd456970, C4<1>, C4<1>;
v0x7f8fdd448310_0 .net *"_s0", 0 0, L_0x7f8fdd455280;  1 drivers
v0x7f8fdd6094d0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd60eb30_0 .net "fifo_full", 0 0, v0x7f8fdd612a40_0;  alias, 1 drivers
v0x7f8fdd60cd30_0 .net "fifo_we", 0 0, L_0x7f8fdd4553a0;  alias, 1 drivers
v0x7f8fdd60ca00_0 .net "rst_n", 0 0, L_0x7f8fdd456780;  alias, 1 drivers
v0x7f8fdd60bc10_0 .var "wptr", 4 0;
v0x7f8fdd609880_0 .net "wr", 0 0, L_0x7f8fdd456970;  alias, 1 drivers
E_0x7f8fdd44a830/0 .event negedge, v0x7f8fdd60ca00_0;
E_0x7f8fdd44a830/1 .event posedge, v0x7f8fdd6094d0_0;
E_0x7f8fdd44a830 .event/or E_0x7f8fdd44a830/0, E_0x7f8fdd44a830/1;
S_0x7f8fdd610b60 .scope module, "top2" "read_pointer" 4 16, 4 48 0, S_0x7f8fdd43b1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rptr"
    .port_info 1 /OUTPUT 1 "fifo_rd"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "fifo_empty"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst_n"
L_0x7f8fdd4554f0 .functor NOT 1, v0x7f8fdd6129b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8fdd455580 .functor AND 1, L_0x7f8fdd4554f0, v0x7f8fdd50c0d0_0, C4<1>, C4<1>;
v0x7f8fdd60d250_0 .net *"_s0", 0 0, L_0x7f8fdd4554f0;  1 drivers
v0x7f8fdd60e160_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd60e1f0_0 .net "fifo_empty", 0 0, v0x7f8fdd6129b0_0;  alias, 1 drivers
v0x7f8fdd60fa90_0 .net "fifo_rd", 0 0, L_0x7f8fdd455580;  alias, 1 drivers
v0x7f8fdd60fb20_0 .net "rd", 0 0, v0x7f8fdd50c0d0_0;  alias, 1 drivers
v0x7f8fdd60fbb0_0 .var "rptr", 4 0;
v0x7f8fdd604940_0 .net "rst_n", 0 0, L_0x7f8fdd456780;  alias, 1 drivers
S_0x7f8fdd6049d0 .scope module, "top3" "memory_array" 4 17, 4 26 0, S_0x7f8fdd43b1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "fifo_we"
    .port_info 4 /INPUT 5 "wptr"
    .port_info 5 /INPUT 5 "rptr"
L_0x7f8fdd4559e0 .functor BUFZ 8, L_0x7f8fdd455650, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f8fdd601710_0 .net *"_s0", 7 0, L_0x7f8fdd455650;  1 drivers
v0x7f8fdd6017a0_0 .net *"_s3", 3 0, L_0x7f8fdd455720;  1 drivers
v0x7f8fdd601830_0 .net *"_s4", 5 0, L_0x7f8fdd455860;  1 drivers
L_0x10c177050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd6018c0_0 .net *"_s7", 1 0, L_0x10c177050;  1 drivers
v0x7f8fdd611c60_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd611cf0_0 .net "data_in", 7 0, v0x7f8fdd50b5d0_0;  alias, 1 drivers
v0x7f8fdd611d80_0 .net "data_out", 7 0, L_0x7f8fdd4559e0;  alias, 1 drivers
v0x7f8fdd611e10 .array "data_out2", 0 15, 7 0;
v0x7f8fdd611ea0_0 .net "fifo_we", 0 0, L_0x7f8fdd4553a0;  alias, 1 drivers
v0x7f8fdd611f30_0 .net "rptr", 4 0, v0x7f8fdd60fbb0_0;  alias, 1 drivers
v0x7f8fdd611fc0_0 .net "wptr", 4 0, v0x7f8fdd60bc10_0;  alias, 1 drivers
E_0x7f8fdd60e7f0 .event posedge, v0x7f8fdd6094d0_0;
L_0x7f8fdd455650 .array/port v0x7f8fdd611e10, L_0x7f8fdd455860;
L_0x7f8fdd455720 .part v0x7f8fdd60fbb0_0, 0, 4;
L_0x7f8fdd455860 .concat [ 4 2 0 0], L_0x7f8fdd455720, L_0x10c177050;
S_0x7f8fdd612050 .scope module, "top4" "status_signal" 4 18, 4 78 0, S_0x7f8fdd43b1b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "fifo_full"
    .port_info 1 /OUTPUT 1 "fifo_empty"
    .port_info 2 /OUTPUT 1 "fifo_threshold"
    .port_info 3 /OUTPUT 1 "fifo_overflow"
    .port_info 4 /OUTPUT 1 "fifo_underflow"
    .port_info 5 /INPUT 1 "wr"
    .port_info 6 /INPUT 1 "rd"
    .port_info 7 /INPUT 1 "fifo_we"
    .port_info 8 /INPUT 1 "fifo_rd"
    .port_info 9 /INPUT 5 "wptr"
    .port_info 10 /INPUT 5 "rptr"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "rst_n"
L_0x7f8fdd455cf0 .functor XOR 1, L_0x7f8fdd455b10, L_0x7f8fdd455c30, C4<0>, C4<0>;
L_0x7f8fdd456620 .functor AND 1, v0x7f8fdd612a40_0, L_0x7f8fdd456970, C4<1>, C4<1>;
L_0x7f8fdd456710 .functor AND 1, v0x7f8fdd6129b0_0, v0x7f8fdd50c0d0_0, C4<1>, C4<1>;
v0x7f8fdd6122f0_0 .net *"_s1", 0 0, L_0x7f8fdd455b10;  1 drivers
v0x7f8fdd612380_0 .net *"_s10", 3 0, L_0x7f8fdd455fa0;  1 drivers
L_0x10c177098 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd612410_0 .net/2u *"_s12", 3 0, L_0x10c177098;  1 drivers
v0x7f8fdd6124a0_0 .net *"_s14", 0 0, L_0x7f8fdd456130;  1 drivers
L_0x10c1770e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd612530_0 .net/2s *"_s16", 1 0, L_0x10c1770e0;  1 drivers
L_0x10c177128 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd6125c0_0 .net/2s *"_s18", 1 0, L_0x10c177128;  1 drivers
v0x7f8fdd612650_0 .net *"_s20", 1 0, L_0x7f8fdd456290;  1 drivers
v0x7f8fdd6126e0_0 .net *"_s3", 0 0, L_0x7f8fdd455c30;  1 drivers
v0x7f8fdd612770_0 .net *"_s7", 3 0, L_0x7f8fdd455e20;  1 drivers
v0x7f8fdd612800_0 .net *"_s9", 3 0, L_0x7f8fdd455ee0;  1 drivers
v0x7f8fdd612890_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd612920_0 .net "fbit_comp", 0 0, L_0x7f8fdd455cf0;  1 drivers
v0x7f8fdd6129b0_0 .var "fifo_empty", 0 0;
v0x7f8fdd612a40_0 .var "fifo_full", 0 0;
v0x7f8fdd612ad0_0 .var "fifo_overflow", 0 0;
v0x7f8fdd612b60_0 .net "fifo_rd", 0 0, L_0x7f8fdd455580;  alias, 1 drivers
v0x7f8fdd612bf0_0 .var "fifo_threshold", 0 0;
v0x7f8fdd612d80_0 .var "fifo_underflow", 0 0;
v0x7f8fdd612e10_0 .net "fifo_we", 0 0, L_0x7f8fdd4553a0;  alias, 1 drivers
v0x7f8fdd612ea0_0 .net "overflow_set", 0 0, L_0x7f8fdd456620;  1 drivers
v0x7f8fdd612f30_0 .net "pointer_equal", 0 0, L_0x7f8fdd456430;  1 drivers
v0x7f8fdd612fc0_0 .net "pointer_result", 4 0, L_0x7f8fdd4564d0;  1 drivers
v0x7f8fdd613050_0 .net "rd", 0 0, v0x7f8fdd50c0d0_0;  alias, 1 drivers
v0x7f8fdd5046b0_0 .net "rptr", 4 0, v0x7f8fdd60fbb0_0;  alias, 1 drivers
v0x7f8fdd504790_0 .net "rst_n", 0 0, L_0x7f8fdd456780;  alias, 1 drivers
v0x7f8fdd504860_0 .net "underflow_set", 0 0, L_0x7f8fdd456710;  1 drivers
v0x7f8fdd504900_0 .net "wptr", 4 0, v0x7f8fdd60bc10_0;  alias, 1 drivers
v0x7f8fdd5049e0_0 .net "wr", 0 0, L_0x7f8fdd456970;  alias, 1 drivers
E_0x7f8fdd60e630 .event edge, v0x7f8fdd612920_0, v0x7f8fdd612f30_0, v0x7f8fdd612fc0_0;
L_0x7f8fdd455b10 .part v0x7f8fdd60bc10_0, 4, 1;
L_0x7f8fdd455c30 .part v0x7f8fdd60fbb0_0, 4, 1;
L_0x7f8fdd455e20 .part v0x7f8fdd60bc10_0, 0, 4;
L_0x7f8fdd455ee0 .part v0x7f8fdd60fbb0_0, 0, 4;
L_0x7f8fdd455fa0 .arith/sub 4, L_0x7f8fdd455e20, L_0x7f8fdd455ee0;
L_0x7f8fdd456130 .cmp/ne 4, L_0x7f8fdd455fa0, L_0x10c177098;
L_0x7f8fdd456290 .functor MUXZ 2, L_0x10c177128, L_0x10c1770e0, L_0x7f8fdd456130, C4<>;
L_0x7f8fdd456430 .part L_0x7f8fdd456290, 0, 1;
L_0x7f8fdd4564d0 .arith/sub 5, v0x7f8fdd60bc10_0, v0x7f8fdd60fbb0_0;
S_0x7f8fdd505810 .scope module, "fifo2" "FifoMem" 3 46, 4 6 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /OUTPUT 1 "fifo_full"
    .port_info 2 /OUTPUT 1 "fifo_empty"
    .port_info 3 /OUTPUT 1 "fifo_threshold"
    .port_info 4 /OUTPUT 1 "fifo_overflow"
    .port_info 5 /OUTPUT 1 "fifo_underflow"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rst_n"
    .port_info 8 /INPUT 1 "wr"
    .port_info 9 /INPUT 1 "rd"
    .port_info 10 /INPUT 8 "data_in"
v0x7f8fdd508e30_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd508ed0_0 .net "data_in", 7 0, v0x7f8fdd50b5d0_0;  alias, 1 drivers
v0x7f8fdd508f70_0 .net "data_out", 7 0, L_0x7f8fdd457120;  alias, 1 drivers
v0x7f8fdd509000_0 .net "fifo_empty", 0 0, v0x7f8fdd5082b0_0;  alias, 1 drivers
v0x7f8fdd5090d0_0 .net "fifo_full", 0 0, v0x7f8fdd508340_0;  alias, 1 drivers
v0x7f8fdd5091e0_0 .net "fifo_overflow", 0 0, v0x7f8fdd5083d0_0;  alias, 1 drivers
v0x7f8fdd509270_0 .net "fifo_rd", 0 0, L_0x7f8fdd456cc0;  1 drivers
v0x7f8fdd509340_0 .net "fifo_threshold", 0 0, v0x7f8fdd5084f0_0;  alias, 1 drivers
v0x7f8fdd5093d0_0 .net "fifo_underflow", 0 0, v0x7f8fdd508680_0;  alias, 1 drivers
v0x7f8fdd5094e0_0 .net "fifo_we", 0 0, L_0x7f8fdd456b00;  1 drivers
v0x7f8fdd509570_0 .net "rd", 0 0, v0x7f8fdd50ccf0_0;  alias, 1 drivers
v0x7f8fdd509600_0 .net "rptr", 4 0, v0x7f8fdd5068f0_0;  1 drivers
v0x7f8fdd509690_0 .net "rst_n", 0 0, L_0x7f8fdd457f00;  1 drivers
v0x7f8fdd509720_0 .net "wptr", 4 0, v0x7f8fdd506170_0;  1 drivers
v0x7f8fdd5097b0_0 .net "wr", 0 0, L_0x7f8fdd458020;  1 drivers
S_0x7f8fdd505b40 .scope module, "top1" "write_pointer" 4 15, 4 143 0, S_0x7f8fdd505810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "wptr"
    .port_info 1 /OUTPUT 1 "fifo_we"
    .port_info 2 /INPUT 1 "wr"
    .port_info 3 /INPUT 1 "fifo_full"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst_n"
L_0x7f8fdd456a10 .functor NOT 1, v0x7f8fdd508340_0, C4<0>, C4<0>, C4<0>;
L_0x7f8fdd456b00 .functor AND 1, L_0x7f8fdd456a10, L_0x7f8fdd458020, C4<1>, C4<1>;
v0x7f8fdd505e10_0 .net *"_s0", 0 0, L_0x7f8fdd456a10;  1 drivers
v0x7f8fdd505ed0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd505f70_0 .net "fifo_full", 0 0, v0x7f8fdd508340_0;  alias, 1 drivers
v0x7f8fdd506000_0 .net "fifo_we", 0 0, L_0x7f8fdd456b00;  alias, 1 drivers
v0x7f8fdd506090_0 .net "rst_n", 0 0, L_0x7f8fdd457f00;  alias, 1 drivers
v0x7f8fdd506170_0 .var "wptr", 4 0;
v0x7f8fdd506220_0 .net "wr", 0 0, L_0x7f8fdd458020;  alias, 1 drivers
E_0x7f8fdd505dc0/0 .event negedge, v0x7f8fdd506090_0;
E_0x7f8fdd505dc0/1 .event posedge, v0x7f8fdd6094d0_0;
E_0x7f8fdd505dc0 .event/or E_0x7f8fdd505dc0/0, E_0x7f8fdd505dc0/1;
S_0x7f8fdd506350 .scope module, "top2" "read_pointer" 4 16, 4 48 0, S_0x7f8fdd505810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "rptr"
    .port_info 1 /OUTPUT 1 "fifo_rd"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "fifo_empty"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst_n"
L_0x7f8fdd456c30 .functor NOT 1, v0x7f8fdd5082b0_0, C4<0>, C4<0>, C4<0>;
L_0x7f8fdd456cc0 .functor AND 1, L_0x7f8fdd456c30, v0x7f8fdd50ccf0_0, C4<1>, C4<1>;
v0x7f8fdd506590_0 .net *"_s0", 0 0, L_0x7f8fdd456c30;  1 drivers
v0x7f8fdd506630_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd5066d0_0 .net "fifo_empty", 0 0, v0x7f8fdd5082b0_0;  alias, 1 drivers
v0x7f8fdd506780_0 .net "fifo_rd", 0 0, L_0x7f8fdd456cc0;  alias, 1 drivers
v0x7f8fdd506810_0 .net "rd", 0 0, v0x7f8fdd50ccf0_0;  alias, 1 drivers
v0x7f8fdd5068f0_0 .var "rptr", 4 0;
v0x7f8fdd5069a0_0 .net "rst_n", 0 0, L_0x7f8fdd457f00;  alias, 1 drivers
S_0x7f8fdd506ab0 .scope module, "top3" "memory_array" 4 17, 4 26 0, S_0x7f8fdd505810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "fifo_we"
    .port_info 4 /INPUT 5 "wptr"
    .port_info 5 /INPUT 5 "rptr"
L_0x7f8fdd457120 .functor BUFZ 8, L_0x7f8fdd456d90, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7f8fdd506d10_0 .net *"_s0", 7 0, L_0x7f8fdd456d90;  1 drivers
v0x7f8fdd506dc0_0 .net *"_s3", 3 0, L_0x7f8fdd456e60;  1 drivers
v0x7f8fdd506e70_0 .net *"_s4", 5 0, L_0x7f8fdd456fa0;  1 drivers
L_0x10c177170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd506f30_0 .net *"_s7", 1 0, L_0x10c177170;  1 drivers
v0x7f8fdd506fe0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd5070b0_0 .net "data_in", 7 0, v0x7f8fdd50b5d0_0;  alias, 1 drivers
v0x7f8fdd507190_0 .net "data_out", 7 0, L_0x7f8fdd457120;  alias, 1 drivers
v0x7f8fdd507220 .array "data_out2", 0 15, 7 0;
v0x7f8fdd5072c0_0 .net "fifo_we", 0 0, L_0x7f8fdd456b00;  alias, 1 drivers
v0x7f8fdd5073d0_0 .net "rptr", 4 0, v0x7f8fdd5068f0_0;  alias, 1 drivers
v0x7f8fdd507460_0 .net "wptr", 4 0, v0x7f8fdd506170_0;  alias, 1 drivers
L_0x7f8fdd456d90 .array/port v0x7f8fdd507220, L_0x7f8fdd456fa0;
L_0x7f8fdd456e60 .part v0x7f8fdd5068f0_0, 0, 4;
L_0x7f8fdd456fa0 .concat [ 4 2 0 0], L_0x7f8fdd456e60, L_0x10c177170;
S_0x7f8fdd507570 .scope module, "top4" "status_signal" 4 18, 4 78 0, S_0x7f8fdd505810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "fifo_full"
    .port_info 1 /OUTPUT 1 "fifo_empty"
    .port_info 2 /OUTPUT 1 "fifo_threshold"
    .port_info 3 /OUTPUT 1 "fifo_overflow"
    .port_info 4 /OUTPUT 1 "fifo_underflow"
    .port_info 5 /INPUT 1 "wr"
    .port_info 6 /INPUT 1 "rd"
    .port_info 7 /INPUT 1 "fifo_we"
    .port_info 8 /INPUT 1 "fifo_rd"
    .port_info 9 /INPUT 5 "wptr"
    .port_info 10 /INPUT 5 "rptr"
    .port_info 11 /INPUT 1 "clk"
    .port_info 12 /INPUT 1 "rst_n"
L_0x7f8fdd457430 .functor XOR 1, L_0x7f8fdd457250, L_0x7f8fdd457370, C4<0>, C4<0>;
L_0x7f8fdd457da0 .functor AND 1, v0x7f8fdd508340_0, L_0x7f8fdd458020, C4<1>, C4<1>;
L_0x7f8fdd457e90 .functor AND 1, v0x7f8fdd5082b0_0, v0x7f8fdd50ccf0_0, C4<1>, C4<1>;
v0x7f8fdd507900_0 .net *"_s1", 0 0, L_0x7f8fdd457250;  1 drivers
v0x7f8fdd5079c0_0 .net *"_s10", 3 0, L_0x7f8fdd4576e0;  1 drivers
L_0x10c1771b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd507a70_0 .net/2u *"_s12", 3 0, L_0x10c1771b8;  1 drivers
v0x7f8fdd507b30_0 .net *"_s14", 0 0, L_0x7f8fdd457870;  1 drivers
L_0x10c177200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd507bd0_0 .net/2s *"_s16", 1 0, L_0x10c177200;  1 drivers
L_0x10c177248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd507cc0_0 .net/2s *"_s18", 1 0, L_0x10c177248;  1 drivers
v0x7f8fdd507d70_0 .net *"_s20", 1 0, L_0x7f8fdd457a10;  1 drivers
v0x7f8fdd507e20_0 .net *"_s3", 0 0, L_0x7f8fdd457370;  1 drivers
v0x7f8fdd507ed0_0 .net *"_s7", 3 0, L_0x7f8fdd457560;  1 drivers
v0x7f8fdd507fe0_0 .net *"_s9", 3 0, L_0x7f8fdd457620;  1 drivers
v0x7f8fdd508090_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd508220_0 .net "fbit_comp", 0 0, L_0x7f8fdd457430;  1 drivers
v0x7f8fdd5082b0_0 .var "fifo_empty", 0 0;
v0x7f8fdd508340_0 .var "fifo_full", 0 0;
v0x7f8fdd5083d0_0 .var "fifo_overflow", 0 0;
v0x7f8fdd508460_0 .net "fifo_rd", 0 0, L_0x7f8fdd456cc0;  alias, 1 drivers
v0x7f8fdd5084f0_0 .var "fifo_threshold", 0 0;
v0x7f8fdd508680_0 .var "fifo_underflow", 0 0;
v0x7f8fdd508710_0 .net "fifo_we", 0 0, L_0x7f8fdd456b00;  alias, 1 drivers
v0x7f8fdd5087a0_0 .net "overflow_set", 0 0, L_0x7f8fdd457da0;  1 drivers
v0x7f8fdd508830_0 .net "pointer_equal", 0 0, L_0x7f8fdd457b70;  1 drivers
v0x7f8fdd5088c0_0 .net "pointer_result", 4 0, L_0x7f8fdd457c50;  1 drivers
v0x7f8fdd508950_0 .net "rd", 0 0, v0x7f8fdd50ccf0_0;  alias, 1 drivers
v0x7f8fdd5089e0_0 .net "rptr", 4 0, v0x7f8fdd5068f0_0;  alias, 1 drivers
v0x7f8fdd508a70_0 .net "rst_n", 0 0, L_0x7f8fdd457f00;  alias, 1 drivers
v0x7f8fdd508b40_0 .net "underflow_set", 0 0, L_0x7f8fdd457e90;  1 drivers
v0x7f8fdd508bd0_0 .net "wptr", 4 0, v0x7f8fdd506170_0;  alias, 1 drivers
v0x7f8fdd508ca0_0 .net "wr", 0 0, L_0x7f8fdd458020;  alias, 1 drivers
E_0x7f8fdd505d00 .event edge, v0x7f8fdd508220_0, v0x7f8fdd508830_0, v0x7f8fdd5088c0_0;
L_0x7f8fdd457250 .part v0x7f8fdd506170_0, 4, 1;
L_0x7f8fdd457370 .part v0x7f8fdd5068f0_0, 4, 1;
L_0x7f8fdd457560 .part v0x7f8fdd506170_0, 0, 4;
L_0x7f8fdd457620 .part v0x7f8fdd5068f0_0, 0, 4;
L_0x7f8fdd4576e0 .arith/sub 4, L_0x7f8fdd457560, L_0x7f8fdd457620;
L_0x7f8fdd457870 .cmp/ne 4, L_0x7f8fdd4576e0, L_0x10c1771b8;
L_0x7f8fdd457a10 .functor MUXZ 2, L_0x10c177248, L_0x10c177200, L_0x7f8fdd457870, C4<>;
L_0x7f8fdd457b70 .part L_0x7f8fdd457a10, 0, 1;
L_0x7f8fdd457c50 .arith/sub 5, v0x7f8fdd506170_0, v0x7f8fdd5068f0_0;
S_0x7f8fdd509900 .scope module, "instr_dec" "InstrDec" 3 29, 5 5 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode"
    .port_info 1 /OUTPUT 16 "op_word"
    .port_info 2 /INPUT 1 "enable"
v0x7f8fdd509b00_0 .net "enable", 0 0, v0x7f8fdd508120_0;  1 drivers
v0x7f8fdd509bb0_0 .var "op_word", 15 0;
v0x7f8fdd509c60_0 .net "opcode", 3 0, L_0x7f8fdd454fc0;  1 drivers
E_0x7f8fdd5059f0 .event edge, v0x7f8fdd509c60_0, v0x7f8fdd509b00_0;
S_0x7f8fdd509d70 .scope module, "instr_fetch" "InstrFetch" 3 28, 6 51 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "instr"
v0x7f8fdd50ad70_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd50ae00_0 .net "instr", 31 0, v0x7f8fdd50a3b0_0;  alias, 1 drivers
v0x7f8fdd50ae90_0 .net "pc", 31 0, v0x7f8fdd50aa10_0;  1 drivers
v0x7f8fdd50af60_0 .var "pc_control", 0 0;
v0x7f8fdd50b010_0 .var "reg_addr", 31 0;
v0x7f8fdd50b0e0_0 .net "rst", 0 0, v0x7f8fdd50e2b0_0;  alias, 1 drivers
L_0x7f8fdd454f20 .part v0x7f8fdd50aa10_0, 0, 7;
S_0x7f8fdd509f70 .scope module, "instr_mem" "InstrMem" 6 68, 7 6 0, S_0x7f8fdd509d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 7 "addr"
    .port_info 2 /OUTPUT 32 "instr"
v0x7f8fdd50a1a0 .array "DataMem", 9 0, 31 0;
v0x7f8fdd50a250_0 .net "addr", 6 0, L_0x7f8fdd454f20;  1 drivers
v0x7f8fdd50a300_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd50a3b0_0 .var "instr", 31 0;
v0x7f8fdd50a450_0 .var "memAddr", 6 0;
S_0x7f8fdd50a570 .scope module, "prog_counter" "Program_Counter" 6 67, 6 7 0, S_0x7f8fdd509d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 1 "pc_control"
    .port_info 4 /INPUT 32 "reg_addr"
L_0x10c177008 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f8fdd50a810_0 .net/2u *"_s0", 31 0, L_0x10c177008;  1 drivers
v0x7f8fdd50a8c0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd50a960_0 .net "npc", 31 0, L_0x7f8fdd454e00;  1 drivers
v0x7f8fdd50aa10_0 .var "pc", 31 0;
v0x7f8fdd50aac0_0 .net "pc_control", 0 0, v0x7f8fdd50af60_0;  1 drivers
v0x7f8fdd50aba0_0 .net "reg_addr", 31 0, v0x7f8fdd50b010_0;  1 drivers
v0x7f8fdd50ac50_0 .net "rst", 0 0, v0x7f8fdd50e2b0_0;  alias, 1 drivers
E_0x7f8fdd50a7e0 .event posedge, v0x7f8fdd50ac50_0, v0x7f8fdd6094d0_0;
L_0x7f8fdd454e00 .arith/sum 32, v0x7f8fdd50aa10_0, L_0x10c177008;
S_0x7f8fdd50b1b0 .scope module, "man" "QueuManager" 3 43, 8 1 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "op"
    .port_info 2 /INPUT 8 "instr"
    .port_info 3 /OUTPUT 8 "trg"
v0x7f8fdd50b400_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd50b490_0 .net "instr", 7 0, L_0x7f8fdd455140;  1 drivers
v0x7f8fdd50b520_0 .net "op", 9 0, L_0x7f8fdd455060;  1 drivers
v0x7f8fdd50b5d0_0 .var "trg", 7 0;
S_0x7f8fdd50b750 .scope module, "tcu1" "TimingControlUnit" 3 53, 9 1 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "pop"
    .port_info 2 /INPUT 1 "fifo_empty"
    .port_info 3 /OUTPUT 1 "re"
    .port_info 4 /INPUT 1 "rst"
P_0x7f8fdd50b900 .param/l "IDLE" 1 9 3, C4<00>;
P_0x7f8fdd50b940 .param/l "PULSE" 1 9 4, C4<01>;
P_0x7f8fdd50b980 .param/l "WAIT" 1 9 5, C4<10>;
v0x7f8fdd50bb10_0 .var "amp", 6 0;
v0x7f8fdd50bbc0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd50bc60_0 .var "cur_state", 1 0;
v0x7f8fdd50bd10_0 .net "fifo_empty", 0 0, v0x7f8fdd6129b0_0;  alias, 1 drivers
v0x7f8fdd50bda0_0 .var "next_amp", 6 0;
v0x7f8fdd50be90_0 .var "next_state", 1 0;
v0x7f8fdd50bf40_0 .var "next_timer", 6 0;
v0x7f8fdd50bff0_0 .net "pop", 7 0, L_0x7f8fdd4559e0;  alias, 1 drivers
v0x7f8fdd50c0d0_0 .var "re", 0 0;
v0x7f8fdd50c1e0_0 .net "rst", 0 0, v0x7f8fdd50e2b0_0;  alias, 1 drivers
v0x7f8fdd50c270_0 .var "timer", 6 0;
S_0x7f8fdd50c360 .scope module, "tcu2" "TimingControlUnit" 3 54, 9 1 0, S_0x7f8fdd43dbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "pop"
    .port_info 2 /INPUT 1 "fifo_empty"
    .port_info 3 /OUTPUT 1 "re"
    .port_info 4 /INPUT 1 "rst"
P_0x7f8fdd50c510 .param/l "IDLE" 1 9 3, C4<00>;
P_0x7f8fdd50c550 .param/l "PULSE" 1 9 4, C4<01>;
P_0x7f8fdd50c590 .param/l "WAIT" 1 9 5, C4<10>;
v0x7f8fdd50c740_0 .var "amp", 6 0;
v0x7f8fdd50c7e0_0 .net "clk", 0 0, v0x7f8fdd50e220_0;  alias, 1 drivers
v0x7f8fdd50c880_0 .var "cur_state", 1 0;
v0x7f8fdd50c930_0 .net "fifo_empty", 0 0, v0x7f8fdd5082b0_0;  alias, 1 drivers
v0x7f8fdd50c9c0_0 .var "next_amp", 6 0;
v0x7f8fdd50cab0_0 .var "next_state", 1 0;
v0x7f8fdd50cb60_0 .var "next_timer", 6 0;
v0x7f8fdd50cc10_0 .net "pop", 7 0, L_0x7f8fdd457120;  alias, 1 drivers
v0x7f8fdd50ccf0_0 .var "re", 0 0;
v0x7f8fdd50ce00_0 .net "rst", 0 0, v0x7f8fdd50e2b0_0;  alias, 1 drivers
v0x7f8fdd50ce90_0 .var "timer", 6 0;
    .scope S_0x7f8fdd50a570;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8fdd50aa10_0, 0;
    %end;
    .thread T_0;
    .scope S_0x7f8fdd50a570;
T_1 ;
    %wait E_0x7f8fdd50a7e0;
    %load/vec4 v0x7f8fdd50ac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8fdd50aa10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f8fdd50aac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v0x7f8fdd50a960_0;
    %assign/vec4 v0x7f8fdd50aa10_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x7f8fdd50a960_0;
    %assign/vec4 v0x7f8fdd50aa10_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x7f8fdd50aba0_0;
    %assign/vec4 v0x7f8fdd50aa10_0, 0;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8fdd509f70;
T_2 ;
    %vpi_call 7 23 "$readmemb", "../src/instrmem.data", v0x7f8fdd50a1a0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f8fdd509f70;
T_3 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50a250_0;
    %store/vec4 v0x7f8fdd50a450_0, 0, 7;
    %ix/getv 4, v0x7f8fdd50a450_0;
    %load/vec4a v0x7f8fdd50a1a0, 4;
    %store/vec4 v0x7f8fdd50a3b0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8fdd509d70;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8fdd50b010_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x7f8fdd509d70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50af60_0, 0;
    %end;
    .thread T_5;
    .scope S_0x7f8fdd509900;
T_6 ;
    %wait E_0x7f8fdd5059f0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %load/vec4 v0x7f8fdd509b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7f8fdd509c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %jmp T_6.18;
T_6.2 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.3 ;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.4 ;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.5 ;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.6 ;
    %pushi/vec4 4, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.7 ;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.8 ;
    %pushi/vec4 6, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.9 ;
    %pushi/vec4 7, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.10 ;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.11 ;
    %pushi/vec4 9, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.12 ;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.13 ;
    %pushi/vec4 11, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.14 ;
    %pushi/vec4 12, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.15 ;
    %pushi/vec4 13, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.16 ;
    %pushi/vec4 14, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.17 ;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x7f8fdd509bb0_0, 0, 16;
    %jmp T_6.18;
T_6.18 ;
    %pop/vec4 1;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8fdd50b1b0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7f8fdd50b5d0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x7f8fdd50b1b0;
T_8 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50b520_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7f8fdd50b490_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8fdd50b5d0_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7f8fdd50b490_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f8fdd50b5d0_0, 0, 8;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f8fdd43a200;
T_9 ;
    %wait E_0x7f8fdd44a830;
    %load/vec4 v0x7f8fdd60ca00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8fdd60bc10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7f8fdd60cd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7f8fdd60bc10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8fdd60bc10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7f8fdd60bc10_0;
    %assign/vec4 v0x7f8fdd60bc10_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8fdd610b60;
T_10 ;
    %wait E_0x7f8fdd44a830;
    %load/vec4 v0x7f8fdd604940_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8fdd60fbb0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7f8fdd60fa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x7f8fdd60fbb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8fdd60fbb0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7f8fdd60fbb0_0;
    %assign/vec4 v0x7f8fdd60fbb0_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8fdd6049d0;
T_11 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd611ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f8fdd611cf0_0;
    %load/vec4 v0x7f8fdd611fc0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8fdd611e10, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f8fdd612050;
T_12 ;
    %wait E_0x7f8fdd60e630;
    %load/vec4 v0x7f8fdd612920_0;
    %load/vec4 v0x7f8fdd612f30_0;
    %and;
    %store/vec4 v0x7f8fdd612a40_0, 0, 1;
    %load/vec4 v0x7f8fdd612920_0;
    %inv;
    %load/vec4 v0x7f8fdd612f30_0;
    %and;
    %store/vec4 v0x7f8fdd6129b0_0, 0, 1;
    %load/vec4 v0x7f8fdd612fc0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %load/vec4 v0x7f8fdd612fc0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_12.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_12.1, 9;
T_12.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_12.1, 9;
 ; End of false expr.
    %blend;
T_12.1;
    %pad/s 1;
    %store/vec4 v0x7f8fdd612bf0_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f8fdd612050;
T_13 ;
    %wait E_0x7f8fdd44a830;
    %load/vec4 v0x7f8fdd504790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd612ad0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f8fdd612ea0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8fdd612b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd612ad0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7f8fdd612b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd612ad0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x7f8fdd612ad0_0;
    %assign/vec4 v0x7f8fdd612ad0_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f8fdd612050;
T_14 ;
    %wait E_0x7f8fdd44a830;
    %load/vec4 v0x7f8fdd504790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd612d80_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x7f8fdd504860_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8fdd612e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd612d80_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x7f8fdd612e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd612d80_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x7f8fdd612d80_0;
    %assign/vec4 v0x7f8fdd612d80_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f8fdd505b40;
T_15 ;
    %wait E_0x7f8fdd505dc0;
    %load/vec4 v0x7f8fdd506090_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8fdd506170_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7f8fdd506000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x7f8fdd506170_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8fdd506170_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x7f8fdd506170_0;
    %assign/vec4 v0x7f8fdd506170_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7f8fdd506350;
T_16 ;
    %wait E_0x7f8fdd505dc0;
    %load/vec4 v0x7f8fdd5069a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f8fdd5068f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7f8fdd506780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x7f8fdd5068f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x7f8fdd5068f0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7f8fdd5068f0_0;
    %assign/vec4 v0x7f8fdd5068f0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f8fdd506ab0;
T_17 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd5072c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x7f8fdd5070b0_0;
    %load/vec4 v0x7f8fdd507460_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8fdd507220, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f8fdd507570;
T_18 ;
    %wait E_0x7f8fdd505d00;
    %load/vec4 v0x7f8fdd508220_0;
    %load/vec4 v0x7f8fdd508830_0;
    %and;
    %store/vec4 v0x7f8fdd508340_0, 0, 1;
    %load/vec4 v0x7f8fdd508220_0;
    %inv;
    %load/vec4 v0x7f8fdd508830_0;
    %and;
    %store/vec4 v0x7f8fdd5082b0_0, 0, 1;
    %load/vec4 v0x7f8fdd5088c0_0;
    %parti/s 1, 4, 4;
    %flag_set/vec4 8;
    %load/vec4 v0x7f8fdd5088c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_18.0, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.1, 9;
T_18.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.1, 9;
 ; End of false expr.
    %blend;
T_18.1;
    %pad/s 1;
    %store/vec4 v0x7f8fdd5084f0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7f8fdd507570;
T_19 ;
    %wait E_0x7f8fdd505dc0;
    %load/vec4 v0x7f8fdd508a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd5083d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7f8fdd5087a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8fdd508460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd5083d0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7f8fdd508460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd5083d0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x7f8fdd5083d0_0;
    %assign/vec4 v0x7f8fdd5083d0_0, 0;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7f8fdd507570;
T_20 ;
    %wait E_0x7f8fdd505dc0;
    %load/vec4 v0x7f8fdd508a70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd508680_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7f8fdd508b40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f8fdd508710_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd508680_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x7f8fdd508710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd508680_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x7f8fdd508680_0;
    %assign/vec4 v0x7f8fdd508680_0, 0;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f8fdd50b750;
T_21 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50c270_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50bb10_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50bda0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50bf40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50bc60_0, 0;
    %end;
    .thread T_21;
    .scope S_0x7f8fdd50b750;
T_22 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50c1e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_22.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50bc60_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7f8fdd50be90_0;
    %assign/vec4 v0x7f8fdd50bc60_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7f8fdd50b750;
T_23 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50bc60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0x7f8fdd50bd10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x7f8fdd50bff0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_23.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x7f8fdd50bff0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
T_23.6 ;
T_23.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
T_23.3 ;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x7f8fdd50bc60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_23.8, 4;
    %load/vec4 v0x7f8fdd50c270_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_23.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
    %jmp T_23.11;
T_23.10 ;
    %load/vec4 v0x7f8fdd50bc60_0;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
T_23.11 ;
    %jmp T_23.9;
T_23.8 ;
    %load/vec4 v0x7f8fdd50bc60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_23.12, 4;
    %load/vec4 v0x7f8fdd50bf40_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_23.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
    %jmp T_23.15;
T_23.14 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8fdd50be90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50c0d0_0, 0;
T_23.15 ;
T_23.12 ;
T_23.9 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7f8fdd50b750;
T_24 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50bda0_0;
    %assign/vec4 v0x7f8fdd50bb10_0, 0;
    %load/vec4 v0x7f8fdd50bf40_0;
    %assign/vec4 v0x7f8fdd50c270_0, 0;
    %load/vec4 v0x7f8fdd50bc60_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x7f8fdd50bd10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.2, 4;
    %load/vec4 v0x7f8fdd50bff0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_24.4, 4;
    %load/vec4 v0x7f8fdd50bda0_0;
    %assign/vec4 v0x7f8fdd50bda0_0, 0;
    %load/vec4 v0x7f8fdd50bff0_0;
    %parti/s 7, 0, 2;
    %subi 1, 0, 7;
    %assign/vec4 v0x7f8fdd50bf40_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x7f8fdd50bff0_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_24.6, 4;
    %load/vec4 v0x7f8fdd50bff0_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8fdd50bda0_0, 0;
T_24.6 ;
T_24.5 ;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x7f8fdd50bda0_0;
    %assign/vec4 v0x7f8fdd50bda0_0, 0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7f8fdd50bc60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_24.8, 4;
    %load/vec4 v0x7f8fdd50bda0_0;
    %assign/vec4 v0x7f8fdd50bda0_0, 0;
    %load/vec4 v0x7f8fdd50bf40_0;
    %cmpi/ne 0, 0, 7;
    %jmp/0xz  T_24.10, 4;
    %load/vec4 v0x7f8fdd50bf40_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x7f8fdd50bf40_0, 0;
T_24.10 ;
    %jmp T_24.9;
T_24.8 ;
    %load/vec4 v0x7f8fdd50bc60_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_24.12, 4;
    %load/vec4 v0x7f8fdd50bda0_0;
    %assign/vec4 v0x7f8fdd50bda0_0, 0;
T_24.12 ;
T_24.9 ;
T_24.1 ;
    %vpi_call 9 123 "$display", "At time %t, amplitude %d and timer %d", $time, v0x7f8fdd50bb10_0, v0x7f8fdd50c270_0 {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x7f8fdd50c360;
T_25 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50ce90_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50c740_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50c9c0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7f8fdd50cb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50c880_0, 0;
    %end;
    .thread T_25;
    .scope S_0x7f8fdd50c360;
T_26 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50ce00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50c880_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x7f8fdd50cab0_0;
    %assign/vec4 v0x7f8fdd50c880_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7f8fdd50c360;
T_27 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50c880_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7f8fdd50c930_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7f8fdd50cc10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_27.4, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x7f8fdd50cc10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.6, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
T_27.6 ;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7f8fdd50c880_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x7f8fdd50ce90_0;
    %cmpi/e 1, 0, 7;
    %jmp/0xz  T_27.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %load/vec4 v0x7f8fdd50c880_0;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
T_27.11 ;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x7f8fdd50c880_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.12, 4;
    %load/vec4 v0x7f8fdd50cb60_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
    %jmp T_27.15;
T_27.14 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8fdd50cab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd50ccf0_0, 0;
T_27.15 ;
T_27.12 ;
T_27.9 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7f8fdd50c360;
T_28 ;
    %wait E_0x7f8fdd60e7f0;
    %load/vec4 v0x7f8fdd50c9c0_0;
    %assign/vec4 v0x7f8fdd50c740_0, 0;
    %load/vec4 v0x7f8fdd50cb60_0;
    %assign/vec4 v0x7f8fdd50ce90_0, 0;
    %load/vec4 v0x7f8fdd50c880_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7f8fdd50c930_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.2, 4;
    %load/vec4 v0x7f8fdd50cc10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.4, 4;
    %load/vec4 v0x7f8fdd50c9c0_0;
    %assign/vec4 v0x7f8fdd50c9c0_0, 0;
    %load/vec4 v0x7f8fdd50cc10_0;
    %parti/s 7, 0, 2;
    %subi 1, 0, 7;
    %assign/vec4 v0x7f8fdd50cb60_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x7f8fdd50cc10_0;
    %parti/s 1, 7, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x7f8fdd50cc10_0;
    %parti/s 7, 0, 2;
    %assign/vec4 v0x7f8fdd50c9c0_0, 0;
T_28.6 ;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x7f8fdd50c9c0_0;
    %assign/vec4 v0x7f8fdd50c9c0_0, 0;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f8fdd50c880_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_28.8, 4;
    %load/vec4 v0x7f8fdd50c9c0_0;
    %assign/vec4 v0x7f8fdd50c9c0_0, 0;
    %load/vec4 v0x7f8fdd50cb60_0;
    %cmpi/ne 0, 0, 7;
    %jmp/0xz  T_28.10, 4;
    %load/vec4 v0x7f8fdd50cb60_0;
    %subi 1, 0, 7;
    %assign/vec4 v0x7f8fdd50cb60_0, 0;
T_28.10 ;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x7f8fdd50c880_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_28.12, 4;
    %load/vec4 v0x7f8fdd50c9c0_0;
    %assign/vec4 v0x7f8fdd50c9c0_0, 0;
T_28.12 ;
T_28.9 ;
T_28.1 ;
    %vpi_call 9 123 "$display", "At time %t, amplitude %d and timer %d", $time, v0x7f8fdd50c740_0, v0x7f8fdd50ce90_0 {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_0x7f8fdd43dbb0;
T_29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8fdd508120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50e100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8fdd50e190_0, 0;
    %end;
    .thread T_29;
    .scope S_0x7f8fdd607d40;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8fdd50e220_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x7f8fdd607d40;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8fdd50e2b0_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x7f8fdd607d40;
T_32 ;
    %vpi_call 2 10 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f8fdd607d40 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8fdd50e2b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8fdd50e2b0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x7f8fdd607d40;
T_33 ;
    %delay 1, 0;
    %load/vec4 v0x7f8fdd50e220_0;
    %nor/r;
    %store/vec4 v0x7f8fdd50e220_0, 0, 1;
    %jmp T_33;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "../tb/top_tb.v";
    "../src/top.v";
    "./../src/fifo.v";
    "./../src/dec.v";
    "./../src/insfetch.v";
    "./../src/instrmem.v";
    "./../src/queuman.v";
    "./../src/timctrl.v";
