{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480177209657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480177209658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 01:20:09 2016 " "Processing started: Sun Nov 27 01:20:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480177209658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480177209658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480177209658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480177209991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGITAL_CLOCK " "Found entity 1: DIGITAL_CLOCK" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_cont " "Found entity 1: key_cont" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210044 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Time_cal Time_cal.v(15) " "Verilog Module Declaration warning at Time_cal.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Time_cal\"" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_cal " "Found entity 1: Time_cal" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/lcd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/lcd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_cont " "Found entity 1: LCD_cont" {  } { { "RTL/LCD_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/LCD_cont.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_SEP " "Found entity 1: WT_SEP" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_DECODER " "Found entity 1: WT_DECODER" {  } { { "RTL/WT_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_DECODER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210058 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Time_cont Time_cont.v(8) " "Verilog Module Declaration warning at Time_cont.v(8): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Time_cont\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 8 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_cont " "Found entity 1: Time_cont" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480177210061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480177210061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "UP DIGITAL_CLOCK.v(38) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(38): created implicit net for \"UP\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DOWN DIGITAL_CLOCK.v(39) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(39): created implicit net for \"DOWN\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210061 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_H10 Time_cont.v(272) " "Verilog HDL Implicit Net warning at Time_cont.v(272): created implicit net for \"out_H10\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_H1 Time_cont.v(273) " "Verilog HDL Implicit Net warning at Time_cont.v(273): created implicit net for \"out_H1\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_M10 Time_cont.v(274) " "Verilog HDL Implicit Net warning at Time_cont.v(274): created implicit net for \"out_M10\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 274 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_M1 Time_cont.v(275) " "Verilog HDL Implicit Net warning at Time_cont.v(275): created implicit net for \"out_M1\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 275 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_S10 Time_cont.v(276) " "Verilog HDL Implicit Net warning at Time_cont.v(276): created implicit net for \"out_S10\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_S1 Time_cont.v(277) " "Verilog HDL Implicit Net warning at Time_cont.v(277): created implicit net for \"out_S1\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 277 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_Y10 Time_cont.v(279) " "Verilog HDL Implicit Net warning at Time_cont.v(279): created implicit net for \"out_Y10\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 279 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_Y1 Time_cont.v(280) " "Verilog HDL Implicit Net warning at Time_cont.v(280): created implicit net for \"out_Y1\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_MT10 Time_cont.v(281) " "Verilog HDL Implicit Net warning at Time_cont.v(281): created implicit net for \"out_MT10\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 281 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_MT1 Time_cont.v(282) " "Verilog HDL Implicit Net warning at Time_cont.v(282): created implicit net for \"out_MT1\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 282 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_D10 Time_cont.v(283) " "Verilog HDL Implicit Net warning at Time_cont.v(283): created implicit net for \"out_D10\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out_D1 Time_cont.v(284) " "Verilog HDL Implicit Net warning at Time_cont.v(284): created implicit net for \"out_D1\"" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 284 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210062 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(39) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(39): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480177210063 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(47) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(47): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480177210064 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(55) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(55): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 55 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480177210065 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DIGITAL_CLOCK.v(66) " "Verilog HDL Instantiation warning at DIGITAL_CLOCK.v(66): instance has no name" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1480177210069 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIGITAL_CLOCK " "Elaborating entity \"DIGITAL_CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480177210103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_cont key_cont:comb_3 " "Elaborating entity \"key_cont\" for hierarchy \"key_cont:comb_3\"" {  } { { "RTL/DIGITAL_CLOCK.v" "comb_3" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480177210106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 key_cont.v(92) " "Verilog HDL assignment warning at key_cont.v(92): truncated value with size 32 to match size of target (1)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MODE_BUFF key_cont.v(106) " "Verilog HDL Always Construct warning at key_cont.v(106): variable \"MODE_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG key_cont.v(110) " "Verilog HDL Always Construct warning at key_cont.v(110): variable \"FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(111) " "Verilog HDL Always Construct warning at key_cont.v(111): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TIME_FORMAT key_cont.v(117) " "Verilog HDL Always Construct warning at key_cont.v(117): variable \"TIME_FORMAT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_cont.v(111) " "Verilog HDL Case Statement information at key_cont.v(111): all case item expressions in this case statement are onehot" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 111 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG key_cont.v(137) " "Verilog HDL Always Construct warning at key_cont.v(137): variable \"FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(138) " "Verilog HDL Always Construct warning at key_cont.v(138): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TIME_FORMAT key_cont.v(144) " "Verilog HDL Always Construct warning at key_cont.v(144): variable \"TIME_FORMAT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_cont.v(138) " "Verilog HDL Case Statement information at key_cont.v(138): all case item expressions in this case statement are onehot" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480177210108 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MODE_BUFF key_cont.v(167) " "Verilog HDL Always Construct warning at key_cont.v(167): variable \"MODE_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG_BUFF key_cont.v(171) " "Verilog HDL Always Construct warning at key_cont.v(171): variable \"FLAG_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(175) " "Verilog HDL Always Construct warning at key_cont.v(175): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 175 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(184) " "Verilog HDL Always Construct warning at key_cont.v(184): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MODE_BUFF key_cont.v(194) " "Verilog HDL Always Construct warning at key_cont.v(194): variable \"MODE_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TIME_FORMAT key_cont.v(199) " "Verilog HDL Always Construct warning at key_cont.v(199): variable \"TIME_FORMAT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MERIDIAN key_cont.v(199) " "Verilog HDL Always Construct warning at key_cont.v(199): variable \"MERIDIAN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(206) " "Verilog HDL Always Construct warning at key_cont.v(206): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(218) " "Verilog HDL Always Construct warning at key_cont.v(218): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MODE_BUFF key_cont.v(231) " "Verilog HDL Always Construct warning at key_cont.v(231): variable \"MODE_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG key_cont.v(237) " "Verilog HDL Always Construct warning at key_cont.v(237): variable \"FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 237 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(238) " "Verilog HDL Always Construct warning at key_cont.v(238): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 238 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG key_cont.v(244) " "Verilog HDL Always Construct warning at key_cont.v(244): variable \"FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(245) " "Verilog HDL Always Construct warning at key_cont.v(245): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MODE_BUFF key_cont.v(252) " "Verilog HDL Always Construct warning at key_cont.v(252): variable \"MODE_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG key_cont.v(258) " "Verilog HDL Always Construct warning at key_cont.v(258): variable \"FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210109 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(259) " "Verilog HDL Always Construct warning at key_cont.v(259): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 259 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "FLAG key_cont.v(265) " "Verilog HDL Always Construct warning at key_cont.v(265): variable \"FLAG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 265 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "BLINK_BUFF key_cont.v(266) " "Verilog HDL Always Construct warning at key_cont.v(266): variable \"BLINK_BUFF\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 266 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key_cont.v(103) " "Verilog HDL Case Statement warning at key_cont.v(103): incomplete case statement has no default case item" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 103 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "key_cont.v(103) " "Verilog HDL Case Statement information at key_cont.v(103): all case item expressions in this case statement are onehot" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 103 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MODE_BUFF key_cont.v(101) " "Verilog HDL Always Construct warning at key_cont.v(101): inferring latch(es) for variable \"MODE_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BLINK_BUFF key_cont.v(101) " "Verilog HDL Always Construct warning at key_cont.v(101): inferring latch(es) for variable \"BLINK_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FLAG_BUFF key_cont.v(101) " "Verilog HDL Always Construct warning at key_cont.v(101): inferring latch(es) for variable \"FLAG_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MERIDIAN key_cont.v(101) " "Verilog HDL Always Construct warning at key_cont.v(101): inferring latch(es) for variable \"MERIDIAN\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "UP_BUFF key_cont.v(101) " "Verilog HDL Always Construct warning at key_cont.v(101): inferring latch(es) for variable \"UP_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOWN_BUFF key_cont.v(101) " "Verilog HDL Always Construct warning at key_cont.v(101): inferring latch(es) for variable \"DOWN_BUFF\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "BLINK key_cont.v(23) " "Output port \"BLINK\" at key_cont.v(23) has no driver" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_DAY key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_DAY\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_MONTH key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_MONTH\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_YEAR key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_YEAR\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210110 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_MERIDIAN key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_MERIDIAN\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_SEC key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_SEC\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_MIN key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_MIN\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.BLINK_HOUR key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.BLINK_HOUR\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOWN_BUFF.DOWN_NO key_cont.v(101) " "Inferred latch for \"DOWN_BUFF.DOWN_NO\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_DAY key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_DAY\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_MONTH key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_MONTH\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_YEAR key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_YEAR\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_MERIDIAN key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_MERIDIAN\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_SEC key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_SEC\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_MIN key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_MIN\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.BLINK_HOUR key_cont.v(101) " "Inferred latch for \"UP_BUFF.BLINK_HOUR\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UP_BUFF.UP_NO key_cont.v(101) " "Inferred latch for \"UP_BUFF.UP_NO\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[0\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[0\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[1\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[1\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[2\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[2\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[3\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[3\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[4\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[4\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[5\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[5\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210111 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[6\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[6\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MERIDIAN\[7\] key_cont.v(101) " "Inferred latch for \"MERIDIAN\[7\]\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_CONTROL_CHANGE_CANCEL_STATE key_cont.v(101) " "Inferred latch for \"FLAG_BUFF.FLAG_CONTROL_CHANGE_CANCEL_STATE\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_CONTROL_STATE key_cont.v(101) " "Inferred latch for \"FLAG_BUFF.FLAG_CONTROL_STATE\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_VIEW_ALARM key_cont.v(101) " "Inferred latch for \"FLAG_BUFF.FLAG_VIEW_ALARM\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLAG_BUFF.FLAG_NO key_cont.v(101) " "Inferred latch for \"FLAG_BUFF.FLAG_NO\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_DAY key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_DAY\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_MONTH key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_MONTH\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_YEAR key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_YEAR\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_MERIDIAN key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_MERIDIAN\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_SEC key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_SEC\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_MIN key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_MIN\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_HOUR key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_HOUR\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BLINK_BUFF.BLINK_NO key_cont.v(101) " "Inferred latch for \"BLINK_BUFF.BLINK_NO\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.ALARM_CONTROL_TIME key_cont.v(101) " "Inferred latch for \"MODE_BUFF.ALARM_CONTROL_TIME\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.ALARM_TIME key_cont.v(101) " "Inferred latch for \"MODE_BUFF.ALARM_TIME\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.CURRENT_CONTROL_TIME key_cont.v(101) " "Inferred latch for \"MODE_BUFF.CURRENT_CONTROL_TIME\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210112 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MODE_BUFF.CURRENT_TIME key_cont.v(101) " "Inferred latch for \"MODE_BUFF.CURRENT_TIME\" at key_cont.v(101)" {  } { { "RTL/key_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/key_cont.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210113 "|DIGITAL_CLOCK|key_cont:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_cal Time_cal:comb_4 " "Elaborating entity \"Time_cal\" for hierarchy \"Time_cal:comb_4\"" {  } { { "RTL/DIGITAL_CLOCK.v" "comb_4" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480177210115 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cal.v(77) " "Verilog HDL assignment warning at Time_cal.v(77): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210117 "|DIGITAL_CLOCK|Time_cal:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cal.v(95) " "Verilog HDL assignment warning at Time_cal.v(95): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210117 "|DIGITAL_CLOCK|Time_cal:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cal.v(115) " "Verilog HDL assignment warning at Time_cal.v(115): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210117 "|DIGITAL_CLOCK|Time_cal:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cal.v(129) " "Verilog HDL assignment warning at Time_cal.v(129): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210117 "|DIGITAL_CLOCK|Time_cal:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cal.v(151) " "Verilog HDL assignment warning at Time_cal.v(151): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210117 "|DIGITAL_CLOCK|Time_cal:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cal.v(163) " "Verilog HDL assignment warning at Time_cal.v(163): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cal.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210117 "|DIGITAL_CLOCK|Time_cal:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WT_SEP Time_cal:comb_4\|WT_SEP:SECOND_SEP " "Elaborating entity \"WT_SEP\" for hierarchy \"Time_cal:comb_4\|WT_SEP:SECOND_SEP\"" {  } { { "RTL/Time_cal.v" "SECOND_SEP" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480177210119 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(28) " "Verilog HDL assignment warning at WT_SEP.v(28): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210120 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(33) " "Verilog HDL assignment warning at WT_SEP.v(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210120 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(38) " "Verilog HDL assignment warning at WT_SEP.v(38): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210120 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(43) " "Verilog HDL assignment warning at WT_SEP.v(43): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210120 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(48) " "Verilog HDL assignment warning at WT_SEP.v(48): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210121 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(53) " "Verilog HDL assignment warning at WT_SEP.v(53): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210121 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(58) " "Verilog HDL assignment warning at WT_SEP.v(58): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210121 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(63) " "Verilog HDL assignment warning at WT_SEP.v(63): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210121 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(68) " "Verilog HDL assignment warning at WT_SEP.v(68): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210121 "|DIGITAL_CLOCK|Time_cal:comb_4|WT_SEP:SECOND_SEP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WT_DECODER Time_cal:comb_4\|WT_DECODER:H10_DECODE " "Elaborating entity \"WT_DECODER\" for hierarchy \"Time_cal:comb_4\|WT_DECODER:H10_DECODE\"" {  } { { "RTL/Time_cal.v" "H10_DECODE" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cal.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480177210130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_cont Time_cont:comb_5 " "Elaborating entity \"Time_cont\" for hierarchy \"Time_cont:comb_5\"" {  } { { "RTL/DIGITAL_CLOCK.v" "comb_5" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480177210145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(88) " "Verilog HDL assignment warning at Time_cont.v(88): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210148 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(93) " "Verilog HDL assignment warning at Time_cont.v(93): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210148 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(107) " "Verilog HDL assignment warning at Time_cont.v(107): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210148 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(112) " "Verilog HDL assignment warning at Time_cont.v(112): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210149 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(129) " "Verilog HDL assignment warning at Time_cont.v(129): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210149 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(136) " "Verilog HDL assignment warning at Time_cont.v(136): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210149 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(153) " "Verilog HDL assignment warning at Time_cont.v(153): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210150 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(160) " "Verilog HDL assignment warning at Time_cont.v(160): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210150 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(201) " "Verilog HDL assignment warning at Time_cont.v(201): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210150 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(208) " "Verilog HDL assignment warning at Time_cont.v(208): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210151 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(225) " "Verilog HDL assignment warning at Time_cont.v(225): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210151 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(232) " "Verilog HDL assignment warning at Time_cont.v(232): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210151 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(249) " "Verilog HDL assignment warning at Time_cont.v(249): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210152 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Time_cont.v(256) " "Verilog HDL assignment warning at Time_cont.v(256): truncated value with size 32 to match size of target (7)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480177210152 "|DIGITAL_CLOCK|Time_cont:comb_5"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "MERIDIAN_BUFF.AM Time_cont.v(166) " "Can't resolve multiple constant drivers for net \"MERIDIAN_BUFF.AM\" at Time_cont.v(166)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 166 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210157 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Time_cont.v(70) " "Constant driver at Time_cont.v(70)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 70 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Quartus II" 0 -1 1480177210158 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "MERIDIAN_BUFF.PM Time_cont.v(166) " "Can't resolve multiple constant drivers for net \"MERIDIAN_BUFF.PM\" at Time_cont.v(166)" {  } { { "RTL/Time_cont.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/Time_cont.v" 166 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1480177210158 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Time_cont:comb_5 " "Can't elaborate user hierarchy \"Time_cont:comb_5\"" {  } { { "RTL/DIGITAL_CLOCK.v" "comb_5" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 55 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480177210158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 85 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 85 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "465 " "Peak virtual memory: 465 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480177210237 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 01:20:10 2016 " "Processing ended: Sun Nov 27 01:20:10 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480177210237 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480177210237 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480177210237 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480177210237 ""}
