============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 11 2019  08:02:32 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (44670 ps) Setup Check with Pin u_mtm_Alu_deserializer/parallel_data_A_reg[1]/CLK->D
           View: WC_av
          Group: clk
     Startpoint: (R) rst_n
          Clock: (R) clk
       Endpoint: (R) u_mtm_Alu_deserializer/parallel_data_A_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+  100000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=  100000            0     
                                              
             Setup:-     230                  
       Uncertainty:-     300                  
     Required Time:=   99470                  
      Launch Clock:-       0                  
       Input Delay:-   50000                  
         Data Path:-    4800                  
             Slack:=   44670                  

#--------------------------------------------------------------------------------------------------------------------------
#                  Timing Point                   Flags     Arc     Edge      Cell        Fanout  Load Trans Delay Arrival 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------------------------------
  rst_n                                           -       -         R     (arrival)           35 354.2   200     0   50000 
  u_mtm_Alu_deserializer/g11863/AUS               -       EIN0->AUS F     UCL_NAND2A           8  73.7  1247   664   50664 
  u_mtm_Alu_deserializer/g11830/AUS               -       EIN1->AUS F     UCL_OR2              5  48.8   507   572   51235 
  u_mtm_Alu_deserializer/g11791/AUS               -       EIN1->AUS R     UCL_NOR2             5  48.4   882   515   51750 
  u_mtm_Alu_deserializer/g11479/AUS               -       EIN1->AUS F     UCL_NAND2            4  38.8   819   533   52283 
  u_mtm_Alu_deserializer/g11462/AUS               -       EIN0->AUS R     UCL_NAND2_WIDEN      2  31.0   482   369   52652 
  u_mtm_Alu_deserializer/g11453/AUS               -       EIN->AUS  F     UCL_INV2             1  12.8   179   130   52782 
  u_mtm_Alu_deserializer/g11430/AUS               -       EIN1->AUS R     UCL_OAI22            1  13.3   688   237   53020 
  u_mtm_Alu_deserializer/g11403/AUS               -       EIN1->AUS R     UCL_NAND2A           1  14.0   299   242   53262 
  u_mtm_Alu_deserializer/g11340/AUS               -       EIN2->AUS F     UCL_NOR3             1  13.9   387   168   53430 
  u_mtm_Alu_deserializer/g11304/AUS               -       EIN1->AUS R     UCL_NAND2_WIDEN      1  13.7   269   179   53609 
  u_mtm_Alu_deserializer/g11296/AUS               -       EIN1->AUS F     UCL_NOR2             2  21.7   308   194   53803 
  u_mtm_Alu_deserializer/g11292/AUS               -       EIN1->AUS R     UCL_NAND2            4  91.1   869   463   54266 
  u_mtm_Alu_deserializer/g11287/AUS               -       EIN->AUS  F     UCL_INV4             8  71.4   374   252   54518 
  u_mtm_Alu_deserializer/g11263/AUS               -       EIN1->AUS R     UCL_OAI22            1  13.2   628   282   54800 
  u_mtm_Alu_deserializer/parallel_data_A_reg[1]/D <<<     -         R     UCL_DFF              1     -     -     0   54800 
#--------------------------------------------------------------------------------------------------------------------------

