#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Jan 10 21:35:27 2026
# Process ID         : 26680
# Current directory  : D:/HDL_Environment
# Command line       : vivado.exe -mode batch -source tcl/build.tcl -journal D:/HDL_Environment/logs/vivado_build.jou -log D:/HDL_Environment/logs/vivado_build.log
# Log file           : D:/HDL_Environment/logs/vivado_build.log
# Journal file       : D:/HDL_Environment/logs/vivado_build.jou
# Running On         : LAPTOP-JJKUOBKD
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-13420H
# CPU Frequency      : 2611 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16869 MB
# Swap memory        : 11274 MB
# Total Virtual      : 28143 MB
# Available Virtual  : 9862 MB
#-----------------------------------------------------------
source tcl/build.tcl
# read_verilog "src/vga_top.v"
# read_verilog "src/vga_sync.v"
# read_verilog "src/fsm.v"
# read_verilog "src/height_calculator.v"
# read_verilog "src/ray_calc.v"
# read_verilog "src/ray_feeder.v"
# read_verilog "src/spi_master.v"
# read_verilog "src/world.v"
# read_xdc "D:/HDL_Environment/constraints/arty.xdc"
# synth_design -top vga_top -part xc7s50csga324-1
Command: synth_design -top vga_top -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1157.906 ; gain = 491.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_top' [D:/HDL_Environment/src/vga_top.v:7]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_25MHz' [D:/HDL_Environment/src/vga_top.v:283]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_25MHz' (0#1) [D:/HDL_Environment/src/vga_top.v:283]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [D:/HDL_Environment/src/vga_sync.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [D:/HDL_Environment/src/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'ray_counter' [D:/HDL_Environment/src/ray_feeder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ray_counter' (0#1) [D:/HDL_Environment/src/ray_feeder.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm' [D:/HDL_Environment/src/fsm.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (0#1) [D:/HDL_Environment/src/fsm.v:9]
INFO: [Synth 8-6157] synthesizing module 'ray_feeder' [D:/HDL_Environment/src/ray_feeder.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ray_feeder' (0#1) [D:/HDL_Environment/src/ray_feeder.v:41]
INFO: [Synth 8-6157] synthesizing module 'ray_calculator' [D:/HDL_Environment/src/ray_calc.v:1]
INFO: [Synth 8-3876] $readmem data file 'D:/HDL_Environment/src/trig_lut.mem' is read successfully [D:/HDL_Environment/src/ray_calc.v:49]
INFO: [Synth 8-3876] $readmem data file 'D:/HDL_Environment/src/reciprocal_lut.mem' is read successfully [D:/HDL_Environment/src/ray_calc.v:50]
INFO: [Synth 8-3876] $readmem data file 'D:/HDL_Environment/src/cam_x_lut.mem' is read successfully [D:/HDL_Environment/src/ray_calc.v:51]
INFO: [Synth 8-6157] synthesizing module 'world' [D:/HDL_Environment/src/world.v:4]
INFO: [Synth 8-3876] $readmem data file 'D:/HDL_Environment/src/map.hex' is read successfully [D:/HDL_Environment/src/world.v:18]
INFO: [Synth 8-6155] done synthesizing module 'world' (0#1) [D:/HDL_Environment/src/world.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ray_calculator' (0#1) [D:/HDL_Environment/src/ray_calc.v:1]
INFO: [Synth 8-6157] synthesizing module 'height_calculator' [D:/HDL_Environment/src/height_calculator.v:3]
INFO: [Synth 8-3876] $readmem data file 'D:/HDL_Environment/src/height_lut.mem' is read successfully [D:/HDL_Environment/src/height_calculator.v:22]
INFO: [Synth 8-6155] done synthesizing module 'height_calculator' (0#1) [D:/HDL_Environment/src/height_calculator.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_top' (0#1) [D:/HDL_Environment/src/vga_top.v:7]
WARNING: [Synth 8-6014] Unused sequential element x_i_p_reg was removed.  [D:/HDL_Environment/src/ray_calc.v:70]
WARNING: [Synth 8-6014] Unused sequential element y_i_p_reg was removed.  [D:/HDL_Environment/src/ray_calc.v:71]
WARNING: [Synth 8-6014] Unused sequential element prev_distance_final_reg was removed.  [D:/HDL_Environment/src/height_calculator.v:27]
WARNING: [Synth 8-6014] Unused sequential element switch_reg was removed.  [D:/HDL_Environment/src/vga_top.v:168]
WARNING: [Synth 8-6014] Unused sequential element rgb_b_reg was removed.  [D:/HDL_Environment/src/vga_top.v:224]
WARNING: [Synth 8-7129] Port is_wall in module height_calculator is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module world is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_initialised in module vga_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.762 ; gain = 613.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.762 ; gain = 613.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.762 ; gain = 613.828
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1279.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/HDL_Environment/constraints/arty.xdc]
Finished Parsing XDC File [D:/HDL_Environment/constraints/arty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HDL_Environment/constraints/arty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1360.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1360.957 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1360.957 ; gain = 695.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1360.957 ; gain = 695.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1360.957 ; gain = 695.023
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'S_current_reg' in module 'fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    FEED |                              010 |                               01
                 PROCESS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'S_current_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1360.957 ; gain = 695.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 2     
	   3 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---RAMs : 
	               5K Bit	(640 X 9 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	 257 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP scaled_planeY0, operation Mode is: A*(B:0x2ccc).
DSP Report: operator scaled_planeY0 is absorbed into DSP scaled_planeY0.
DSP Report: Generating DSP part_y0, operation Mode is: A*B.
DSP Report: operator part_y0 is absorbed into DSP part_y0.
DSP Report: Generating DSP sideDistY1, operation Mode is: A*B2.
DSP Report: register y_f_p_reg is absorbed into DSP sideDistY1.
DSP Report: operator sideDistY1 is absorbed into DSP sideDistY1.
DSP Report: Generating DSP sideDistY1, operation Mode is: A*B.
DSP Report: operator sideDistY1 is absorbed into DSP sideDistY1.
DSP Report: Generating DSP scaled_planeX0, operation Mode is: A*(B:0x2ccc).
DSP Report: operator scaled_planeX0 is absorbed into DSP scaled_planeX0.
DSP Report: Generating DSP part_x0, operation Mode is: A*B.
DSP Report: operator part_x0 is absorbed into DSP part_x0.
DSP Report: Generating DSP sideDistX1, operation Mode is: A*B2.
DSP Report: register x_f_p_reg is absorbed into DSP sideDistX1.
DSP Report: operator sideDistX1 is absorbed into DSP sideDistX1.
DSP Report: Generating DSP sideDistX1, operation Mode is: A*B.
DSP Report: operator sideDistX1 is absorbed into DSP sideDistX1.
WARNING: [Synth 8-7129] Port reset in module world is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 1722.512 ; gain = 1056.578
---------------------------------------------------------------------------------
 Sort Area is  part_x0_9 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  part_y0_2 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  sideDistX1_b : 0 0 : 1310 1310 : Used 1 time 0
 Sort Area is  sideDistY1_6 : 0 0 : 1310 1310 : Used 1 time 0
 Sort Area is  sideDistX1_a : 0 0 : 1301 1301 : Used 1 time 0
 Sort Area is  sideDistY1_4 : 0 0 : 1301 1301 : Used 1 time 0
 Sort Area is  scaled_planeX0_8 : 0 0 : 995 995 : Used 1 time 0
 Sort Area is  scaled_planeY0_0 : 0 0 : 995 995 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------+-----------------------------+---------------+----------------+
|Module Name    | RTL Object                  | Depth x Width | Implemented As | 
+---------------+-----------------------------+---------------+----------------+
|ray_calculator | trig_lut                    | 512x32        | LUT            | 
|ray_calculator | cam_x_lut                   | 1024x14       | LUT            | 
|ray_calculator | reciprocal_lut              | 4096x24       | LUT            | 
|ray_calculator | reciprocal_lut              | 4096x24       | LUT            | 
|ray_calculator | p_0_out                     | 512x32        | LUT            | 
|ray_calculator | p_0_out                     | 1024x14       | LUT            | 
|ray_calculator | full_trig_row_reg           | 512x32        | Block RAM      | 
|ray_calculator | p_0_out                     | 4096x24       | LUT            | 
|ray_calculator | p_0_out                     | 4096x24       | LUT            | 
|vga_top        | height_calc/wall_height_reg | 4096x10       | Block RAM      | 
+---------------+-----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|vga_top     | mem_height_buffer_1_reg | 640 x 9(NO_CHANGE)     | W |   | 640 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ray_calculator | A*(B:0x2ccc) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B2         | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B          | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*(B:0x2ccc) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B          | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B2         | 24     | 8      | -      | -      | 32     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B          | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 1722.512 ; gain = 1056.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 1722.512 ; gain = 1056.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|vga_top     | mem_height_buffer_1_reg | 640 x 9(NO_CHANGE)     | W |   | 640 x 9(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance calculator/full_trig_row_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance calculator/full_trig_row_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance mem_height_buffer_1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance height_calc/wall_height_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance height_calc/wall_height_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:11 . Memory (MB): peak = 1722.512 ; gain = 1056.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1781.633 ; gain = 1115.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 1781.633 ; gain = 1115.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1781.633 ; gain = 1115.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1781.633 ; gain = 1115.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1783.691 ; gain = 1117.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1783.691 ; gain = 1117.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ray_calculator | A*B         | 0      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 24     | 0      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 30     | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 24     | 0      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ray_calculator | A*B         | 24     | 9      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    40|
|3     |DSP48E1  |     8|
|4     |LUT1     |    34|
|5     |LUT2     |    95|
|6     |LUT3     |   200|
|7     |LUT4     |    47|
|8     |LUT5     |   182|
|9     |LUT6     |  2148|
|10    |MUXF7    |   794|
|11    |MUXF8    |   343|
|12    |RAMB18E1 |     3|
|15    |RAMB36E1 |     1|
|16    |FDRE     |   243|
|17    |FDSE     |     5|
|18    |IBUF     |     1|
|19    |OBUF     |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:15 . Memory (MB): peak = 1783.691 ; gain = 1117.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1783.691 ; gain = 1036.562
Synthesis Optimization Complete : Time (s): cpu = 00:01:12 ; elapsed = 00:01:15 . Memory (MB): peak = 1783.691 ; gain = 1117.758
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1793.039 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1189 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'vga_top' is not ideal for floorplanning, since the cellview 'ray_calculator' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/HDL_Environment/constraints/arty.xdc]
Finished Parsing XDC File [D:/HDL_Environment/constraints/arty.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1797.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 78da8411
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 1797.258 ; gain = 1304.141
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1797.258 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19f530b83

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1839.730 ; gain = 42.473

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2240.340 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2240.340 ; gain = 0.000
Phase 1 Initialization | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2240.340 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2240.340 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2240.340 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2240.340 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2240.340 ; gain = 0.000
Retarget | Checksum: 19f530b83
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19f530b83

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 2240.340 ; gain = 0.000
Constant propagation | Checksum: 19f530b83
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.340 ; gain = 0.000
Phase 5 Sweep | Checksum: 134822ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 2240.340 ; gain = 0.000
Sweep | Checksum: 134822ef4
INFO: [Opt 31-389] Phase Sweep created 3 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 134822ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 2240.340 ; gain = 0.000
BUFG optimization | Checksum: 134822ef4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 134822ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2240.340 ; gain = 0.000
Shift Register Optimization | Checksum: 134822ef4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 134822ef4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 2240.340 ; gain = 0.000
Post Processing Netlist | Checksum: 134822ef4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1addf3dd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2240.340 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2240.340 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1addf3dd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 2240.340 ; gain = 0.000
Phase 9 Finalization | Checksum: 1addf3dd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2240.340 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               3  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1addf3dd4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.236 . Memory (MB): peak = 2240.340 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 8
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1a4d14561

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2304.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1a4d14561

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.729 . Memory (MB): peak = 2304.531 ; gain = 64.191

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1b0939402

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.230 . Memory (MB): peak = 2304.531 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1b0939402

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2304.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1b0939402

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2304.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2304.531 ; gain = 507.273
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e8363a57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2304.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b2e12400

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2b056f211

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.599 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2b056f211

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.603 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2b056f211

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.609 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2501fc39b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.766 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 203f657c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.860 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 203f657c8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.865 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 2d01f233d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 2a3b8ad51

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 8 LUTNM shape to break, 18 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 8, total 8, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 16 nets or LUTs. Breaked 8 LUTs, combined 8 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2304.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            8  |              8  |                    16  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            8  |              8  |                    16  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 3065e7a12

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2d9d86688

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2d9d86688

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28917fa95

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 284229964

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 31afe1369

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2d167b38d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2932f3fd3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 3416c38ef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2ee0ef756

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27ff0967a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2bb629679

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2bb629679

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1364f3f70

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-6.022 | TNS=-428.538 |
Phase 1 Physical Synthesis Initialization | Checksum: ed37dc1a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2304.531 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1df8014fa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1364f3f70

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-5.191. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 17ce5a5c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 17ce5a5c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17ce5a5c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 17ce5a5c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 17ce5a5c2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2304.531 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 248919528

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000
Ending Placer Task | Checksum: 2251cd1bc

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2304.531 ; gain = 0.000
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a931b0d2 ConstDB: 0 ShapeSum: d159edb4 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 633a5cb4 | NumContArr: 4bda029e | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 23466548c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 23466548c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 23466548c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2157c9184

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.951 | TNS=-362.949| WHS=-0.093 | THS=-1.547 |


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1b13221df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1835
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1835
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b13221df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b13221df

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1e5ad3243

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 1e5ad3243

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2304.531 ; gain = 0.000

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 3294
 Number of Nodes with overlaps = 1227
