<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › aty128.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>aty128.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*  $Id: aty128.h,v 1.1 1999/10/12 11:00:40 geert Exp $</span>
<span class="cm"> *  linux/drivers/video/aty128.h</span>
<span class="cm"> *  Register definitions for ATI Rage128 boards</span>
<span class="cm"> *</span>
<span class="cm"> *  Anthony Tong &lt;atong@uiuc.edu&gt;, 1999</span>
<span class="cm"> *  Brad Douglas &lt;brad@neruo.com&gt;, 2000</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_RAGE128_H</span>
<span class="cp">#define REG_RAGE128_H</span>

<span class="cp">#define CLOCK_CNTL_INDEX			0x0008</span>
<span class="cp">#define CLOCK_CNTL_DATA				0x000c</span>
<span class="cp">#define BIOS_0_SCRATCH				0x0010</span>
<span class="cp">#define BUS_CNTL				0x0030</span>
<span class="cp">#define BUS_CNTL1				0x0034</span>
<span class="cp">#define GEN_INT_CNTL				0x0040</span>
<span class="cp">#define CRTC_GEN_CNTL				0x0050</span>
<span class="cp">#define CRTC_EXT_CNTL				0x0054</span>
<span class="cp">#define DAC_CNTL				0x0058</span>
<span class="cp">#define I2C_CNTL_1				0x0094</span>
<span class="cp">#define PALETTE_INDEX				0x00b0</span>
<span class="cp">#define PALETTE_DATA				0x00b4</span>
<span class="cp">#define CNFG_CNTL				0x00e0</span>
<span class="cp">#define GEN_RESET_CNTL				0x00f0</span>
<span class="cp">#define CNFG_MEMSIZE				0x00f8</span>
<span class="cp">#define MEM_CNTL				0x0140</span>
<span class="cp">#define MEM_POWER_MISC				0x015c</span>
<span class="cp">#define AGP_BASE				0x0170</span>
<span class="cp">#define AGP_CNTL				0x0174</span>
<span class="cp">#define AGP_APER_OFFSET				0x0178</span>
<span class="cp">#define PCI_GART_PAGE				0x017c</span>
<span class="cp">#define PC_NGUI_MODE				0x0180</span>
<span class="cp">#define PC_NGUI_CTLSTAT				0x0184</span>
<span class="cp">#define MPP_TB_CONFIG				0x01C0</span>
<span class="cp">#define MPP_GP_CONFIG				0x01C8</span>
<span class="cp">#define VIPH_CONTROL				0x01D0</span>
<span class="cp">#define CRTC_H_TOTAL_DISP			0x0200</span>
<span class="cp">#define CRTC_H_SYNC_STRT_WID			0x0204</span>
<span class="cp">#define CRTC_V_TOTAL_DISP			0x0208</span>
<span class="cp">#define CRTC_V_SYNC_STRT_WID			0x020c</span>
<span class="cp">#define CRTC_VLINE_CRNT_VLINE			0x0210</span>
<span class="cp">#define CRTC_CRNT_FRAME				0x0214</span>
<span class="cp">#define CRTC_GUI_TRIG_VLINE			0x0218</span>
<span class="cp">#define CRTC_OFFSET				0x0224</span>
<span class="cp">#define CRTC_OFFSET_CNTL			0x0228</span>
<span class="cp">#define CRTC_PITCH				0x022c</span>
<span class="cp">#define OVR_CLR					0x0230</span>
<span class="cp">#define OVR_WID_LEFT_RIGHT			0x0234</span>
<span class="cp">#define OVR_WID_TOP_BOTTOM			0x0238</span>
<span class="cp">#define LVDS_GEN_CNTL				0x02d0</span>
<span class="cp">#define DDA_CONFIG				0x02e0</span>
<span class="cp">#define DDA_ON_OFF				0x02e4</span>
<span class="cp">#define VGA_DDA_CONFIG				0x02e8</span>
<span class="cp">#define VGA_DDA_ON_OFF				0x02ec</span>
<span class="cp">#define CRTC2_H_TOTAL_DISP			0x0300</span>
<span class="cp">#define CRTC2_H_SYNC_STRT_WID			0x0304</span>
<span class="cp">#define CRTC2_V_TOTAL_DISP			0x0308</span>
<span class="cp">#define CRTC2_V_SYNC_STRT_WID			0x030c</span>
<span class="cp">#define CRTC2_VLINE_CRNT_VLINE			0x0310</span>
<span class="cp">#define CRTC2_CRNT_FRAME			0x0314</span>
<span class="cp">#define CRTC2_GUI_TRIG_VLINE			0x0318</span>
<span class="cp">#define CRTC2_OFFSET				0x0324</span>
<span class="cp">#define CRTC2_OFFSET_CNTL			0x0328</span>
<span class="cp">#define CRTC2_PITCH				0x032c</span>
<span class="cp">#define DDA2_CONFIG				0x03e0</span>
<span class="cp">#define DDA2_ON_OFF				0x03e4</span>
<span class="cp">#define CRTC2_GEN_CNTL				0x03f8</span>
<span class="cp">#define CRTC2_STATUS				0x03fc</span>
<span class="cp">#define OV0_SCALE_CNTL				0x0420</span>
<span class="cp">#define SUBPIC_CNTL				0x0540</span>
<span class="cp">#define PM4_BUFFER_OFFSET			0x0700</span>
<span class="cp">#define PM4_BUFFER_CNTL				0x0704</span>
<span class="cp">#define PM4_BUFFER_WM_CNTL			0x0708</span>
<span class="cp">#define PM4_BUFFER_DL_RPTR_ADDR			0x070c</span>
<span class="cp">#define PM4_BUFFER_DL_RPTR			0x0710</span>
<span class="cp">#define PM4_BUFFER_DL_WPTR			0x0714</span>
<span class="cp">#define PM4_VC_FPU_SETUP			0x071c</span>
<span class="cp">#define PM4_FPU_CNTL				0x0720</span>
<span class="cp">#define PM4_VC_FORMAT				0x0724</span>
<span class="cp">#define PM4_VC_CNTL				0x0728</span>
<span class="cp">#define PM4_VC_I01				0x072c</span>
<span class="cp">#define PM4_VC_VLOFF				0x0730</span>
<span class="cp">#define PM4_VC_VLSIZE				0x0734</span>
<span class="cp">#define PM4_IW_INDOFF				0x0738</span>
<span class="cp">#define PM4_IW_INDSIZE				0x073c</span>
<span class="cp">#define PM4_FPU_FPX0				0x0740</span>
<span class="cp">#define PM4_FPU_FPY0				0x0744</span>
<span class="cp">#define PM4_FPU_FPX1				0x0748</span>
<span class="cp">#define PM4_FPU_FPY1				0x074c</span>
<span class="cp">#define PM4_FPU_FPX2				0x0750</span>
<span class="cp">#define PM4_FPU_FPY2				0x0754</span>
<span class="cp">#define PM4_FPU_FPY3				0x0758</span>
<span class="cp">#define PM4_FPU_FPY4				0x075c</span>
<span class="cp">#define PM4_FPU_FPY5				0x0760</span>
<span class="cp">#define PM4_FPU_FPY6				0x0764</span>
<span class="cp">#define PM4_FPU_FPR				0x0768</span>
<span class="cp">#define PM4_FPU_FPG				0x076c</span>
<span class="cp">#define PM4_FPU_FPB				0x0770</span>
<span class="cp">#define PM4_FPU_FPA				0x0774</span>
<span class="cp">#define PM4_FPU_INTXY0				0x0780</span>
<span class="cp">#define PM4_FPU_INTXY1				0x0784</span>
<span class="cp">#define PM4_FPU_INTXY2				0x0788</span>
<span class="cp">#define PM4_FPU_INTARGB				0x078c</span>
<span class="cp">#define PM4_FPU_FPTWICEAREA			0x0790</span>
<span class="cp">#define PM4_FPU_DMAJOR01			0x0794</span>
<span class="cp">#define PM4_FPU_DMAJOR12			0x0798</span>
<span class="cp">#define PM4_FPU_DMAJOR02			0x079c</span>
<span class="cp">#define PM4_FPU_STAT				0x07a0</span>
<span class="cp">#define PM4_STAT				0x07b8</span>
<span class="cp">#define PM4_TEST_CNTL				0x07d0</span>
<span class="cp">#define PM4_MICROCODE_ADDR			0x07d4</span>
<span class="cp">#define PM4_MICROCODE_RADDR			0x07d8</span>
<span class="cp">#define PM4_MICROCODE_DATAH			0x07dc</span>
<span class="cp">#define PM4_MICROCODE_DATAL			0x07e0</span>
<span class="cp">#define PM4_CMDFIFO_ADDR			0x07e4</span>
<span class="cp">#define PM4_CMDFIFO_DATAH			0x07e8</span>
<span class="cp">#define PM4_CMDFIFO_DATAL			0x07ec</span>
<span class="cp">#define PM4_BUFFER_ADDR				0x07f0</span>
<span class="cp">#define PM4_BUFFER_DATAH			0x07f4</span>
<span class="cp">#define PM4_BUFFER_DATAL			0x07f8</span>
<span class="cp">#define PM4_MICRO_CNTL				0x07fc</span>
<span class="cp">#define CAP0_TRIG_CNTL				0x0950</span>
<span class="cp">#define CAP1_TRIG_CNTL				0x09c0</span>

<span class="cm">/******************************************************************************</span>
<span class="cm"> *                  GUI Block Memory Mapped Registers                         *</span>
<span class="cm"> *                     These registers are FIFOed.                            *</span>
<span class="cm"> *****************************************************************************/</span>
<span class="cp">#define PM4_FIFO_DATA_EVEN			0x1000</span>
<span class="cp">#define PM4_FIFO_DATA_ODD			0x1004</span>

<span class="cp">#define DST_OFFSET				0x1404</span>
<span class="cp">#define DST_PITCH				0x1408</span>
<span class="cp">#define DST_WIDTH				0x140c</span>
<span class="cp">#define DST_HEIGHT				0x1410</span>
<span class="cp">#define SRC_X					0x1414</span>
<span class="cp">#define SRC_Y					0x1418</span>
<span class="cp">#define DST_X					0x141c</span>
<span class="cp">#define DST_Y					0x1420</span>
<span class="cp">#define SRC_PITCH_OFFSET			0x1428</span>
<span class="cp">#define DST_PITCH_OFFSET			0x142c</span>
<span class="cp">#define SRC_Y_X					0x1434</span>
<span class="cp">#define DST_Y_X					0x1438</span>
<span class="cp">#define DST_HEIGHT_WIDTH			0x143c</span>
<span class="cp">#define DP_GUI_MASTER_CNTL			0x146c</span>
<span class="cp">#define BRUSH_SCALE				0x1470</span>
<span class="cp">#define BRUSH_Y_X				0x1474</span>
<span class="cp">#define DP_BRUSH_BKGD_CLR			0x1478</span>
<span class="cp">#define DP_BRUSH_FRGD_CLR			0x147c</span>
<span class="cp">#define DST_WIDTH_X				0x1588</span>
<span class="cp">#define DST_HEIGHT_WIDTH_8			0x158c</span>
<span class="cp">#define SRC_X_Y					0x1590</span>
<span class="cp">#define DST_X_Y					0x1594</span>
<span class="cp">#define DST_WIDTH_HEIGHT			0x1598</span>
<span class="cp">#define DST_WIDTH_X_INCY			0x159c</span>
<span class="cp">#define DST_HEIGHT_Y				0x15a0</span>
<span class="cp">#define DST_X_SUB				0x15a4</span>
<span class="cp">#define DST_Y_SUB				0x15a8</span>
<span class="cp">#define SRC_OFFSET				0x15ac</span>
<span class="cp">#define SRC_PITCH				0x15b0</span>
<span class="cp">#define DST_HEIGHT_WIDTH_BW			0x15b4</span>
<span class="cp">#define CLR_CMP_CNTL				0x15c0</span>
<span class="cp">#define CLR_CMP_CLR_SRC				0x15c4</span>
<span class="cp">#define CLR_CMP_CLR_DST				0x15c8</span>
<span class="cp">#define CLR_CMP_MASK				0x15cc</span>
<span class="cp">#define DP_SRC_FRGD_CLR				0x15d8</span>
<span class="cp">#define DP_SRC_BKGD_CLR				0x15dc</span>
<span class="cp">#define DST_BRES_ERR				0x1628</span>
<span class="cp">#define DST_BRES_INC				0x162c</span>
<span class="cp">#define DST_BRES_DEC				0x1630</span>
<span class="cp">#define DST_BRES_LNTH				0x1634</span>
<span class="cp">#define DST_BRES_LNTH_SUB			0x1638</span>
<span class="cp">#define SC_LEFT					0x1640</span>
<span class="cp">#define SC_RIGHT				0x1644</span>
<span class="cp">#define SC_TOP					0x1648</span>
<span class="cp">#define SC_BOTTOM				0x164c</span>
<span class="cp">#define SRC_SC_RIGHT				0x1654</span>
<span class="cp">#define SRC_SC_BOTTOM				0x165c</span>
<span class="cp">#define GUI_DEBUG0				0x16a0</span>
<span class="cp">#define GUI_DEBUG1				0x16a4</span>
<span class="cp">#define GUI_TIMEOUT				0x16b0</span>
<span class="cp">#define GUI_TIMEOUT0				0x16b4</span>
<span class="cp">#define GUI_TIMEOUT1				0x16b8</span>
<span class="cp">#define GUI_PROBE				0x16bc</span>
<span class="cp">#define DP_CNTL					0x16c0</span>
<span class="cp">#define DP_DATATYPE				0x16c4</span>
<span class="cp">#define DP_MIX					0x16c8</span>
<span class="cp">#define DP_WRITE_MASK				0x16cc</span>
<span class="cp">#define DP_CNTL_XDIR_YDIR_YMAJOR		0x16d0</span>
<span class="cp">#define DEFAULT_OFFSET				0x16e0</span>
<span class="cp">#define DEFAULT_PITCH				0x16e4</span>
<span class="cp">#define DEFAULT_SC_BOTTOM_RIGHT			0x16e8</span>
<span class="cp">#define SC_TOP_LEFT				0x16ec</span>
<span class="cp">#define SC_BOTTOM_RIGHT				0x16f0</span>
<span class="cp">#define SRC_SC_BOTTOM_RIGHT			0x16f4</span>
<span class="cp">#define WAIT_UNTIL				0x1720</span>
<span class="cp">#define CACHE_CNTL				0x1724</span>
<span class="cp">#define GUI_STAT				0x1740</span>
<span class="cp">#define PC_GUI_MODE				0x1744</span>
<span class="cp">#define PC_GUI_CTLSTAT				0x1748</span>
<span class="cp">#define PC_DEBUG_MODE				0x1760</span>
<span class="cp">#define BRES_DST_ERR_DEC			0x1780</span>
<span class="cp">#define TRAIL_BRES_T12_ERR_DEC			0x1784</span>
<span class="cp">#define TRAIL_BRES_T12_INC			0x1788</span>
<span class="cp">#define DP_T12_CNTL				0x178c</span>
<span class="cp">#define DST_BRES_T1_LNTH			0x1790</span>
<span class="cp">#define DST_BRES_T2_LNTH			0x1794</span>
<span class="cp">#define SCALE_SRC_HEIGHT_WIDTH			0x1994</span>
<span class="cp">#define SCALE_OFFSET_0				0x1998</span>
<span class="cp">#define SCALE_PITCH				0x199c</span>
<span class="cp">#define SCALE_X_INC				0x19a0</span>
<span class="cp">#define SCALE_Y_INC				0x19a4</span>
<span class="cp">#define SCALE_HACC				0x19a8</span>
<span class="cp">#define SCALE_VACC				0x19ac</span>
<span class="cp">#define SCALE_DST_X_Y				0x19b0</span>
<span class="cp">#define SCALE_DST_HEIGHT_WIDTH			0x19b4</span>
<span class="cp">#define SCALE_3D_CNTL				0x1a00</span>
<span class="cp">#define SCALE_3D_DATATYPE			0x1a20</span>
<span class="cp">#define SETUP_CNTL				0x1bc4</span>
<span class="cp">#define SOLID_COLOR				0x1bc8</span>
<span class="cp">#define WINDOW_XY_OFFSET			0x1bcc</span>
<span class="cp">#define DRAW_LINE_POINT				0x1bd0</span>
<span class="cp">#define SETUP_CNTL_PM4				0x1bd4</span>
<span class="cp">#define DST_PITCH_OFFSET_C			0x1c80</span>
<span class="cp">#define DP_GUI_MASTER_CNTL_C			0x1c84</span>
<span class="cp">#define SC_TOP_LEFT_C				0x1c88</span>
<span class="cp">#define SC_BOTTOM_RIGHT_C			0x1c8c</span>

<span class="cp">#define CLR_CMP_MASK_3D				0x1A28</span>
<span class="cp">#define MISC_3D_STATE_CNTL_REG			0x1CA0</span>
<span class="cp">#define MC_SRC1_CNTL				0x19D8</span>
<span class="cp">#define TEX_CNTL				0x1800</span>

<span class="cm">/* CONSTANTS */</span>
<span class="cp">#define GUI_ACTIVE				0x80000000</span>
<span class="cp">#define ENGINE_IDLE				0x0</span>

<span class="cp">#define PLL_WR_EN				0x00000080</span>

<span class="cp">#define CLK_PIN_CNTL				0x0001</span>
<span class="cp">#define PPLL_CNTL				0x0002</span>
<span class="cp">#define PPLL_REF_DIV				0x0003</span>
<span class="cp">#define PPLL_DIV_0				0x0004</span>
<span class="cp">#define PPLL_DIV_1				0x0005</span>
<span class="cp">#define PPLL_DIV_2				0x0006</span>
<span class="cp">#define PPLL_DIV_3				0x0007</span>
<span class="cp">#define VCLK_ECP_CNTL				0x0008</span>
<span class="cp">#define HTOTAL_CNTL				0x0009</span>
<span class="cp">#define X_MPLL_REF_FB_DIV			0x000a</span>
<span class="cp">#define XPLL_CNTL				0x000b</span>
<span class="cp">#define XDLL_CNTL				0x000c</span>
<span class="cp">#define XCLK_CNTL				0x000d</span>
<span class="cp">#define MPLL_CNTL				0x000e</span>
<span class="cp">#define MCLK_CNTL				0x000f</span>
<span class="cp">#define AGP_PLL_CNTL				0x0010</span>
<span class="cp">#define FCP_CNTL				0x0012</span>
<span class="cp">#define PLL_TEST_CNTL				0x0013</span>
<span class="cp">#define P2PLL_CNTL				0x002a</span>
<span class="cp">#define P2PLL_REF_DIV				0x002b</span>
<span class="cp">#define P2PLL_DIV_0				0x002b</span>
<span class="cp">#define POWER_MANAGEMENT			0x002f</span>

<span class="cp">#define PPLL_RESET				0x01</span>
<span class="cp">#define PPLL_ATOMIC_UPDATE_EN			0x10000</span>
<span class="cp">#define PPLL_VGA_ATOMIC_UPDATE_EN		0x20000</span>
<span class="cp">#define PPLL_REF_DIV_MASK			0x3FF</span>
<span class="cp">#define PPLL_FB3_DIV_MASK			0x7FF</span>
<span class="cp">#define PPLL_POST3_DIV_MASK			0x70000</span>
<span class="cp">#define PPLL_ATOMIC_UPDATE_R			0x8000</span>
<span class="cp">#define PPLL_ATOMIC_UPDATE_W			0x8000</span>
<span class="cp">#define MEM_CFG_TYPE_MASK			0x3</span>
<span class="cp">#define XCLK_SRC_SEL_MASK			0x7</span>
<span class="cp">#define XPLL_FB_DIV_MASK			0xFF00</span>
<span class="cp">#define X_MPLL_REF_DIV_MASK			0xFF</span>

<span class="cm">/* CRTC control values (CRTC_GEN_CNTL) */</span>
<span class="cp">#define CRTC_CSYNC_EN				0x00000010</span>

<span class="cp">#define CRTC2_DBL_SCAN_EN			0x00000001</span>
<span class="cp">#define CRTC2_DISPLAY_DIS			0x00800000</span>
<span class="cp">#define CRTC2_FIFO_EXTSENSE			0x00200000</span>
<span class="cp">#define CRTC2_ICON_EN				0x00100000</span>
<span class="cp">#define CRTC2_CUR_EN				0x00010000</span>
<span class="cp">#define CRTC2_EN				0x02000000</span>
<span class="cp">#define CRTC2_DISP_REQ_EN_B			0x04000000</span>

<span class="cp">#define CRTC_PIX_WIDTH_MASK			0x00000700</span>
<span class="cp">#define CRTC_PIX_WIDTH_4BPP			0x00000100</span>
<span class="cp">#define CRTC_PIX_WIDTH_8BPP			0x00000200</span>
<span class="cp">#define CRTC_PIX_WIDTH_15BPP			0x00000300</span>
<span class="cp">#define CRTC_PIX_WIDTH_16BPP			0x00000400</span>
<span class="cp">#define CRTC_PIX_WIDTH_24BPP			0x00000500</span>
<span class="cp">#define CRTC_PIX_WIDTH_32BPP			0x00000600</span>

<span class="cm">/* DAC_CNTL bit constants */</span>
<span class="cp">#define DAC_8BIT_EN				0x00000100</span>
<span class="cp">#define DAC_MASK				0xFF000000</span>
<span class="cp">#define DAC_BLANKING				0x00000004</span>
<span class="cp">#define DAC_RANGE_CNTL				0x00000003</span>
<span class="cp">#define DAC_CLK_SEL				0x00000010</span>
<span class="cp">#define DAC_PALETTE_ACCESS_CNTL			0x00000020</span>
<span class="cp">#define DAC_PALETTE2_SNOOP_EN			0x00000040</span>
<span class="cp">#define DAC_PDWN				0x00008000</span>

<span class="cm">/* CRTC_EXT_CNTL */</span>
<span class="cp">#define CRT_CRTC_ON				0x00008000</span>

<span class="cm">/* GEN_RESET_CNTL bit constants */</span>
<span class="cp">#define SOFT_RESET_GUI				0x00000001</span>
<span class="cp">#define SOFT_RESET_VCLK				0x00000100</span>
<span class="cp">#define SOFT_RESET_PCLK				0x00000200</span>
<span class="cp">#define SOFT_RESET_ECP				0x00000400</span>
<span class="cp">#define SOFT_RESET_DISPENG_XCLK			0x00000800</span>

<span class="cm">/* PC_GUI_CTLSTAT bit constants */</span>
<span class="cp">#define PC_BUSY_INIT				0x10000000</span>
<span class="cp">#define PC_BUSY_GUI				0x20000000</span>
<span class="cp">#define PC_BUSY_NGUI				0x40000000</span>
<span class="cp">#define PC_BUSY					0x80000000</span>

<span class="cp">#define BUS_MASTER_DIS				0x00000040</span>
<span class="cp">#define PM4_BUFFER_CNTL_NONPM4			0x00000000</span>

<span class="cm">/* DP_DATATYPE bit constants */</span>
<span class="cp">#define DST_8BPP				0x00000002</span>
<span class="cp">#define DST_15BPP				0x00000003</span>
<span class="cp">#define DST_16BPP				0x00000004</span>
<span class="cp">#define DST_24BPP				0x00000005</span>
<span class="cp">#define DST_32BPP				0x00000006</span>

<span class="cp">#define BRUSH_SOLIDCOLOR			0x00000d00</span>

<span class="cm">/* DP_GUI_MASTER_CNTL bit constants */</span>
<span class="cp">#define	GMC_SRC_PITCH_OFFSET_DEFAULT		0x00000000</span>
<span class="cp">#define GMC_DST_PITCH_OFFSET_DEFAULT		0x00000000</span>
<span class="cp">#define GMC_SRC_CLIP_DEFAULT			0x00000000</span>
<span class="cp">#define GMC_DST_CLIP_DEFAULT			0x00000000</span>
<span class="cp">#define GMC_BRUSH_SOLIDCOLOR			0x000000d0</span>
<span class="cp">#define GMC_SRC_DSTCOLOR			0x00003000</span>
<span class="cp">#define GMC_BYTE_ORDER_MSB_TO_LSB		0x00000000</span>
<span class="cp">#define GMC_DP_SRC_RECT				0x02000000</span>
<span class="cp">#define GMC_3D_FCN_EN_CLR			0x00000000</span>
<span class="cp">#define GMC_AUX_CLIP_CLEAR			0x20000000</span>
<span class="cp">#define GMC_DST_CLR_CMP_FCN_CLEAR		0x10000000</span>
<span class="cp">#define GMC_WRITE_MASK_SET			0x40000000</span>
<span class="cp">#define GMC_DP_CONVERSION_TEMP_6500		0x00000000</span>

<span class="cm">/* DP_GUI_MASTER_CNTL ROP3 named constants */</span>
<span class="cp">#define	ROP3_PATCOPY				0x00f00000</span>
<span class="cp">#define ROP3_SRCCOPY				0x00cc0000</span>

<span class="cp">#define SRC_DSTCOLOR				0x00030000</span>

<span class="cm">/* DP_CNTL bit constants */</span>
<span class="cp">#define DST_X_RIGHT_TO_LEFT			0x00000000</span>
<span class="cp">#define DST_X_LEFT_TO_RIGHT			0x00000001</span>
<span class="cp">#define DST_Y_BOTTOM_TO_TOP			0x00000000</span>
<span class="cp">#define DST_Y_TOP_TO_BOTTOM			0x00000002</span>
<span class="cp">#define DST_X_MAJOR				0x00000000</span>
<span class="cp">#define DST_Y_MAJOR				0x00000004</span>
<span class="cp">#define DST_X_TILE				0x00000008</span>
<span class="cp">#define DST_Y_TILE				0x00000010</span>
<span class="cp">#define DST_LAST_PEL				0x00000020</span>
<span class="cp">#define DST_TRAIL_X_RIGHT_TO_LEFT		0x00000000</span>
<span class="cp">#define DST_TRAIL_X_LEFT_TO_RIGHT		0x00000040</span>
<span class="cp">#define DST_TRAP_FILL_RIGHT_TO_LEFT		0x00000000</span>
<span class="cp">#define DST_TRAP_FILL_LEFT_TO_RIGHT		0x00000080</span>
<span class="cp">#define DST_BRES_SIGN				0x00000100</span>
<span class="cp">#define DST_HOST_BIG_ENDIAN_EN			0x00000200</span>
<span class="cp">#define DST_POLYLINE_NONLAST			0x00008000</span>
<span class="cp">#define DST_RASTER_STALL			0x00010000</span>
<span class="cp">#define DST_POLY_EDGE				0x00040000</span>

<span class="cm">/* DP_MIX bit constants */</span>
<span class="cp">#define DP_SRC_RECT				0x00000200</span>
<span class="cp">#define DP_SRC_HOST				0x00000300</span>
<span class="cp">#define DP_SRC_HOST_BYTEALIGN			0x00000400</span>

<span class="cm">/* LVDS_GEN_CNTL constants */</span>
<span class="cp">#define LVDS_BL_MOD_LEVEL_MASK			0x0000ff00</span>
<span class="cp">#define LVDS_BL_MOD_LEVEL_SHIFT			8</span>
<span class="cp">#define LVDS_BL_MOD_EN				0x00010000</span>
<span class="cp">#define LVDS_DIGION				0x00040000</span>
<span class="cp">#define LVDS_BLON				0x00080000</span>
<span class="cp">#define LVDS_ON					0x00000001</span>
<span class="cp">#define LVDS_DISPLAY_DIS			0x00000002</span>
<span class="cp">#define LVDS_PANEL_TYPE_2PIX_PER_CLK		0x00000004</span>
<span class="cp">#define LVDS_PANEL_24BITS_TFT			0x00000008</span>
<span class="cp">#define LVDS_FRAME_MOD_NO			0x00000000</span>
<span class="cp">#define LVDS_FRAME_MOD_2_LEVELS			0x00000010</span>
<span class="cp">#define LVDS_FRAME_MOD_4_LEVELS			0x00000020</span>
<span class="cp">#define LVDS_RST_FM				0x00000040</span>
<span class="cp">#define LVDS_EN					0x00000080</span>

<span class="cm">/* CRTC2_GEN_CNTL constants */</span>
<span class="cp">#define CRTC2_EN				0x02000000</span>

<span class="cm">/* POWER_MANAGEMENT constants */</span>
<span class="cp">#define PWR_MGT_ON				0x00000001</span>
<span class="cp">#define PWR_MGT_MODE_MASK			0x00000006</span>
<span class="cp">#define PWR_MGT_MODE_PIN			0x00000000</span>
<span class="cp">#define PWR_MGT_MODE_REGISTER			0x00000002</span>
<span class="cp">#define PWR_MGT_MODE_TIMER			0x00000004</span>
<span class="cp">#define PWR_MGT_MODE_PCI			0x00000006</span>
<span class="cp">#define PWR_MGT_AUTO_PWR_UP_EN			0x00000008</span>
<span class="cp">#define PWR_MGT_ACTIVITY_PIN_ON			0x00000010</span>
<span class="cp">#define PWR_MGT_STANDBY_POL			0x00000020</span>
<span class="cp">#define PWR_MGT_SUSPEND_POL			0x00000040</span>
<span class="cp">#define PWR_MGT_SELF_REFRESH			0x00000080</span>
<span class="cp">#define PWR_MGT_ACTIVITY_PIN_EN			0x00000100</span>
<span class="cp">#define PWR_MGT_KEYBD_SNOOP			0x00000200</span>
<span class="cp">#define PWR_MGT_TRISTATE_MEM_EN			0x00000800</span>
<span class="cp">#define PWR_MGT_SELW4MS				0x00001000</span>
<span class="cp">#define PWR_MGT_SLOWDOWN_MCLK			0x00002000</span>

<span class="cp">#define PMI_PMSCR_REG				0x60</span>

<span class="cm">/* used by ATI bug fix for hardware ROM */</span>
<span class="cp">#define RAGE128_MPP_TB_CONFIG                   0x01c0</span>

<span class="cp">#endif				</span><span class="cm">/* REG_RAGE128_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
