Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Jul 12 13:43:23 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_drc -file dynamicMulti_drc_opted.rpt -pb dynamicMulti_drc_opted.pb -rpx dynamicMulti_drc_opted.rpx
| Design       : dynamicMulti
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 4
+----------+------------------+---------------------------------+------------+
| Rule     | Severity         | Description                     | Violations |
+----------+------------------+---------------------------------+------------+
| RTSTAT-3 | Critical Warning | Unplaced terminals on nets      | 1          |
| HDPR-26  | Warning          | Improper Pblock column boundary | 2          |
| ZPS7-1   | Warning          | PS7 block required              | 1          |
+----------+------------------+---------------------------------+------------+

2. REPORT DETAILS
-----------------
RTSTAT-3#1 Critical Warning
Unplaced terminals on nets  
53 net(s) have unplaced terminals. The problem bus(es) and/or net(s) are Clk_IBUF, mCompute/GND_HD_Inserted_Net_product_6_, mCompute/GND_HD_Inserted_Net_product_7_, Rst_IBUF, psWrap/ParallelBuffer_0/inst/buff0/dataOut0[3:0], psWrap/ParallelBuffer_0/inst/buff1/dataOut1[3:0], mStart_IBUF, mCompute/p_0_in[4], mCompute/p_1_in[3], mCompute/p_2_in[3], mCompute/product3_out[7:2], mCompute/product[5:0], mCompute/product[1]_i_2_n_0, mCompute/product[1]_i_3_n_0, mCompute/product[1]_i_4_n_0 (the first 15 of 35 listed), GLOBAL_LOGIC0, GLOBAL_LOGIC1.
Related violations: <none>

HDPR-26#1 Warning
Improper Pblock column boundary  
The Reconfigurable Pblock 'pblock_mCompute' has a 'left' edge that terminates on an improper column boundary at tile 'CLBLM_R_X37Y62' (SLICE_X54Y62 SLICE_X55Y62).
Resolution: Set the Pblock property SNAPPING_MODE to value of ON using the following constraint, or modify the X specification of the pblock to avoid this edge.
Example: set_property SNAPPING_MODE ON [get_pblocks 'pblock_mCompute']
Please refer to the Xilinx Partial Reconfiguration User Guide.
Related violations: <none>

HDPR-26#2 Warning
Improper Pblock column boundary  
The Reconfigurable Pblock 'pblock_mCompute' has a 'right' edge that terminates on an improper column boundary at tile 'CLBLL_L_X40Y62' (SLICE_X61Y62 SLICE_X60Y62).
Resolution: Set the Pblock property SNAPPING_MODE to value of ON using the following constraint, or modify the X specification of the pblock to avoid this edge.
Example: set_property SNAPPING_MODE ON [get_pblocks 'pblock_mCompute']
Please refer to the Xilinx Partial Reconfiguration User Guide.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


