Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto e445eaaac1a94949abb3c6fec621c5ad --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot tb_jk_ff_behav xil_defaultlib.tb_jk_ff -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch of entity xil_defaultlib.jk_ff [jk_ff_default]
Compiling architecture tb_arch of entity xil_defaultlib.tb_jk_ff
Built simulation snapshot tb_jk_ff_behav
