<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>G:\Git\oscilloscope-fpga\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.05</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-LV1QN48C6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1N-1</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Jul 01 16:42:23 2022
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1071</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>433</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>31</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Base</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td></td>
<td></td>
<td>CLOCK_IN_ibuf/I </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.333
<td>0.000</td>
<td>15.000</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>7.500</td>
<td>133.333
<td>0.000</td>
<td>3.750</td>
<td>CLOCK_IN_ibuf/I</td>
<td>CLOCK_IN</td>
<td>pll_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>33.333(MHz)</td>
<td>57.822(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>133.333(MHz)</td>
<td>134.112(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLOCK_IN!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLOCK_IN</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-2.828</td>
<td>adc/adc_data_addr_5_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_0/CEB</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.022</td>
<td>10.089</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-2.824</td>
<td>adc/adc_data_addr_5_s0/Q</td>
<td>display/dual_port_ram/sdpb_inst_1/CEB</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.022</td>
<td>10.085</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.370</td>
<td>adc/adc_data_addr_5_s0/Q</td>
<td>display/dual_port_ram/dff_inst_0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.022</td>
<td>8.774</td>
</tr>
<tr>
<td>4</td>
<td>0.044</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_30_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.413</td>
</tr>
<tr>
<td>5</td>
<td>0.044</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_31_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.413</td>
</tr>
<tr>
<td>6</td>
<td>0.048</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_24_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.409</td>
</tr>
<tr>
<td>7</td>
<td>0.048</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_25_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.409</td>
</tr>
<tr>
<td>8</td>
<td>0.048</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_26_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.409</td>
</tr>
<tr>
<td>9</td>
<td>0.048</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_27_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.409</td>
</tr>
<tr>
<td>10</td>
<td>0.048</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_28_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.409</td>
</tr>
<tr>
<td>11</td>
<td>0.048</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_29_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.409</td>
</tr>
<tr>
<td>12</td>
<td>0.075</td>
<td>display/rst_frame_buffer_count_2_s0/Q</td>
<td>display/rst_data_addr_6_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.382</td>
</tr>
<tr>
<td>13</td>
<td>0.411</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_18_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.046</td>
</tr>
<tr>
<td>14</td>
<td>0.411</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_19_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.046</td>
</tr>
<tr>
<td>15</td>
<td>0.411</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_20_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.046</td>
</tr>
<tr>
<td>16</td>
<td>0.411</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_21_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.046</td>
</tr>
<tr>
<td>17</td>
<td>0.411</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_22_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.046</td>
</tr>
<tr>
<td>18</td>
<td>0.411</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_23_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.046</td>
</tr>
<tr>
<td>19</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_1_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
<tr>
<td>20</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_2_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
<tr>
<td>21</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_3_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
<tr>
<td>22</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_4_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
<tr>
<td>23</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_5_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
<tr>
<td>24</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_12_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
<tr>
<td>25</td>
<td>0.416</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_13_s0/RESET</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>7.500</td>
<td>0.000</td>
<td>7.041</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.563</td>
<td>adc/adc_state_2_s1/Q</td>
<td>adc/waiting_state_count_0_s0/CE</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>adc/adc_mem_addr_count_0_s1/Q</td>
<td>adc/adc_mem_addr_count_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>adc/waiting_state_count_0_s0/Q</td>
<td>adc/waiting_state_count_0_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.710</td>
<td>adc/adc_state_0_s1/Q</td>
<td>adc/adc_state_0_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>5</td>
<td>0.711</td>
<td>display/y_Count_1_s3/Q</td>
<td>display/y_Count_1_s3/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>6</td>
<td>0.712</td>
<td>display/y_Count_5_s3/Q</td>
<td>display/y_Count_5_s3/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>7</td>
<td>0.714</td>
<td>display/y_Count_9_s1/Q</td>
<td>display/y_Count_9_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>8</td>
<td>0.715</td>
<td>adc/adc_state_2_s1/Q</td>
<td>adc/adc_state_2_s1/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>9</td>
<td>0.729</td>
<td>adc/waiting_state_count_2_s0/Q</td>
<td>adc/waiting_state_count_2_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>10</td>
<td>0.730</td>
<td>adc/waiting_state_count_6_s0/Q</td>
<td>adc/waiting_state_count_6_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>11</td>
<td>0.730</td>
<td>adc/waiting_state_count_8_s0/Q</td>
<td>adc/waiting_state_count_8_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>12</td>
<td>0.730</td>
<td>adc/waiting_state_count_12_s0/Q</td>
<td>adc/waiting_state_count_12_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>13</td>
<td>0.730</td>
<td>adc/waiting_state_count_14_s0/Q</td>
<td>adc/waiting_state_count_14_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>14</td>
<td>0.730</td>
<td>adc/waiting_state_count_18_s0/Q</td>
<td>adc/waiting_state_count_18_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>15</td>
<td>0.730</td>
<td>adc/waiting_state_count_20_s0/Q</td>
<td>adc/waiting_state_count_20_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>16</td>
<td>0.730</td>
<td>adc/waiting_state_count_24_s0/Q</td>
<td>adc/waiting_state_count_24_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>adc/waiting_state_count_26_s0/Q</td>
<td>adc/waiting_state_count_26_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>adc/waiting_state_count_30_s0/Q</td>
<td>adc/waiting_state_count_30_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>adc/adc_mem_addr_count_2_s0/Q</td>
<td>adc/adc_mem_addr_count_2_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.731</td>
<td>display/rst_frame_buffer_count_3_s0/Q</td>
<td>display/rst_frame_buffer_count_3_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>21</td>
<td>0.731</td>
<td>display/rst_frame_buffer_count_7_s0/Q</td>
<td>display/rst_frame_buffer_count_7_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>22</td>
<td>0.731</td>
<td>display/rst_frame_buffer_count_9_s0/Q</td>
<td>display/rst_frame_buffer_count_9_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>23</td>
<td>0.732</td>
<td>adc/adc_mem_addr_count_6_s0/Q</td>
<td>adc/adc_mem_addr_count_6_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>24</td>
<td>0.732</td>
<td>display/rst_frame_buffer_count_13_s0/Q</td>
<td>display/rst_frame_buffer_count_13_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
<tr>
<td>25</td>
<td>0.732</td>
<td>display/x_Count_3_s0/Q</td>
<td>display/x_Count_3_s0/D</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.732</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/adc_data_addr_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/adc_data_addr_13_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/rst_bram_start_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>adc/adc_data_addr_14_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.422</td>
<td>3.672</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>display/rst_data_addr_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.500</td>
<td>22.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>23.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>24.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>adc/adc_data_addr_5_s0/CLK</td>
</tr>
<tr>
<td>24.612</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_5_s0/Q</td>
</tr>
<tr>
<td>26.713</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>display/bram_wr_addr_5_s0/I0</td>
</tr>
<tr>
<td>27.812</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">display/bram_wr_addr_5_s0/F</td>
</tr>
<tr>
<td>29.112</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td>display/n264_s0/I0</td>
</tr>
<tr>
<td>30.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">display/n264_s0/COUT</td>
</tr>
<tr>
<td>30.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][A]</td>
<td>display/n265_s0/CIN</td>
</tr>
<tr>
<td>30.127</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">display/n265_s0/COUT</td>
</tr>
<tr>
<td>30.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][B]</td>
<td>display/n266_s0/CIN</td>
</tr>
<tr>
<td>30.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">display/n266_s0/COUT</td>
</tr>
<tr>
<td>30.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][A]</td>
<td>display/n267_s0/CIN</td>
</tr>
<tr>
<td>30.241</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">display/n267_s0/COUT</td>
</tr>
<tr>
<td>30.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][B]</td>
<td>display/n268_s0/CIN</td>
</tr>
<tr>
<td>30.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">display/n268_s0/COUT</td>
</tr>
<tr>
<td>30.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][A]</td>
<td>display/n269_s0/CIN</td>
</tr>
<tr>
<td>30.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">display/n269_s0/COUT</td>
</tr>
<tr>
<td>30.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td>display/n270_s0/CIN</td>
</tr>
<tr>
<td>30.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">display/n270_s0/COUT</td>
</tr>
<tr>
<td>30.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td>display/n271_s0/CIN</td>
</tr>
<tr>
<td>30.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">display/n271_s0/COUT</td>
</tr>
<tr>
<td>30.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][B]</td>
<td>display/n272_s0/CIN</td>
</tr>
<tr>
<td>30.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">display/n272_s0/COUT</td>
</tr>
<tr>
<td>30.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td>display/n273_s0/CIN</td>
</tr>
<tr>
<td>30.580</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">display/n273_s0/COUT</td>
</tr>
<tr>
<td>31.527</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>display/bram_rd_clk_en_s2/I0</td>
</tr>
<tr>
<td>32.626</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s2/F</td>
</tr>
<tr>
<td>32.643</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[1][A]</td>
<td>display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_0/I1</td>
</tr>
<tr>
<td>33.445</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R4C7[1][A]</td>
<td style=" background: #97FFFF;">display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_0/F</td>
</tr>
<tr>
<td>34.243</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_0/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.632</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>display/dual_port_ram/sdpb_inst_0/CLKB</td>
</tr>
<tr>
<td>31.602</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
<tr>
<td>31.415</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[0]</td>
<td>display/dual_port_ram/sdpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 44.287%; route: 5.162, 51.170%; tC2Q: 0.458, 4.543%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>34.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.500</td>
<td>22.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>23.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>24.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>adc/adc_data_addr_5_s0/CLK</td>
</tr>
<tr>
<td>24.612</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_5_s0/Q</td>
</tr>
<tr>
<td>26.713</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>display/bram_wr_addr_5_s0/I0</td>
</tr>
<tr>
<td>27.812</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">display/bram_wr_addr_5_s0/F</td>
</tr>
<tr>
<td>29.112</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td>display/n264_s0/I0</td>
</tr>
<tr>
<td>30.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">display/n264_s0/COUT</td>
</tr>
<tr>
<td>30.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][A]</td>
<td>display/n265_s0/CIN</td>
</tr>
<tr>
<td>30.127</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">display/n265_s0/COUT</td>
</tr>
<tr>
<td>30.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][B]</td>
<td>display/n266_s0/CIN</td>
</tr>
<tr>
<td>30.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">display/n266_s0/COUT</td>
</tr>
<tr>
<td>30.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][A]</td>
<td>display/n267_s0/CIN</td>
</tr>
<tr>
<td>30.241</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">display/n267_s0/COUT</td>
</tr>
<tr>
<td>30.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][B]</td>
<td>display/n268_s0/CIN</td>
</tr>
<tr>
<td>30.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">display/n268_s0/COUT</td>
</tr>
<tr>
<td>30.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][A]</td>
<td>display/n269_s0/CIN</td>
</tr>
<tr>
<td>30.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">display/n269_s0/COUT</td>
</tr>
<tr>
<td>30.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td>display/n270_s0/CIN</td>
</tr>
<tr>
<td>30.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">display/n270_s0/COUT</td>
</tr>
<tr>
<td>30.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td>display/n271_s0/CIN</td>
</tr>
<tr>
<td>30.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">display/n271_s0/COUT</td>
</tr>
<tr>
<td>30.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][B]</td>
<td>display/n272_s0/CIN</td>
</tr>
<tr>
<td>30.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">display/n272_s0/COUT</td>
</tr>
<tr>
<td>30.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td>display/n273_s0/CIN</td>
</tr>
<tr>
<td>30.580</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">display/n273_s0/COUT</td>
</tr>
<tr>
<td>31.527</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>display/bram_rd_clk_en_s2/I0</td>
</tr>
<tr>
<td>32.626</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s2/F</td>
</tr>
<tr>
<td>32.643</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C7[0][B]</td>
<td>display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_1/I1</td>
</tr>
<tr>
<td>33.445</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R4C7[0][B]</td>
<td style=" background: #97FFFF;">display/dual_port_ram/gowin_add_lut2_BLKSELB_sdpb_inst_1/F</td>
</tr>
<tr>
<td>34.239</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td style=" font-weight:bold;">display/dual_port_ram/sdpb_inst_1/CEB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.632</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1/CLKB</td>
</tr>
<tr>
<td>31.602</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
<tr>
<td>31.415</td>
<td>-0.187</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R6[1]</td>
<td>display/dual_port_ram/sdpb_inst_1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.468, 44.304%; route: 5.159, 51.152%; tC2Q: 0.458, 4.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_data_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/dual_port_ram/dff_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.500</td>
<td>22.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>23.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>24.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>adc/adc_data_addr_5_s0/CLK</td>
</tr>
<tr>
<td>24.612</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">adc/adc_data_addr_5_s0/Q</td>
</tr>
<tr>
<td>26.713</td>
<td>2.101</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>display/bram_wr_addr_5_s0/I0</td>
</tr>
<tr>
<td>27.812</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">display/bram_wr_addr_5_s0/F</td>
</tr>
<tr>
<td>29.112</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C5[2][B]</td>
<td>display/n264_s0/I0</td>
</tr>
<tr>
<td>30.070</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C5[2][B]</td>
<td style=" background: #97FFFF;">display/n264_s0/COUT</td>
</tr>
<tr>
<td>30.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][A]</td>
<td>display/n265_s0/CIN</td>
</tr>
<tr>
<td>30.127</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" background: #97FFFF;">display/n265_s0/COUT</td>
</tr>
<tr>
<td>30.127</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[0][B]</td>
<td>display/n266_s0/CIN</td>
</tr>
<tr>
<td>30.184</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" background: #97FFFF;">display/n266_s0/COUT</td>
</tr>
<tr>
<td>30.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][A]</td>
<td>display/n267_s0/CIN</td>
</tr>
<tr>
<td>30.241</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" background: #97FFFF;">display/n267_s0/COUT</td>
</tr>
<tr>
<td>30.241</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[1][B]</td>
<td>display/n268_s0/CIN</td>
</tr>
<tr>
<td>30.298</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[1][B]</td>
<td style=" background: #97FFFF;">display/n268_s0/COUT</td>
</tr>
<tr>
<td>30.298</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][A]</td>
<td>display/n269_s0/CIN</td>
</tr>
<tr>
<td>30.355</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][A]</td>
<td style=" background: #97FFFF;">display/n269_s0/COUT</td>
</tr>
<tr>
<td>30.355</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C6[2][B]</td>
<td>display/n270_s0/CIN</td>
</tr>
<tr>
<td>30.412</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C6[2][B]</td>
<td style=" background: #97FFFF;">display/n270_s0/COUT</td>
</tr>
<tr>
<td>30.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][A]</td>
<td>display/n271_s0/CIN</td>
</tr>
<tr>
<td>30.469</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" background: #97FFFF;">display/n271_s0/COUT</td>
</tr>
<tr>
<td>30.469</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[0][B]</td>
<td>display/n272_s0/CIN</td>
</tr>
<tr>
<td>30.526</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" background: #97FFFF;">display/n272_s0/COUT</td>
</tr>
<tr>
<td>30.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C7[1][A]</td>
<td>display/n273_s0/CIN</td>
</tr>
<tr>
<td>30.580</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C7[1][A]</td>
<td style=" background: #97FFFF;">display/n273_s0/COUT</td>
</tr>
<tr>
<td>31.527</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>display/bram_rd_clk_en_s2/I0</td>
</tr>
<tr>
<td>32.588</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R4C7[2][A]</td>
<td style=" background: #97FFFF;">display/bram_rd_clk_en_s2/F</td>
</tr>
<tr>
<td>32.928</td>
<td>0.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td style=" font-weight:bold;">display/dual_port_ram/dff_inst_0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>31.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>31.632</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>display/dual_port_ram/dff_inst_0/CLK</td>
</tr>
<tr>
<td>31.602</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>display/dual_port_ram/dff_inst_0</td>
</tr>
<tr>
<td>31.559</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C7[0][A]</td>
<td>display/dual_port_ram/dff_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.628, 41.347%; route: 4.688, 53.429%; tC2Q: 0.458, 5.224%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.067</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>adc/waiting_state_count_30_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>adc/waiting_state_count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.893%; route: 3.627, 48.924%; tC2Q: 0.458, 6.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.067</td>
<td>1.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_31_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>adc/waiting_state_count_31_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C19[0][B]</td>
<td>adc/waiting_state_count_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.893%; route: 3.627, 48.924%; tC2Q: 0.458, 6.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.062</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>adc/waiting_state_count_24_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>adc/waiting_state_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.921%; route: 3.622, 48.892%; tC2Q: 0.458, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.062</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>adc/waiting_state_count_25_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][B]</td>
<td>adc/waiting_state_count_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.921%; route: 3.622, 48.892%; tC2Q: 0.458, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.062</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.921%; route: 3.622, 48.892%; tC2Q: 0.458, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.062</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>adc/waiting_state_count_27_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[1][B]</td>
<td>adc/waiting_state_count_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.921%; route: 3.622, 48.892%; tC2Q: 0.458, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.062</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>adc/waiting_state_count_28_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][A]</td>
<td>adc/waiting_state_count_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.921%; route: 3.622, 48.892%; tC2Q: 0.458, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>9.062</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>adc/waiting_state_count_29_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[2][B]</td>
<td>adc/waiting_state_count_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 44.921%; route: 3.622, 48.892%; tC2Q: 0.458, 6.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_data_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>display/rst_frame_buffer_count_2_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_2_s0/Q</td>
</tr>
<tr>
<td>2.609</td>
<td>0.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>display/n542_s5/I2</td>
</tr>
<tr>
<td>3.641</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">display/n542_s5/F</td>
</tr>
<tr>
<td>3.647</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td>display/n542_s2/I0</td>
</tr>
<tr>
<td>4.449</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C5[3][B]</td>
<td style=" background: #97FFFF;">display/n542_s2/F</td>
</tr>
<tr>
<td>4.867</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>display/n542_s1/I0</td>
</tr>
<tr>
<td>5.689</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">display/n542_s1/F</td>
</tr>
<tr>
<td>6.510</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>display/n542_s0/I1</td>
</tr>
<tr>
<td>7.135</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>15</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">display/n542_s0/F</td>
</tr>
<tr>
<td>9.036</td>
<td>1.900</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td style=" font-weight:bold;">display/rst_data_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>display/rst_data_addr_6_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C6[2][A]</td>
<td>display/rst_data_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.281, 44.448%; route: 3.642, 49.343%; tC2Q: 0.458, 6.209%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>adc/waiting_state_count_18_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>adc/waiting_state_count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.236%; route: 3.259, 46.259%; tC2Q: 0.458, 6.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>adc/waiting_state_count_19_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[0][B]</td>
<td>adc/waiting_state_count_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.236%; route: 3.259, 46.259%; tC2Q: 0.458, 6.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>adc/waiting_state_count_20_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>adc/waiting_state_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.236%; route: 3.259, 46.259%; tC2Q: 0.458, 6.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>adc/waiting_state_count_21_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[1][B]</td>
<td>adc/waiting_state_count_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.236%; route: 3.259, 46.259%; tC2Q: 0.458, 6.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>adc/waiting_state_count_22_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[2][A]</td>
<td>adc/waiting_state_count_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.236%; route: 3.259, 46.259%; tC2Q: 0.458, 6.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.699</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>adc/waiting_state_count_23_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C17[2][B]</td>
<td>adc/waiting_state_count_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.236%; route: 3.259, 46.259%; tC2Q: 0.458, 6.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>adc/waiting_state_count_1_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[0][B]</td>
<td>adc/waiting_state_count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc/waiting_state_count_2_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>adc/waiting_state_count_3_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[1][B]</td>
<td>adc/waiting_state_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>adc/waiting_state_count_4_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][A]</td>
<td>adc/waiting_state_count_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>adc/waiting_state_count_5_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C14[2][B]</td>
<td>adc/waiting_state_count_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc/waiting_state_count_12_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc/waiting_state_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.654</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>2.919</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td>adc/n152_s8/I0</td>
</tr>
<tr>
<td>3.721</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C17[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s8/F</td>
</tr>
<tr>
<td>4.140</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td>adc/n152_s5/I1</td>
</tr>
<tr>
<td>5.239</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s5/F</td>
</tr>
<tr>
<td>6.044</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[3][B]</td>
<td>adc/n152_s2/I2</td>
</tr>
<tr>
<td>6.669</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R3C15[3][B]</td>
<td style=" background: #97FFFF;">adc/n152_s2/F</td>
</tr>
<tr>
<td>7.089</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C15[0][A]</td>
<td>adc/n152_s1/I1</td>
</tr>
<tr>
<td>7.891</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R4C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n152_s1/F</td>
</tr>
<tr>
<td>8.695</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>7.500</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.154</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>adc/waiting_state_count_13_s0/CLK</td>
</tr>
<tr>
<td>9.111</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C16[0][B]</td>
<td>adc/waiting_state_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.500</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.328, 47.266%; route: 3.255, 46.224%; tC2Q: 0.458, 6.510%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.563</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.610</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>adc/adc_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s1/Q</td>
</tr>
<tr>
<td>2.173</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.610</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.245, 42.329%; tC2Q: 0.333, 57.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>adc/adc_mem_addr_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_0_s1/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>adc/n76_s3/I0</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" background: #97FFFF;">adc/n76_s3/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>adc/adc_mem_addr_count_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C14[0][A]</td>
<td>adc/adc_mem_addr_count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>adc/n151_s2/I0</td>
</tr>
<tr>
<td>2.302</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" background: #97FFFF;">adc/n151_s2/F</td>
</tr>
<tr>
<td>2.302</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>adc/waiting_state_count_0_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[1][A]</td>
<td>adc/waiting_state_count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>adc/adc_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s1/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>adc/n190_s21/I3</td>
</tr>
<tr>
<td>2.305</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n190_s21/F</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>adc/adc_state_0_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C15[0][A]</td>
<td>adc/adc_state_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>display/y_Count_1_s3/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_1_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>display/n70_s3/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">display/n70_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">display/y_Count_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>display/y_Count_1_s3/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>display/y_Count_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_5_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>display/y_Count_5_s3/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_5_s3/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>display/n66_s4/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">display/n66_s4/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_5_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>display/y_Count_5_s3/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>display/y_Count_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/y_Count_9_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/y_Count_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>display/y_Count_9_s1/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_9_s1/Q</td>
</tr>
<tr>
<td>1.914</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>display/n62_s1/I2</td>
</tr>
<tr>
<td>2.286</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">display/n62_s1/F</td>
</tr>
<tr>
<td>2.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">display/y_Count_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>display/y_Count_9_s1/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>display/y_Count_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_state_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_state_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>adc/adc_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>39</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s1/Q</td>
</tr>
<tr>
<td>1.937</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>adc/n188_s23/I0</td>
</tr>
<tr>
<td>2.309</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" background: #97FFFF;">adc/n188_s23/F</td>
</tr>
<tr>
<td>2.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td style=" font-weight:bold;">adc/adc_state_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>adc/adc_state_2_s1/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C16[0][A]</td>
<td>adc/adc_state_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc/waiting_state_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_2_s0/Q</td>
</tr>
<tr>
<td>1.929</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C14[1][A]</td>
<td>adc/n149_s/I1</td>
</tr>
<tr>
<td>2.323</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" background: #97FFFF;">adc/n149_s/SUM</td>
</tr>
<tr>
<td>2.323</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc/waiting_state_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C14[1][A]</td>
<td>adc/waiting_state_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>adc/waiting_state_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_6_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[0][A]</td>
<td>adc/n145_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">adc/n145_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>adc/waiting_state_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>adc/waiting_state_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>adc/waiting_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_8_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C15[1][A]</td>
<td>adc/n143_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" background: #97FFFF;">adc/n143_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>adc/waiting_state_count_8_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[1][A]</td>
<td>adc/waiting_state_count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc/waiting_state_count_12_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_12_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[0][A]</td>
<td>adc/n139_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" background: #97FFFF;">adc/n139_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc/waiting_state_count_12_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[0][A]</td>
<td>adc/waiting_state_count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>adc/waiting_state_count_14_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_14_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C16[1][A]</td>
<td>adc/n137_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" background: #97FFFF;">adc/n137_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>adc/waiting_state_count_14_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C16[1][A]</td>
<td>adc/waiting_state_count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>adc/waiting_state_count_18_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_18_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C17[0][A]</td>
<td>adc/n133_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" background: #97FFFF;">adc/n133_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>adc/waiting_state_count_18_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[0][A]</td>
<td>adc/waiting_state_count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>adc/waiting_state_count_20_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_20_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C17[1][A]</td>
<td>adc/n131_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">adc/n131_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>adc/waiting_state_count_20_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>adc/waiting_state_count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>adc/waiting_state_count_24_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_24_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C18[0][A]</td>
<td>adc/n127_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" background: #97FFFF;">adc/n127_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>adc/waiting_state_count_24_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>adc/waiting_state_count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C18[1][A]</td>
<td>adc/n125_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" background: #97FFFF;">adc/n125_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C18[1][A]</td>
<td>adc/waiting_state_count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/waiting_state_count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/waiting_state_count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>adc/waiting_state_count_30_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_30_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C19[0][A]</td>
<td>adc/n121_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" background: #97FFFF;">adc/n121_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td style=" font-weight:bold;">adc/waiting_state_count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>adc/waiting_state_count_30_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C19[0][A]</td>
<td>adc/waiting_state_count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/Q</td>
</tr>
<tr>
<td>1.930</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C17[1][A]</td>
<td>adc/n74_s/I1</td>
</tr>
<tr>
<td>2.324</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">adc/n74_s/SUM</td>
</tr>
<tr>
<td>2.324</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>adc/adc_mem_addr_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>display/rst_frame_buffer_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_3_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>display/n334_s/I1</td>
</tr>
<tr>
<td>2.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">display/n334_s/SUM</td>
</tr>
<tr>
<td>2.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>display/rst_frame_buffer_count_3_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>display/rst_frame_buffer_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>display/rst_frame_buffer_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_7_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>display/n330_s/I1</td>
</tr>
<tr>
<td>2.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">display/n330_s/SUM</td>
</tr>
<tr>
<td>2.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>display/rst_frame_buffer_count_7_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>display/rst_frame_buffer_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>display/rst_frame_buffer_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_9_s0/Q</td>
</tr>
<tr>
<td>1.931</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>display/n328_s/I1</td>
</tr>
<tr>
<td>2.325</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">display/n328_s/SUM</td>
</tr>
<tr>
<td>2.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>display/rst_frame_buffer_count_9_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>display/rst_frame_buffer_count_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C18[0][A]</td>
<td>adc/n70_s/I1</td>
</tr>
<tr>
<td>2.327</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" background: #97FFFF;">adc/n70_s/SUM</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td style=" font-weight:bold;">adc/adc_mem_addr_count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>adc/adc_mem_addr_count_6_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[0][A]</td>
<td>adc/adc_mem_addr_count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/rst_frame_buffer_count_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/rst_frame_buffer_count_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>display/rst_frame_buffer_count_13_s0/CLK</td>
</tr>
<tr>
<td>1.928</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_13_s0/Q</td>
</tr>
<tr>
<td>1.933</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>display/n324_s/I1</td>
</tr>
<tr>
<td>2.327</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">display/n324_s/SUM</td>
</tr>
<tr>
<td>2.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">display/rst_frame_buffer_count_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>1.410</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>95</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>1.595</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>display/rst_frame_buffer_count_13_s0/CLK</td>
</tr>
<tr>
<td>1.595</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>display/rst_frame_buffer_count_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.573</td>
</tr>
<tr>
<td class="label">From</td>
<td>display/x_Count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display/x_Count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>display/x_Count_3_s0/CLK</td>
</tr>
<tr>
<td>1.906</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">display/x_Count_3_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C11[1][A]</td>
<td>display/n36_s/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" background: #97FFFF;">display/n36_s/SUM</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">display/x_Count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>1.388</td>
<td>1.388</td>
<td>tCL</td>
<td>RR</td>
<td>53</td>
<td>PLL_R</td>
<td>pll_clock/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>1.573</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>display/x_Count_3_s0/CLK</td>
</tr>
<tr>
<td>1.573</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>display/x_Count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.821%; route: 0.005, 0.645%; tC2Q: 0.333, 45.534%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_8_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_data_addr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_data_addr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_data_addr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_data_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_data_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_data_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/rst_bram_start_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/rst_bram_start_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/rst_bram_start_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>adc/adc_data_addr_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>adc/adc_data_addr_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>adc/adc_data_addr_14_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.422</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.672</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>display/rst_data_addr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>5.160</td>
<td>1.410</td>
<td>tCL</td>
<td>FF</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>5.422</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>display/rst_data_addr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
</tr>
<tr>
<td>8.910</td>
<td>1.410</td>
<td>tCL</td>
<td>RR</td>
<td>pll_clock/rpll_inst/CLKOUTD3</td>
</tr>
<tr>
<td>9.095</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>display/rst_data_addr_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>95</td>
<td>sys_clock</td>
<td>-3.464</td>
<td>0.262</td>
</tr>
<tr>
<td>53</td>
<td>LCD_CLOCK_d</td>
<td>12.069</td>
<td>0.661</td>
</tr>
<tr>
<td>39</td>
<td>adc_state[2]</td>
<td>2.170</td>
<td>1.361</td>
</tr>
<tr>
<td>32</td>
<td>n152_4</td>
<td>0.044</td>
<td>1.325</td>
</tr>
<tr>
<td>23</td>
<td>y_Count[9]</td>
<td>13.375</td>
<td>1.549</td>
</tr>
<tr>
<td>18</td>
<td>rst_bram_start_Z</td>
<td>2.782</td>
<td>1.290</td>
</tr>
<tr>
<td>17</td>
<td>LCD_DEN_d_6</td>
<td>14.792</td>
<td>1.800</td>
</tr>
<tr>
<td>17</td>
<td>rst_data_wren</td>
<td>-2.485</td>
<td>1.667</td>
</tr>
<tr>
<td>16</td>
<td>n199_13</td>
<td>2.212</td>
<td>1.315</td>
</tr>
<tr>
<td>15</td>
<td>LCD_DEN_d_7</td>
<td>16.257</td>
<td>1.327</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C16</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C14</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C5</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C13</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C3</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
