/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.1 Update 1
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* CountOut */
#define CountOut__0__INTTYPE CYREG_PICU3_INTTYPE2
#define CountOut__0__MASK 0x04u
#define CountOut__0__PC CYREG_PRT3_PC2
#define CountOut__0__PORT 3u
#define CountOut__0__SHIFT 2u
#define CountOut__AG CYREG_PRT3_AG
#define CountOut__AMUX CYREG_PRT3_AMUX
#define CountOut__BIE CYREG_PRT3_BIE
#define CountOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define CountOut__BYP CYREG_PRT3_BYP
#define CountOut__CTL CYREG_PRT3_CTL
#define CountOut__DM0 CYREG_PRT3_DM0
#define CountOut__DM1 CYREG_PRT3_DM1
#define CountOut__DM2 CYREG_PRT3_DM2
#define CountOut__DR CYREG_PRT3_DR
#define CountOut__INP_DIS CYREG_PRT3_INP_DIS
#define CountOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CountOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CountOut__LCD_EN CYREG_PRT3_LCD_EN
#define CountOut__MASK 0x04u
#define CountOut__PORT 3u
#define CountOut__PRT CYREG_PRT3_PRT
#define CountOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CountOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CountOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CountOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CountOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CountOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CountOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CountOut__PS CYREG_PRT3_PS
#define CountOut__SHIFT 2u
#define CountOut__SLW CYREG_PRT3_SLW

/* HighF_BPFIn */
#define HighF_BPFIn__0__INTTYPE CYREG_PICU1_INTTYPE6
#define HighF_BPFIn__0__MASK 0x40u
#define HighF_BPFIn__0__PC CYREG_PRT1_PC6
#define HighF_BPFIn__0__PORT 1u
#define HighF_BPFIn__0__SHIFT 6u
#define HighF_BPFIn__AG CYREG_PRT1_AG
#define HighF_BPFIn__AMUX CYREG_PRT1_AMUX
#define HighF_BPFIn__BIE CYREG_PRT1_BIE
#define HighF_BPFIn__BIT_MASK CYREG_PRT1_BIT_MASK
#define HighF_BPFIn__BYP CYREG_PRT1_BYP
#define HighF_BPFIn__CTL CYREG_PRT1_CTL
#define HighF_BPFIn__DM0 CYREG_PRT1_DM0
#define HighF_BPFIn__DM1 CYREG_PRT1_DM1
#define HighF_BPFIn__DM2 CYREG_PRT1_DM2
#define HighF_BPFIn__DR CYREG_PRT1_DR
#define HighF_BPFIn__INP_DIS CYREG_PRT1_INP_DIS
#define HighF_BPFIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define HighF_BPFIn__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define HighF_BPFIn__LCD_EN CYREG_PRT1_LCD_EN
#define HighF_BPFIn__MASK 0x40u
#define HighF_BPFIn__PORT 1u
#define HighF_BPFIn__PRT CYREG_PRT1_PRT
#define HighF_BPFIn__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define HighF_BPFIn__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define HighF_BPFIn__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define HighF_BPFIn__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define HighF_BPFIn__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define HighF_BPFIn__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define HighF_BPFIn__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define HighF_BPFIn__PS CYREG_PRT1_PS
#define HighF_BPFIn__SHIFT 6u
#define HighF_BPFIn__SLW CYREG_PRT1_SLW

/* HighF_BPF_Comp */
#define HighF_BPF_Comp_ctComp__CLK CYREG_CMP1_CLK
#define HighF_BPF_Comp_ctComp__CMP_MASK 0x02u
#define HighF_BPF_Comp_ctComp__CMP_NUMBER 1u
#define HighF_BPF_Comp_ctComp__CR CYREG_CMP1_CR
#define HighF_BPF_Comp_ctComp__LUT__CR CYREG_LUT1_CR
#define HighF_BPF_Comp_ctComp__LUT__MSK CYREG_LUT_MSK
#define HighF_BPF_Comp_ctComp__LUT__MSK_MASK 0x02u
#define HighF_BPF_Comp_ctComp__LUT__MSK_SHIFT 1u
#define HighF_BPF_Comp_ctComp__LUT__MX CYREG_LUT1_MX
#define HighF_BPF_Comp_ctComp__LUT__SR CYREG_LUT_SR
#define HighF_BPF_Comp_ctComp__LUT__SR_MASK 0x02u
#define HighF_BPF_Comp_ctComp__LUT__SR_SHIFT 1u
#define HighF_BPF_Comp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define HighF_BPF_Comp_ctComp__PM_ACT_MSK 0x02u
#define HighF_BPF_Comp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define HighF_BPF_Comp_ctComp__PM_STBY_MSK 0x02u
#define HighF_BPF_Comp_ctComp__SW0 CYREG_CMP1_SW0
#define HighF_BPF_Comp_ctComp__SW2 CYREG_CMP1_SW2
#define HighF_BPF_Comp_ctComp__SW3 CYREG_CMP1_SW3
#define HighF_BPF_Comp_ctComp__SW4 CYREG_CMP1_SW4
#define HighF_BPF_Comp_ctComp__SW6 CYREG_CMP1_SW6
#define HighF_BPF_Comp_ctComp__TR0 CYREG_CMP1_TR0
#define HighF_BPF_Comp_ctComp__TR1 CYREG_CMP1_TR1
#define HighF_BPF_Comp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define HighF_BPF_Comp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define HighF_BPF_Comp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define HighF_BPF_Comp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define HighF_BPF_Comp_ctComp__WRK CYREG_CMP_WRK
#define HighF_BPF_Comp_ctComp__WRK_MASK 0x02u
#define HighF_BPF_Comp_ctComp__WRK_SHIFT 1u

/* HighF_CompOut */
#define HighF_CompOut__0__INTTYPE CYREG_PICU3_INTTYPE7
#define HighF_CompOut__0__MASK 0x80u
#define HighF_CompOut__0__PC CYREG_PRT3_PC7
#define HighF_CompOut__0__PORT 3u
#define HighF_CompOut__0__SHIFT 7u
#define HighF_CompOut__AG CYREG_PRT3_AG
#define HighF_CompOut__AMUX CYREG_PRT3_AMUX
#define HighF_CompOut__BIE CYREG_PRT3_BIE
#define HighF_CompOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define HighF_CompOut__BYP CYREG_PRT3_BYP
#define HighF_CompOut__CTL CYREG_PRT3_CTL
#define HighF_CompOut__DM0 CYREG_PRT3_DM0
#define HighF_CompOut__DM1 CYREG_PRT3_DM1
#define HighF_CompOut__DM2 CYREG_PRT3_DM2
#define HighF_CompOut__DR CYREG_PRT3_DR
#define HighF_CompOut__INP_DIS CYREG_PRT3_INP_DIS
#define HighF_CompOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HighF_CompOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HighF_CompOut__LCD_EN CYREG_PRT3_LCD_EN
#define HighF_CompOut__MASK 0x80u
#define HighF_CompOut__PORT 3u
#define HighF_CompOut__PRT CYREG_PRT3_PRT
#define HighF_CompOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HighF_CompOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HighF_CompOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HighF_CompOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HighF_CompOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HighF_CompOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HighF_CompOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HighF_CompOut__PS CYREG_PRT3_PS
#define HighF_CompOut__SHIFT 7u
#define HighF_CompOut__SLW CYREG_PRT3_SLW

/* HighF_DelayClk */
#define HighF_DelayClk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define HighF_DelayClk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define HighF_DelayClk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define HighF_DelayClk__CFG2_SRC_SEL_MASK 0x07u
#define HighF_DelayClk__INDEX 0x00u
#define HighF_DelayClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HighF_DelayClk__PM_ACT_MSK 0x01u
#define HighF_DelayClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HighF_DelayClk__PM_STBY_MSK 0x01u

/* HighF_DemodOut */
#define HighF_DemodOut__0__INTTYPE CYREG_PICU3_INTTYPE3
#define HighF_DemodOut__0__MASK 0x08u
#define HighF_DemodOut__0__PC CYREG_PRT3_PC3
#define HighF_DemodOut__0__PORT 3u
#define HighF_DemodOut__0__SHIFT 3u
#define HighF_DemodOut__AG CYREG_PRT3_AG
#define HighF_DemodOut__AMUX CYREG_PRT3_AMUX
#define HighF_DemodOut__BIE CYREG_PRT3_BIE
#define HighF_DemodOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define HighF_DemodOut__BYP CYREG_PRT3_BYP
#define HighF_DemodOut__CTL CYREG_PRT3_CTL
#define HighF_DemodOut__DM0 CYREG_PRT3_DM0
#define HighF_DemodOut__DM1 CYREG_PRT3_DM1
#define HighF_DemodOut__DM2 CYREG_PRT3_DM2
#define HighF_DemodOut__DR CYREG_PRT3_DR
#define HighF_DemodOut__INP_DIS CYREG_PRT3_INP_DIS
#define HighF_DemodOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HighF_DemodOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HighF_DemodOut__LCD_EN CYREG_PRT3_LCD_EN
#define HighF_DemodOut__MASK 0x08u
#define HighF_DemodOut__PORT 3u
#define HighF_DemodOut__PRT CYREG_PRT3_PRT
#define HighF_DemodOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HighF_DemodOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HighF_DemodOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HighF_DemodOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HighF_DemodOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HighF_DemodOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HighF_DemodOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HighF_DemodOut__PS CYREG_PRT3_PS
#define HighF_DemodOut__SHIFT 3u
#define HighF_DemodOut__SLW CYREG_PRT3_SLW

/* HighF_LPFIn */
#define HighF_LPFIn__0__INTTYPE CYREG_PICU0_INTTYPE4
#define HighF_LPFIn__0__MASK 0x10u
#define HighF_LPFIn__0__PC CYREG_PRT0_PC4
#define HighF_LPFIn__0__PORT 0u
#define HighF_LPFIn__0__SHIFT 4u
#define HighF_LPFIn__AG CYREG_PRT0_AG
#define HighF_LPFIn__AMUX CYREG_PRT0_AMUX
#define HighF_LPFIn__BIE CYREG_PRT0_BIE
#define HighF_LPFIn__BIT_MASK CYREG_PRT0_BIT_MASK
#define HighF_LPFIn__BYP CYREG_PRT0_BYP
#define HighF_LPFIn__CTL CYREG_PRT0_CTL
#define HighF_LPFIn__DM0 CYREG_PRT0_DM0
#define HighF_LPFIn__DM1 CYREG_PRT0_DM1
#define HighF_LPFIn__DM2 CYREG_PRT0_DM2
#define HighF_LPFIn__DR CYREG_PRT0_DR
#define HighF_LPFIn__INP_DIS CYREG_PRT0_INP_DIS
#define HighF_LPFIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HighF_LPFIn__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HighF_LPFIn__LCD_EN CYREG_PRT0_LCD_EN
#define HighF_LPFIn__MASK 0x10u
#define HighF_LPFIn__PORT 0u
#define HighF_LPFIn__PRT CYREG_PRT0_PRT
#define HighF_LPFIn__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HighF_LPFIn__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HighF_LPFIn__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HighF_LPFIn__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HighF_LPFIn__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HighF_LPFIn__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HighF_LPFIn__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HighF_LPFIn__PS CYREG_PRT0_PS
#define HighF_LPFIn__SHIFT 4u
#define HighF_LPFIn__SLW CYREG_PRT0_SLW

/* HighF_LPFOut */
#define HighF_LPFOut__0__INTTYPE CYREG_PICU3_INTTYPE6
#define HighF_LPFOut__0__MASK 0x40u
#define HighF_LPFOut__0__PC CYREG_PRT3_PC6
#define HighF_LPFOut__0__PORT 3u
#define HighF_LPFOut__0__SHIFT 6u
#define HighF_LPFOut__AG CYREG_PRT3_AG
#define HighF_LPFOut__AMUX CYREG_PRT3_AMUX
#define HighF_LPFOut__BIE CYREG_PRT3_BIE
#define HighF_LPFOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define HighF_LPFOut__BYP CYREG_PRT3_BYP
#define HighF_LPFOut__CTL CYREG_PRT3_CTL
#define HighF_LPFOut__DM0 CYREG_PRT3_DM0
#define HighF_LPFOut__DM1 CYREG_PRT3_DM1
#define HighF_LPFOut__DM2 CYREG_PRT3_DM2
#define HighF_LPFOut__DR CYREG_PRT3_DR
#define HighF_LPFOut__INP_DIS CYREG_PRT3_INP_DIS
#define HighF_LPFOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HighF_LPFOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HighF_LPFOut__LCD_EN CYREG_PRT3_LCD_EN
#define HighF_LPFOut__MASK 0x40u
#define HighF_LPFOut__PORT 3u
#define HighF_LPFOut__PRT CYREG_PRT3_PRT
#define HighF_LPFOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HighF_LPFOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HighF_LPFOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HighF_LPFOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HighF_LPFOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HighF_LPFOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HighF_LPFOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HighF_LPFOut__PS CYREG_PRT3_PS
#define HighF_LPFOut__SHIFT 6u
#define HighF_LPFOut__SLW CYREG_PRT3_SLW

/* HighF_LevelCount */
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__0__POS 0
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__2__POS 2
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__3__POS 3
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB11_MSK
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB11_ST_CTL
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB11_ST_CTL
#define HighF_LevelCount_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB11_ST
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B0_UDB11_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B0_UDB11_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HighF_LevelCount_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B0_UDB11_MSK
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B0_UDB10_A0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B0_UDB10_A1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B0_UDB10_D0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B0_UDB10_D1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B0_UDB10_F0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B0_UDB10_F1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B0_UDB11_A0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B0_UDB11_A1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B0_UDB11_D0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B0_UDB11_D1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B0_UDB11_F0
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B0_UDB11_F1
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HighF_LevelCount_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define HighF_LevelCountClk__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define HighF_LevelCountClk__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define HighF_LevelCountClk__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define HighF_LevelCountClk__CFG2_SRC_SEL_MASK 0x07u
#define HighF_LevelCountClk__INDEX 0x01u
#define HighF_LevelCountClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define HighF_LevelCountClk__PM_ACT_MSK 0x02u
#define HighF_LevelCountClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define HighF_LevelCountClk__PM_STBY_MSK 0x02u
#define HighF_LevelCountISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define HighF_LevelCountISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define HighF_LevelCountISR__INTC_MASK 0x01u
#define HighF_LevelCountISR__INTC_NUMBER 0u
#define HighF_LevelCountISR__INTC_PRIOR_NUM 7u
#define HighF_LevelCountISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define HighF_LevelCountISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define HighF_LevelCountISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* HighF_OutComp */
#define HighF_OutComp_ctComp__CLK CYREG_CMP3_CLK
#define HighF_OutComp_ctComp__CMP_MASK 0x08u
#define HighF_OutComp_ctComp__CMP_NUMBER 3u
#define HighF_OutComp_ctComp__CR CYREG_CMP3_CR
#define HighF_OutComp_ctComp__LUT__CR CYREG_LUT3_CR
#define HighF_OutComp_ctComp__LUT__MSK CYREG_LUT_MSK
#define HighF_OutComp_ctComp__LUT__MSK_MASK 0x08u
#define HighF_OutComp_ctComp__LUT__MSK_SHIFT 3u
#define HighF_OutComp_ctComp__LUT__MX CYREG_LUT3_MX
#define HighF_OutComp_ctComp__LUT__SR CYREG_LUT_SR
#define HighF_OutComp_ctComp__LUT__SR_MASK 0x08u
#define HighF_OutComp_ctComp__LUT__SR_SHIFT 3u
#define HighF_OutComp_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define HighF_OutComp_ctComp__PM_ACT_MSK 0x08u
#define HighF_OutComp_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define HighF_OutComp_ctComp__PM_STBY_MSK 0x08u
#define HighF_OutComp_ctComp__SW0 CYREG_CMP3_SW0
#define HighF_OutComp_ctComp__SW2 CYREG_CMP3_SW2
#define HighF_OutComp_ctComp__SW3 CYREG_CMP3_SW3
#define HighF_OutComp_ctComp__SW4 CYREG_CMP3_SW4
#define HighF_OutComp_ctComp__SW6 CYREG_CMP3_SW6
#define HighF_OutComp_ctComp__TR0 CYREG_CMP3_TR0
#define HighF_OutComp_ctComp__TR1 CYREG_CMP3_TR1
#define HighF_OutComp_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP3_TR0
#define HighF_OutComp_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR0_HS
#define HighF_OutComp_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP3_TR1
#define HighF_OutComp_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP3_TR1_HS
#define HighF_OutComp_ctComp__WRK CYREG_CMP_WRK
#define HighF_OutComp_ctComp__WRK_MASK 0x08u
#define HighF_OutComp_ctComp__WRK_SHIFT 3u

/* HighF_PGA_SC */
#define HighF_PGA_SC__BST CYREG_SC3_BST
#define HighF_PGA_SC__CLK CYREG_SC3_CLK
#define HighF_PGA_SC__CMPINV CYREG_SC_CMPINV
#define HighF_PGA_SC__CMPINV_MASK 0x08u
#define HighF_PGA_SC__CPTR CYREG_SC_CPTR
#define HighF_PGA_SC__CPTR_MASK 0x08u
#define HighF_PGA_SC__CR0 CYREG_SC3_CR0
#define HighF_PGA_SC__CR1 CYREG_SC3_CR1
#define HighF_PGA_SC__CR2 CYREG_SC3_CR2
#define HighF_PGA_SC__MSK CYREG_SC_MSK
#define HighF_PGA_SC__MSK_MASK 0x08u
#define HighF_PGA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define HighF_PGA_SC__PM_ACT_MSK 0x08u
#define HighF_PGA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define HighF_PGA_SC__PM_STBY_MSK 0x08u
#define HighF_PGA_SC__SR CYREG_SC_SR
#define HighF_PGA_SC__SR_MASK 0x08u
#define HighF_PGA_SC__SW0 CYREG_SC3_SW0
#define HighF_PGA_SC__SW10 CYREG_SC3_SW10
#define HighF_PGA_SC__SW2 CYREG_SC3_SW2
#define HighF_PGA_SC__SW3 CYREG_SC3_SW3
#define HighF_PGA_SC__SW4 CYREG_SC3_SW4
#define HighF_PGA_SC__SW6 CYREG_SC3_SW6
#define HighF_PGA_SC__SW7 CYREG_SC3_SW7
#define HighF_PGA_SC__SW8 CYREG_SC3_SW8
#define HighF_PGA_SC__WRK1 CYREG_SC_WRK1
#define HighF_PGA_SC__WRK1_MASK 0x08u

/* HighF_RefOut */
#define HighF_RefOut__0__INTTYPE CYREG_PICU0_INTTYPE1
#define HighF_RefOut__0__MASK 0x02u
#define HighF_RefOut__0__PC CYREG_PRT0_PC1
#define HighF_RefOut__0__PORT 0u
#define HighF_RefOut__0__SHIFT 1u
#define HighF_RefOut__AG CYREG_PRT0_AG
#define HighF_RefOut__AMUX CYREG_PRT0_AMUX
#define HighF_RefOut__BIE CYREG_PRT0_BIE
#define HighF_RefOut__BIT_MASK CYREG_PRT0_BIT_MASK
#define HighF_RefOut__BYP CYREG_PRT0_BYP
#define HighF_RefOut__CTL CYREG_PRT0_CTL
#define HighF_RefOut__DM0 CYREG_PRT0_DM0
#define HighF_RefOut__DM1 CYREG_PRT0_DM1
#define HighF_RefOut__DM2 CYREG_PRT0_DM2
#define HighF_RefOut__DR CYREG_PRT0_DR
#define HighF_RefOut__INP_DIS CYREG_PRT0_INP_DIS
#define HighF_RefOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HighF_RefOut__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HighF_RefOut__LCD_EN CYREG_PRT0_LCD_EN
#define HighF_RefOut__MASK 0x02u
#define HighF_RefOut__PORT 0u
#define HighF_RefOut__PRT CYREG_PRT0_PRT
#define HighF_RefOut__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HighF_RefOut__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HighF_RefOut__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HighF_RefOut__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HighF_RefOut__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HighF_RefOut__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HighF_RefOut__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HighF_RefOut__PS CYREG_PRT0_PS
#define HighF_RefOut__SHIFT 1u
#define HighF_RefOut__SLW CYREG_PRT0_SLW

/* HighF_Ref_OpAmp_ABuf */
#define HighF_Ref_OpAmp_ABuf__CR CYREG_OPAMP0_CR
#define HighF_Ref_OpAmp_ABuf__MX CYREG_OPAMP0_MX
#define HighF_Ref_OpAmp_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define HighF_Ref_OpAmp_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define HighF_Ref_OpAmp_ABuf__PM_ACT_MSK 0x01u
#define HighF_Ref_OpAmp_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define HighF_Ref_OpAmp_ABuf__PM_STBY_MSK 0x01u
#define HighF_Ref_OpAmp_ABuf__RSVD CYREG_OPAMP0_RSVD
#define HighF_Ref_OpAmp_ABuf__SW CYREG_OPAMP0_SW
#define HighF_Ref_OpAmp_ABuf__TR0 CYREG_OPAMP0_TR0
#define HighF_Ref_OpAmp_ABuf__TR1 CYREG_OPAMP0_TR1

/* HighF_ShiftOut */
#define HighF_ShiftOut__0__INTTYPE CYREG_PICU3_INTTYPE5
#define HighF_ShiftOut__0__MASK 0x20u
#define HighF_ShiftOut__0__PC CYREG_PRT3_PC5
#define HighF_ShiftOut__0__PORT 3u
#define HighF_ShiftOut__0__SHIFT 5u
#define HighF_ShiftOut__AG CYREG_PRT3_AG
#define HighF_ShiftOut__AMUX CYREG_PRT3_AMUX
#define HighF_ShiftOut__BIE CYREG_PRT3_BIE
#define HighF_ShiftOut__BIT_MASK CYREG_PRT3_BIT_MASK
#define HighF_ShiftOut__BYP CYREG_PRT3_BYP
#define HighF_ShiftOut__CTL CYREG_PRT3_CTL
#define HighF_ShiftOut__DM0 CYREG_PRT3_DM0
#define HighF_ShiftOut__DM1 CYREG_PRT3_DM1
#define HighF_ShiftOut__DM2 CYREG_PRT3_DM2
#define HighF_ShiftOut__DR CYREG_PRT3_DR
#define HighF_ShiftOut__INP_DIS CYREG_PRT3_INP_DIS
#define HighF_ShiftOut__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define HighF_ShiftOut__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define HighF_ShiftOut__LCD_EN CYREG_PRT3_LCD_EN
#define HighF_ShiftOut__MASK 0x20u
#define HighF_ShiftOut__PORT 3u
#define HighF_ShiftOut__PRT CYREG_PRT3_PRT
#define HighF_ShiftOut__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define HighF_ShiftOut__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define HighF_ShiftOut__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define HighF_ShiftOut__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define HighF_ShiftOut__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define HighF_ShiftOut__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define HighF_ShiftOut__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define HighF_ShiftOut__PS CYREG_PRT3_PS
#define HighF_ShiftOut__SHIFT 5u
#define HighF_ShiftOut__SLW CYREG_PRT3_SLW

/* HighF_ShiftReg */
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__A0_REG CYREG_B1_UDB04_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__A1_REG CYREG_B1_UDB04_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__D0_REG CYREG_B1_UDB04_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__D1_REG CYREG_B1_UDB04_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__F0_REG CYREG_B1_UDB04_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__F1_REG CYREG_B1_UDB04_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__A0_REG CYREG_B1_UDB05_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__A1_REG CYREG_B1_UDB05_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__D0_REG CYREG_B1_UDB05_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__D1_REG CYREG_B1_UDB05_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__F0_REG CYREG_B1_UDB05_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u1__F1_REG CYREG_B1_UDB05_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__A0_REG CYREG_B1_UDB06_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__A1_REG CYREG_B1_UDB06_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__D0_REG CYREG_B1_UDB06_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__D1_REG CYREG_B1_UDB06_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__F0_REG CYREG_B1_UDB06_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u2__F1_REG CYREG_B1_UDB06_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__A0_REG CYREG_B1_UDB07_A0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__A1_REG CYREG_B1_UDB07_A1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__D0_REG CYREG_B1_UDB07_D0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__D1_REG CYREG_B1_UDB07_D1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__F0_REG CYREG_B1_UDB07_F0
#define HighF_ShiftReg_bSR_sC32_BShiftRegDp_u3__F1_REG CYREG_B1_UDB07_F1
#define HighF_ShiftReg_bSR_StsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define HighF_ShiftReg_bSR_StsReg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define HighF_ShiftReg_bSR_StsReg__3__MASK 0x08u
#define HighF_ShiftReg_bSR_StsReg__3__POS 3
#define HighF_ShiftReg_bSR_StsReg__4__MASK 0x10u
#define HighF_ShiftReg_bSR_StsReg__4__POS 4
#define HighF_ShiftReg_bSR_StsReg__5__MASK 0x20u
#define HighF_ShiftReg_bSR_StsReg__5__POS 5
#define HighF_ShiftReg_bSR_StsReg__6__MASK 0x40u
#define HighF_ShiftReg_bSR_StsReg__6__POS 6
#define HighF_ShiftReg_bSR_StsReg__MASK 0x78u
#define HighF_ShiftReg_bSR_StsReg__MASK_REG CYREG_B1_UDB07_MSK
#define HighF_ShiftReg_bSR_StsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define HighF_ShiftReg_bSR_StsReg__STATUS_REG CYREG_B1_UDB07_ST
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__0__MASK 0x01u
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__0__POS 0
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_REG CYREG_B1_UDB04_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_REG CYREG_B1_UDB04_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__MASK 0x01u
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define HighF_ShiftReg_bSR_SyncCtl_CtrlReg__PERIOD_REG CYREG_B1_UDB04_MSK

/* HighF_XOR_Out */
#define HighF_XOR_Out__0__INTTYPE CYREG_PICU0_INTTYPE7
#define HighF_XOR_Out__0__MASK 0x80u
#define HighF_XOR_Out__0__PC CYREG_PRT0_PC7
#define HighF_XOR_Out__0__PORT 0u
#define HighF_XOR_Out__0__SHIFT 7u
#define HighF_XOR_Out__AG CYREG_PRT0_AG
#define HighF_XOR_Out__AMUX CYREG_PRT0_AMUX
#define HighF_XOR_Out__BIE CYREG_PRT0_BIE
#define HighF_XOR_Out__BIT_MASK CYREG_PRT0_BIT_MASK
#define HighF_XOR_Out__BYP CYREG_PRT0_BYP
#define HighF_XOR_Out__CTL CYREG_PRT0_CTL
#define HighF_XOR_Out__DM0 CYREG_PRT0_DM0
#define HighF_XOR_Out__DM1 CYREG_PRT0_DM1
#define HighF_XOR_Out__DM2 CYREG_PRT0_DM2
#define HighF_XOR_Out__DR CYREG_PRT0_DR
#define HighF_XOR_Out__INP_DIS CYREG_PRT0_INP_DIS
#define HighF_XOR_Out__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define HighF_XOR_Out__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define HighF_XOR_Out__LCD_EN CYREG_PRT0_LCD_EN
#define HighF_XOR_Out__MASK 0x80u
#define HighF_XOR_Out__PORT 0u
#define HighF_XOR_Out__PRT CYREG_PRT0_PRT
#define HighF_XOR_Out__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define HighF_XOR_Out__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define HighF_XOR_Out__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define HighF_XOR_Out__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define HighF_XOR_Out__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define HighF_XOR_Out__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define HighF_XOR_Out__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define HighF_XOR_Out__PS CYREG_PRT0_PS
#define HighF_XOR_Out__SHIFT 7u
#define HighF_XOR_Out__SLW CYREG_PRT0_SLW

/* LCD_Char_LCDPort */
#define LCD_Char_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__SHIFT 0u
#define LCD_Char_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__SHIFT 1u
#define LCD_Char_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__SHIFT 2u
#define LCD_Char_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__SHIFT 3u
#define LCD_Char_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__SHIFT 4u
#define LCD_Char_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__SHIFT 5u
#define LCD_Char_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__SHIFT 6u
#define LCD_Char_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0u
#define LCD_Char_LCDPort__SLW CYREG_PRT2_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "HighFSKRx"
#define CY_VERSION "PSoC Creator  4.1 Update 1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 16u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 16u
#define CYDEV_CHIP_MEMBER_4D 12u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 17u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 15u
#define CYDEV_CHIP_MEMBER_4I 21u
#define CYDEV_CHIP_MEMBER_4J 13u
#define CYDEV_CHIP_MEMBER_4K 14u
#define CYDEV_CHIP_MEMBER_4L 20u
#define CYDEV_CHIP_MEMBER_4M 19u
#define CYDEV_CHIP_MEMBER_4N 9u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 18u
#define CYDEV_CHIP_MEMBER_4Q 11u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 22u
#define CYDEV_CHIP_MEMBER_FM3 26u
#define CYDEV_CHIP_MEMBER_FM4 27u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 23u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 24u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 25u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 0u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
