
-- File generated by Go version U-2022.12#33f3808fcb#221128, Wed Feb 21 13:01:39 2024
-- Copyright 2014-2022 Synopsys, Inc. All rights reserved.
-- go -I../lib -F -DIS_VHDL -DSYNTHESIS_NO_UNGROUP -D__tct_patch__=0 -VHDL -otrv32p3_cnn_vhdl -cgo_options.cfg -Itrv32p3_cnn_vhdl/tmp_pdg -updg -updg_controller trv32p3_cnn



-- memory wait states: 0
architecture rtl of mem_DMb is

begin

  p_mem_DMb : process(bin_selector_EX,
                      bin_selector_ID,
                      ocd_ld_DMbEX_r_in,
                      ocd_st_DMbEX_r_in,
                      ocd_st_DMbS3_r_in,
                      dm_addr_dp_in,
                      dmb_rd_in,
                      dmb_wr_dp_in,
                      dmh_rd_in,
                      dmh_wr_dp_in,
                      dmw_rd_in,
                      dmw_wr_dp_in,
                      hzd_stall_in,
                      kill_ID_in)

  begin
    dm_addr_out <= (others => '0');
    dmb_ld_out <= '0';
    -- dmb_rd_dp_out <= (others => '0');
    dmb_st_out <= '0';
    dmb_wr_out <= (others => '0');
    dmh_ld_out <= '0';
    dmh_rd_dp_out <= (others => '0');
    dmh_st_out <= '0';
    dmh_wr_out <= (others => '0');
    dmw_ld_out <= '0';
    dmw_rd_dp_out <= (others => '0');
    dmw_st_out <= '0';
    dmw_wr_out <= (others => '0');

    -- (cp_extin_dmb_rd_ld_DMb_dm_addr___ocd_ld_DMbEX_r_EX_alw, cp_extout_DMb_st_dmb_wr_dm_addr___ocd_st_DMbEX_r_EX_alw, cp_extad_DMb_st_dmb_wr_dm_addr___ocd_st_DMbEX_r_EX_alw, cp_extad_dmb_rd_ld_DMb_dm_addr___ocd_ld_DMbEX_r_EX_alw, mem_enab_DMb_st_dmb_wr_dm_addr___ocd_st_DMbEX_r_EX_alw, mem_enab_dmb_rd_ld_DMb_dm_addr___ocd_ld_DMbEX_r_EX_alw)
    -- [ocd.n:73]
    dmb_rd_dp_out <= dmb_rd_in;
    if ocd_st_DMbS3_r_in then
      -- [ocd.n:80]
      dmb_wr_out <= dmb_wr_dp_in;
    end if;
    if ocd_st_DMbEX_r_in then
      -- [ocd.n:80]
      dm_addr_out <= dm_addr_dp_in;
    end if;
    if ocd_ld_DMbEX_r_in then
      -- [ocd.n:73]
      dm_addr_out <= dm_addr_dp_in;
    end if;
    if ocd_st_DMbEX_r_in then
      -- [ocd.n:80]
      dmb_st_out <= '1';
    end if;
    if ocd_ld_DMbEX_r_in then
      -- [ocd.n:73]
      dmb_ld_out <= '1';
    end if;

    case bin_selector_EX is
      when "001" => -- (cp_extin_dmb_rd_ld_DMb_dm_addr_ID)
                    -- [ldst.n:62]
        dmb_rd_dp_out <= dmb_rd_in;
      when "010" => -- (cp_extout_DMb_st_dmb_wr_dm_addr_ID)
                    -- [ldst.n:99]
        dmb_wr_out <= dmb_wr_dp_in;
      when "011" => -- (cp_extin_dmh_rd_ld_DMh_dm_addr_ID)
                    -- [ldst.n:63]
        dmh_rd_dp_out <= dmh_rd_in;
      when "100" => -- (cp_extout_DMh_st_dmh_wr_dm_addr_ID)
                    -- [ldst.n:100]
        dmh_wr_out <= dmh_wr_dp_in;
      when "101" => -- (cp_extin_dmw_rd_ld_DMw_dm_addr_ID)
                    -- [ldst.n:64]
        dmw_rd_dp_out <= dmw_rd_in;
      when "110" => -- (cp_extout_DMw_st_dmw_wr_dm_addr_ID)
                    -- [ldst.n:101]
        dmw_wr_out <= dmw_wr_dp_in;
      when others =>
        null;
    end case;

    case bin_selector_ID is
      when "001" => -- (mem_enab_DMb_st_dmb_wr_dm_addr_ID, cp_extad_DMb_st_dmb_wr_dm_addr_ID)
                    -- [ldst.n:99]
        if kill_ID_in /= '1' and hzd_stall_in /= '1' then
          dmb_st_out <= '1';
        end if;
                    -- [ldst.n:99]
        dm_addr_out <= dm_addr_dp_in;
      when "010" => -- (mem_enab_DMh_st_dmh_wr_dm_addr_ID, cp_extad_DMh_st_dmh_wr_dm_addr_ID)
                    -- [ldst.n:100]
        if kill_ID_in /= '1' and hzd_stall_in /= '1' then
          dmh_st_out <= '1';
        end if;
                    -- [ldst.n:100]
        dm_addr_out <= dm_addr_dp_in;
      when "011" => -- (mem_enab_DMw_st_dmw_wr_dm_addr_ID, cp_extad_DMw_st_dmw_wr_dm_addr_ID)
                    -- [ldst.n:101]
        if kill_ID_in /= '1' and hzd_stall_in /= '1' then
          dmw_st_out <= '1';
        end if;
                    -- [ldst.n:101]
        dm_addr_out <= dm_addr_dp_in;
      when "100" => -- (mem_enab_dmb_rd_ld_DMb_dm_addr_ID, cp_extad_dmb_rd_ld_DMb_dm_addr_ID)
                    -- [ldst.n:62]
        if kill_ID_in /= '1' and hzd_stall_in /= '1' then
          dmb_ld_out <= '1';
        end if;
                    -- [ldst.n:62]
        dm_addr_out <= dm_addr_dp_in;
      when "101" => -- (mem_enab_dmh_rd_ld_DMh_dm_addr_ID, cp_extad_dmh_rd_ld_DMh_dm_addr_ID)
                    -- [ldst.n:63]
        if kill_ID_in /= '1' and hzd_stall_in /= '1' then
          dmh_ld_out <= '1';
        end if;
                    -- [ldst.n:63]
        dm_addr_out <= dm_addr_dp_in;
      when "110" => -- (mem_enab_dmw_rd_ld_DMw_dm_addr_ID, cp_extad_dmw_rd_ld_DMw_dm_addr_ID)
                    -- [ldst.n:64]
        if kill_ID_in /= '1' and hzd_stall_in /= '1' then
          dmw_ld_out <= '1';
        end if;
        -- [ldst.n:64]
        dm_addr_out <= dm_addr_dp_in;
      when others =>
        null;
    end case;

  end process p_mem_DMb;

end rtl;
