

================================================================
== Vitis HLS Report for 'image_pros'
================================================================
* Date:           Thu Jan 22 13:03:23 2026

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        image_pros
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  16.694 ns|     0.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   307208|   307208|  6.144 ms|  6.144 ms|  307209|  307209|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                  |                                       |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_image_pros_Pipeline_ROW_LOOP_COL_LOOP_fu_126  |image_pros_Pipeline_ROW_LOOP_COL_LOOP  |   307203|   307203|  6.144 ms|  6.144 ms|  307203|  307203|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     67|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     241|    863|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     46|    -|
|Register         |        -|    -|      88|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    1|     329|    976|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                   |control_s_axi                          |        0|   0|  103|  126|    0|
    |grp_image_pros_Pipeline_ROW_LOOP_COL_LOOP_fu_126  |image_pros_Pipeline_ROW_LOOP_COL_LOOP  |        2|   0|  138|  737|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+
    |Total                                             |                                       |        2|   0|  241|  863|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U26  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |sub_i_i_fu_182_p2                                            |         +|   0|  0|  24|          17|           2|
    |grp_image_pros_Pipeline_ROW_LOOP_COL_LOOP_fu_126_dst_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln180_1_fu_195_p2                                       |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln180_2_fu_201_p2                                       |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln180_3_fu_207_p2                                       |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln180_4_fu_213_p2                                       |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln180_fu_189_p2                                         |      icmp|   0|  0|   8|           3|           3|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                        |          |   0|  0|  67|          33|          17|
    +-------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |src_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  46|          9|    2|          9|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |   6|   0|    6|          0|
    |filter_select_read_reg_237                                     |   3|   0|    3|          0|
    |grp_image_pros_Pipeline_ROW_LOOP_COL_LOOP_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln180_1_reg_266                                           |   1|   0|    1|          0|
    |icmp_ln180_2_reg_271                                           |   1|   0|    1|          0|
    |icmp_ln180_3_reg_276                                           |   1|   0|    1|          0|
    |icmp_ln180_4_reg_281                                           |   1|   0|    1|          0|
    |icmp_ln180_reg_261                                             |   1|   0|    1|          0|
    |mul_ln112_reg_286                                              |  32|   0|   32|          0|
    |sub_i_i_reg_256                                                |  17|   0|   17|          0|
    |threshold_val_read_reg_232                                     |   8|   0|    8|          0|
    |width_read_reg_226                                             |  16|   0|   16|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  88|   0|   88|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    image_pros|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    image_pros|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    image_pros|  return value|
|src_TDATA              |   in|    8|        axis|  src_V_data_V|       pointer|
|src_TVALID             |   in|    1|        axis|  src_V_dest_V|       pointer|
|src_TREADY             |  out|    1|        axis|  src_V_dest_V|       pointer|
|src_TDEST              |   in|    1|        axis|  src_V_dest_V|       pointer|
|src_TKEEP              |   in|    1|        axis|  src_V_keep_V|       pointer|
|src_TSTRB              |   in|    1|        axis|  src_V_strb_V|       pointer|
|src_TUSER              |   in|    1|        axis|  src_V_user_V|       pointer|
|src_TLAST              |   in|    1|        axis|  src_V_last_V|       pointer|
|src_TID                |   in|    1|        axis|    src_V_id_V|       pointer|
|dst_TDATA              |  out|    8|        axis|  dst_V_data_V|       pointer|
|dst_TVALID             |  out|    1|        axis|  dst_V_dest_V|       pointer|
|dst_TREADY             |   in|    1|        axis|  dst_V_dest_V|       pointer|
|dst_TDEST              |  out|    1|        axis|  dst_V_dest_V|       pointer|
|dst_TKEEP              |  out|    1|        axis|  dst_V_keep_V|       pointer|
|dst_TSTRB              |  out|    1|        axis|  dst_V_strb_V|       pointer|
|dst_TUSER              |  out|    1|        axis|  dst_V_user_V|       pointer|
|dst_TLAST              |  out|    1|        axis|  dst_V_last_V|       pointer|
|dst_TID                |  out|    1|        axis|    dst_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

