

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP'
================================================================
* Date:           Thu Oct  2 22:23:21 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOAD_V_CACHE_VITIS_LOOP_130_3  |        ?|        ?|        14|          1|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      573|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      194|     -|
|Register             |        -|      -|      405|       16|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      405|      783|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln129_1_fu_447_p2      |         +|   0|  0|   64|          64|          64|
    |add_ln129_2_fu_297_p2      |         +|   0|  0|   70|          70|           1|
    |add_ln129_3_fu_333_p2      |         +|   0|  0|   64|          64|           1|
    |add_ln129_fu_383_p2        |         +|   0|  0|  125|          62|          62|
    |add_ln130_fu_424_p2        |         +|   0|  0|    8|           7|           1|
    |sub_ln129_fu_377_p2        |         -|   0|  0|  125|          62|          62|
    |ap_block_state4_io_grp1    |       and|   0|  0|    2|           1|           1|
    |first_iter_1_fu_347_p2     |      icmp|   0|  0|    3|           7|           1|
    |icmp_ln129_fu_303_p2       |      icmp|   0|  0|   35|          70|          70|
    |icmp_ln130_fu_319_p2       |      icmp|   0|  0|    3|           7|           8|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |select_ln129_1_fu_339_p3   |    select|   0|  0|   63|           1|          64|
    |select_ln129_fu_325_p3     |    select|   0|  0|    7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  573|         418|         339|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |ap_done_int              |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |    1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |    1|          2|    1|          2|
    |gmem4_blk_n_AR           |    1|          2|    1|          2|
    |gmem4_blk_n_R            |    1|          2|    1|          2|
    |i_fu_122                 |    8|          2|    7|         14|
    |indvar_flatten7_fu_130   |  118|          2|   70|        140|
    |t_2_fu_126               |   63|          2|   64|        128|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |  194|         16|  146|        292|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln129_reg_590                  |  62|   0|   62|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |bound_reg_577                      |  70|   0|   70|          0|
    |first_iter_1_reg_586               |   1|   0|    1|          0|
    |i_fu_122                           |   7|   0|    7|          0|
    |indvar_flatten7_fu_130             |  70|   0|   70|          0|
    |lshr_ln_reg_599                    |   3|   0|    3|          0|
    |t_2_fu_126                         |  64|   0|   64|          0|
    |trunc_ln130_reg_595                |   3|   0|    3|          0|
    |trunc_ln132_reg_604                |   9|   0|    9|          0|
    |value_cache_read_reg_567           |  64|   0|   64|          0|
    |zext_ln124_1_cast_reg_572          |  24|   0|   62|         38|
    |lshr_ln_reg_599                    |   0|   4|    3|          0|
    |trunc_ln130_reg_595                |   0|   4|    3|          0|
    |trunc_ln132_reg_604                |   0|   8|    9|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 405|  16|  458|         38|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk                          |   in|    1|  ap_ctrl_hs|  kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP|  return value|
|ap_rst                          |   in|    1|  ap_ctrl_hs|  kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP|  return value|
|ap_start                        |   in|    1|  ap_ctrl_hs|  kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP|  return value|
|ap_done                         |  out|    1|  ap_ctrl_hs|  kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP|  return value|
|ap_idle                         |  out|    1|  ap_ctrl_hs|  kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP|  return value|
|ap_ready                        |  out|    1|  ap_ctrl_hs|  kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP|  return value|
|m_axi_gmem4_0_AWVALID           |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWREADY           |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWADDR            |  out|   64|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWID              |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWLEN             |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWSIZE            |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWBURST           |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWLOCK            |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWCACHE           |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWPROT            |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWQOS             |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWREGION          |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_AWUSER            |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WVALID            |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WREADY            |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WDATA             |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WSTRB             |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WLAST             |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WID               |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_WUSER             |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARVALID           |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARREADY           |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARADDR            |  out|   64|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARID              |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARLEN             |  out|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARSIZE            |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARBURST           |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARLOCK            |  out|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARCACHE           |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARPROT            |  out|    3|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARQOS             |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARREGION          |  out|    4|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_ARUSER            |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RVALID            |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RREADY            |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RDATA             |   in|   32|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RLAST             |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RID               |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RFIFONUM          |   in|   13|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RUSER             |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_RRESP             |   in|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BVALID            |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BREADY            |  out|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BRESP             |   in|    2|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BID               |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|m_axi_gmem4_0_BUSER             |   in|    1|       m_axi|                                                                             gmem4|       pointer|
|tmp_30                          |   in|   39|     ap_none|                                                                            tmp_30|        scalar|
|v_cache_local_7_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_7_i_i_i|         array|
|v_cache_local_7_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_7_i_i_i|         array|
|v_cache_local_7_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_7_i_i_i|         array|
|v_cache_local_7_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_7_i_i_i|         array|
|v_cache_local_6_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_6_i_i_i|         array|
|v_cache_local_6_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_6_i_i_i|         array|
|v_cache_local_6_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_6_i_i_i|         array|
|v_cache_local_6_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_6_i_i_i|         array|
|v_cache_local_5_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_5_i_i_i|         array|
|v_cache_local_5_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_5_i_i_i|         array|
|v_cache_local_5_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_5_i_i_i|         array|
|v_cache_local_5_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_5_i_i_i|         array|
|v_cache_local_4_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_4_i_i_i|         array|
|v_cache_local_4_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_4_i_i_i|         array|
|v_cache_local_4_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_4_i_i_i|         array|
|v_cache_local_4_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_4_i_i_i|         array|
|v_cache_local_3_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_3_i_i_i|         array|
|v_cache_local_3_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_3_i_i_i|         array|
|v_cache_local_3_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_3_i_i_i|         array|
|v_cache_local_3_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_3_i_i_i|         array|
|v_cache_local_2_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_2_i_i_i|         array|
|v_cache_local_2_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_2_i_i_i|         array|
|v_cache_local_2_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_2_i_i_i|         array|
|v_cache_local_2_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_2_i_i_i|         array|
|v_cache_local_1_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_1_i_i_i|         array|
|v_cache_local_1_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_1_i_i_i|         array|
|v_cache_local_1_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_1_i_i_i|         array|
|v_cache_local_1_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_1_i_i_i|         array|
|v_cache_local_0_i_i_i_address0  |  out|   12|   ap_memory|                                                             v_cache_local_0_i_i_i|         array|
|v_cache_local_0_i_i_i_ce0       |  out|    1|   ap_memory|                                                             v_cache_local_0_i_i_i|         array|
|v_cache_local_0_i_i_i_we0       |  out|    1|   ap_memory|                                                             v_cache_local_0_i_i_i|         array|
|v_cache_local_0_i_i_i_d0        |  out|   32|   ap_memory|                                                             v_cache_local_0_i_i_i|         array|
|zext_ln124_1                    |   in|   24|     ap_none|                                                                      zext_ln124_1|        scalar|
|value_cache                     |   in|   64|   ap_stable|                                                                       value_cache|        scalar|
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

