<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="uart.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="brg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="brg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="brg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="brg_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="brg_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="brg_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="receiver.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="receiver.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="receiver.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="receiver_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="receiver_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="receiver_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="transmitter.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="transmitter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="transmitter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="transmitter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="transmitter_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="uart_controller.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="uart_controller.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="uart_controller.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="uart_controller.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="uart_controller.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="uart_controller.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_controller.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="uart_controller.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="uart_controller.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="uart_controller.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="uart_controller.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="uart_controller.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="uart_controller.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_controller.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="uart_controller.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart_controller.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="uart_controller.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="uart_controller.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="uart_controller.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="uart_controller.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="uart_controller.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="uart_controller.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="uart_controller.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="uart_controller_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="uart_controller_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_controller_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="uart_controller_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_controller_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="uart_controller_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="uart_controller_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="uart_controller_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_controller_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_controller_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="uart_controller_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="uart_controller_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_controller_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="uart_controller_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="uart_controller_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_controller_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_controller_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_controller_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_controller_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="uart_controller_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="uart_controller_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553161818" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553161818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553546017" xil_pn:in_ck="5042986536241569484" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553546017">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="brg.vhd"/>
      <outfile xil_pn:name="brg_tb.vhd"/>
      <outfile xil_pn:name="receiver.vhd"/>
      <outfile xil_pn:name="receiver_tb.vhd"/>
      <outfile xil_pn:name="transmitter.vhd"/>
      <outfile xil_pn:name="transmitter_tb.vhd"/>
      <outfile xil_pn:name="uart_controller.vhd"/>
      <outfile xil_pn:name="uart_controller_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553162332" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6481865083988482454" xil_pn:start_ts="1553162332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553162332" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9045798955725828376" xil_pn:start_ts="1553162332">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553161818" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5955179996607798063" xil_pn:start_ts="1553161818">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553545593" xil_pn:in_ck="5042986536241569484" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553545593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="brg.vhd"/>
      <outfile xil_pn:name="brg_tb.vhd"/>
      <outfile xil_pn:name="receiver.vhd"/>
      <outfile xil_pn:name="receiver_tb.vhd"/>
      <outfile xil_pn:name="transmitter.vhd"/>
      <outfile xil_pn:name="transmitter_tb.vhd"/>
      <outfile xil_pn:name="uart_controller.vhd"/>
      <outfile xil_pn:name="uart_controller_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553545600" xil_pn:in_ck="5042986536241569484" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7618262648445193780" xil_pn:start_ts="1553545593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="uart_controller_tb_beh.prj"/>
      <outfile xil_pn:name="uart_controller_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553545601" xil_pn:in_ck="-4719870428938109664" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2295039013456783653" xil_pn:start_ts="1553545600">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="uart_controller_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5088084152034158816" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5955179996607798063" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-724346333416632734" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553159011" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8880104784953035803" xil_pn:start_ts="1553159011">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553680417" xil_pn:in_ck="-418699416322695028" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="3847283225506070058" xil_pn:start_ts="1553680391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="uart_controller.lso"/>
      <outfile xil_pn:name="uart_controller.ngc"/>
      <outfile xil_pn:name="uart_controller.ngr"/>
      <outfile xil_pn:name="uart_controller.prj"/>
      <outfile xil_pn:name="uart_controller.stx"/>
      <outfile xil_pn:name="uart_controller.syr"/>
      <outfile xil_pn:name="uart_controller.xst"/>
      <outfile xil_pn:name="uart_controller_tb_beh.prj"/>
      <outfile xil_pn:name="uart_controller_tb_stx_beh.prj"/>
      <outfile xil_pn:name="uart_controller_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553159019" xil_pn:in_ck="-1206225322568772021" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4560609316881904727" xil_pn:start_ts="1553159019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553680431" xil_pn:in_ck="1492559200747345712" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5738583314263691804" xil_pn:start_ts="1553680417">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="uart_controller.bld"/>
      <outfile xil_pn:name="uart_controller.ngd"/>
      <outfile xil_pn:name="uart_controller_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553680477" xil_pn:in_ck="-4222298192253778543" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1553680431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="uart_controller.pcf"/>
      <outfile xil_pn:name="uart_controller_map.map"/>
      <outfile xil_pn:name="uart_controller_map.mrp"/>
      <outfile xil_pn:name="uart_controller_map.ncd"/>
      <outfile xil_pn:name="uart_controller_map.ngm"/>
      <outfile xil_pn:name="uart_controller_map.xrpt"/>
      <outfile xil_pn:name="uart_controller_summary.xml"/>
      <outfile xil_pn:name="uart_controller_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553680527" xil_pn:in_ck="-6097061800354970358" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1553680477">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="uart_controller.ncd"/>
      <outfile xil_pn:name="uart_controller.pad"/>
      <outfile xil_pn:name="uart_controller.par"/>
      <outfile xil_pn:name="uart_controller.ptwx"/>
      <outfile xil_pn:name="uart_controller.unroutes"/>
      <outfile xil_pn:name="uart_controller.xpi"/>
      <outfile xil_pn:name="uart_controller_pad.csv"/>
      <outfile xil_pn:name="uart_controller_pad.txt"/>
      <outfile xil_pn:name="uart_controller_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553680570" xil_pn:in_ck="-1206225322568779646" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="6456494387431822541" xil_pn:start_ts="1553680527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="uart_controller.bgn"/>
      <outfile xil_pn:name="uart_controller.bit"/>
      <outfile xil_pn:name="uart_controller.drc"/>
      <outfile xil_pn:name="uart_controller.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553680578" xil_pn:in_ck="-1206225322568792500" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1553680570">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553680527" xil_pn:in_ck="-6177629338196993139" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1553680516">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="uart_controller.twr"/>
      <outfile xil_pn:name="uart_controller.twx"/>
    </transform>
  </transforms>

</generated_project>
