// Seed: 1801188767
module module_0;
  uwire id_1 = -1;
  assign id_2 = -1;
  assign module_2.type_11 = 0;
  assign id_1 = (-1);
endmodule
module module_1 (
    output wire id_0,
    output wand id_1,
    input  wire id_2,
    input  tri0 id_3
);
  genvar id_5;
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    input tri1 id_0,
    output tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input supply0 id_6,
    input uwire id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply1 id_11,
    input wire id_12,
    input wire id_13,
    output tri id_14,
    input wire id_15,
    output wand id_16,
    input tri0 id_17,
    input tri id_18,
    input tri id_19,
    input tri0 id_20,
    input supply1 id_21,
    output wor id_22,
    input tri id_23,
    input supply1 id_24
);
  initial
    if (-1)
      if (1'b0) id_2 = id_0;
      else begin : LABEL_0
        id_2 = id_12;
      end
  module_0 modCall_1 ();
endmodule
