#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55a51669f7d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55a51669f520 .scope module, "tb_cpu" "tb_cpu" 3 3;
 .timescale -9 -12;
v0x55a5166db5c0_0 .net "PC_Out", 31 0, L_0x55a5166efe10;  1 drivers
v0x55a5166db660_0 .net "WB_Result_Out", 31 0, L_0x55a5166efc40;  1 drivers
v0x55a5166db700_0 .var "clk", 0 0;
v0x55a5166db7a0_0 .var "reset", 0 0;
E_0x55a5165f2230 .event negedge, v0x55a5166c7890_0;
S_0x55a51669f270 .scope module, "uut" "cpu" 3 12, 4 1 0, S_0x55a51669f520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WB_Result_Out";
    .port_info 3 /OUTPUT 32 "PC_Out";
L_0x55a5166edeb0 .functor AND 1, v0x55a5166d1a20_0, L_0x55a5166ef080, C4<1>, C4<1>;
L_0x55a5166edf70 .functor OR 1, L_0x55a5166edeb0, v0x55a5166d1da0_0, C4<0>, C4<0>;
L_0x55a5166efc40 .functor BUFZ 32, L_0x55a5166efac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55a5166efe10 .functor BUFZ 32, v0x55a5166cf9e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a5166d71b0_0 .net "ALUControlD", 2 0, v0x55a5166c6210_0;  1 drivers
v0x55a5166d7290_0 .net "ALUControlE", 2 0, v0x55a5166d16c0_0;  1 drivers
v0x55a5166d73a0_0 .net "ALUResultE", 31 0, v0x55a5166ac490_0;  1 drivers
v0x55a5166d7490_0 .net "ALUResultM", 31 0, v0x55a5166d0050_0;  1 drivers
v0x55a5166d7550_0 .net "ALUResultW", 31 0, v0x55a5166d4a40_0;  1 drivers
v0x55a5166d76b0_0 .net "ALUSrcD", 0 0, v0x55a5166c62f0_0;  1 drivers
v0x55a5166d77a0_0 .net "ALUSrcE", 0 0, v0x55a5166d1860_0;  1 drivers
v0x55a5166d7890_0 .net "BranchD", 0 0, v0x55a5166c63b0_0;  1 drivers
v0x55a5166d7980_0 .net "BranchE", 0 0, v0x55a5166d1a20_0;  1 drivers
v0x55a5166d7a20_0 .net "FlushD", 0 0, L_0x55a5166ec190;  1 drivers
v0x55a5166d7ac0_0 .net "FlushE", 0 0, L_0x55a5166ec200;  1 drivers
v0x55a5166d7bb0_0 .net "ForwardAE", 1 0, v0x55a5166c7fd0_0;  1 drivers
v0x55a5166d7ca0_0 .net "ForwardBE", 1 0, v0x55a5166c80d0_0;  1 drivers
v0x55a5166d7db0_0 .net "ImmExtD", 31 0, v0x55a5166ca0a0_0;  1 drivers
v0x55a5166d7ec0_0 .net "ImmExtE", 31 0, v0x55a5166d1c60_0;  1 drivers
v0x55a5166d7f80_0 .net "ImmSrcD", 1 0, v0x55a5166c6450_0;  1 drivers
v0x55a5166d8090_0 .net "InstrD", 31 0, v0x55a5166d3c50_0;  1 drivers
v0x55a5166d82b0_0 .net "InstrF", 31 0, L_0x55a5166ec880;  1 drivers
v0x55a5166d83c0_0 .net "JumpD", 0 0, v0x55a5166c6530_0;  1 drivers
v0x55a5166d84b0_0 .net "JumpE", 0 0, v0x55a5166d1da0_0;  1 drivers
v0x55a5166d8550_0 .net "MemWriteD", 0 0, v0x55a5166c6640_0;  1 drivers
v0x55a5166d8640_0 .net "MemWriteE", 0 0, v0x55a5166d1f10_0;  1 drivers
v0x55a5166d8730_0 .net "MemWriteM", 0 0, v0x55a5166d01c0_0;  1 drivers
v0x55a5166d8820_0 .net "PCD", 31 0, v0x55a5166d3d20_0;  1 drivers
v0x55a5166d8910_0 .net "PCE", 31 0, v0x55a5166d2080_0;  1 drivers
v0x55a5166d8a20_0 .net "PCF", 31 0, v0x55a5166cf9e0_0;  1 drivers
v0x55a5166d8ae0_0 .net "PCF_Next", 31 0, L_0x55a5166ec520;  1 drivers
v0x55a5166d8ba0_0 .net "PCPlus4D", 31 0, v0x55a5166d3ec0_0;  1 drivers
v0x55a5166d8cb0_0 .net "PCPlus4E", 31 0, v0x55a5166d21f0_0;  1 drivers
v0x55a5166d8dc0_0 .net "PCPlus4F", 31 0, v0x55a5166cf200_0;  1 drivers
v0x55a5166d8e80_0 .net "PCPlus4M", 31 0, v0x55a5166d03a0_0;  1 drivers
v0x55a5166d8f90_0 .net "PCPlus4W", 31 0, v0x55a5166d4c30_0;  1 drivers
v0x55a5166d90a0_0 .net "PCSrcE", 0 0, L_0x55a5166edf70;  1 drivers
v0x55a5166d93a0_0 .net "PCTargetE", 31 0, v0x55a5166c5ed0_0;  1 drivers
v0x55a5166d94b0_0 .net "PC_Out", 31 0, L_0x55a5166efe10;  alias, 1 drivers
v0x55a5166d9590_0 .net "RD1D", 31 0, L_0x55a5166ecfc0;  1 drivers
v0x55a5166d96a0_0 .net "RD1E", 31 0, v0x55a5166d2470_0;  1 drivers
v0x55a5166d97b0_0 .net "RD2D", 31 0, L_0x55a5166ed640;  1 drivers
v0x55a5166d98c0_0 .net "RD2E", 31 0, v0x55a5166d2620_0;  1 drivers
v0x55a5166d99d0_0 .net "RdE", 4 0, v0x55a5166d27d0_0;  1 drivers
v0x55a5166d9a90_0 .net "RdM", 4 0, v0x55a5166d0540_0;  1 drivers
v0x55a5166d9b50_0 .net "RdW", 4 0, v0x55a5166d4e40_0;  1 drivers
v0x55a5166d9c10_0 .net "ReadDataM", 31 0, L_0x55a5166ef500;  1 drivers
v0x55a5166d9d20_0 .net "ReadDataW", 31 0, v0x55a5166d4ee0_0;  1 drivers
v0x55a5166d9e30_0 .net "RegWriteD", 0 0, v0x55a5166c6700_0;  1 drivers
v0x55a5166d9f20_0 .net "RegWriteE", 0 0, v0x55a5166d2980_0;  1 drivers
v0x55a5166da010_0 .net "RegWriteM", 0 0, v0x55a5166d0740_0;  1 drivers
v0x55a5166da0b0_0 .net "RegWriteW", 0 0, v0x55a5166d50e0_0;  1 drivers
v0x55a5166da150_0 .net "ResultSrcD", 1 0, v0x55a5166c67c0_0;  1 drivers
v0x55a5166da260_0 .net "ResultSrcE", 1 0, v0x55a5166d2b20_0;  1 drivers
v0x55a5166da320_0 .net "ResultSrcM", 1 0, v0x55a5166d08e0_0;  1 drivers
v0x55a5166da430_0 .net "ResultSrcW", 1 0, v0x55a5166d5250_0;  1 drivers
v0x55a5166da540_0 .net "ResultW", 31 0, L_0x55a5166efac0;  1 drivers
v0x55a5166da690_0 .net "Rs1E", 4 0, v0x55a5166d2cd0_0;  1 drivers
v0x55a5166da750_0 .net "Rs2E", 4 0, v0x55a5166d2e50_0;  1 drivers
v0x55a5166da860_0 .net "SrcAE", 31 0, L_0x55a5166ee7a0;  1 drivers
v0x55a5166da970_0 .net "SrcBE", 31 0, L_0x55a5166eef50;  1 drivers
v0x55a5166daa80_0 .net "StallD", 0 0, L_0x55a5166ec060;  1 drivers
v0x55a5166dab70_0 .net "StallF", 0 0, L_0x55a5166ebed0;  1 drivers
v0x55a5166dac60_0 .net "WB_Result_Out", 31 0, L_0x55a5166efc40;  alias, 1 drivers
v0x55a5166dad40_0 .net "WriteDataE", 31 0, L_0x55a5166eee20;  1 drivers
v0x55a5166dae00_0 .net "WriteDataM", 31 0, v0x55a5166d0a60_0;  1 drivers
v0x55a5166daf10_0 .net "ZeroE", 0 0, L_0x55a5166ef080;  1 drivers
v0x55a5166dafb0_0 .net *"_ivl_26", 0 0, L_0x55a5166edeb0;  1 drivers
v0x55a5166db070_0 .net "clk", 0 0, v0x55a5166db700_0;  1 drivers
v0x55a5166db520_0 .net "reset", 0 0, v0x55a5166db7a0_0;  1 drivers
L_0x55a5166ec300 .part v0x55a5166d3c50_0, 15, 5;
L_0x55a5166ec3a0 .part v0x55a5166d3c50_0, 20, 5;
L_0x55a5166ec940 .part v0x55a5166d3c50_0, 0, 7;
L_0x55a5166ec9e0 .part v0x55a5166d3c50_0, 12, 3;
L_0x55a5166eca80 .part v0x55a5166d3c50_0, 25, 7;
L_0x55a5166ed7e0 .part v0x55a5166d3c50_0, 15, 5;
L_0x55a5166ed9d0 .part v0x55a5166d3c50_0, 20, 5;
L_0x55a5166eda70 .part v0x55a5166d3c50_0, 15, 5;
L_0x55a5166edb60 .part v0x55a5166d3c50_0, 20, 5;
L_0x55a5166edc00 .part v0x55a5166d3c50_0, 7, 5;
L_0x55a5166edd00 .part v0x55a5166d3c50_0, 12, 3;
L_0x55a5166edda0 .part v0x55a5166d3c50_0, 25, 7;
S_0x55a516697a10 .scope module, "alu" "ALU" 4 190, 5 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 3 "funct3";
    .port_info 4 /INPUT 7 "funct7";
    .port_info 5 /OUTPUT 32 "result";
    .port_info 6 /OUTPUT 1 "zero";
v0x55a5166aff10_0 .net "ALUControl", 2 0, v0x55a5166d16c0_0;  alias, 1 drivers
L_0x7fbcf6be6690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a51668cad0_0 .net/2u *"_ivl_0", 31 0, L_0x7fbcf6be6690;  1 drivers
L_0x7fbcf6be66d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x55a51668cbd0_0 .net "funct3", 2 0, L_0x7fbcf6be66d8;  1 drivers
L_0x7fbcf6be6720 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x55a51669e9a0_0 .net "funct7", 6 0, L_0x7fbcf6be6720;  1 drivers
v0x55a51669ea40_0 .net "operand1", 31 0, L_0x55a5166ee7a0;  alias, 1 drivers
v0x55a5166ac3f0_0 .net "operand2", 31 0, L_0x55a5166eef50;  alias, 1 drivers
v0x55a5166ac490_0 .var "result", 31 0;
v0x55a5166c5820_0 .net "zero", 0 0, L_0x55a5166ef080;  alias, 1 drivers
E_0x55a5165dc3c0/0 .event edge, v0x55a5166aff10_0, v0x55a51668cbd0_0, v0x55a51669e9a0_0, v0x55a51669ea40_0;
E_0x55a5165dc3c0/1 .event edge, v0x55a5166ac3f0_0, v0x55a5166ac3f0_0;
E_0x55a5165dc3c0 .event/or E_0x55a5165dc3c0/0, E_0x55a5165dc3c0/1;
L_0x55a5166ef080 .cmp/eq 32, v0x55a5166ac490_0, L_0x7fbcf6be6690;
S_0x55a5166c59c0 .scope module, "branch_adder" "adder" 4 199, 6 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
P_0x55a5166c5bc0 .param/l "N" 0 6 2, +C4<00000000000000000000000000100000>;
v0x55a5166c5cf0_0 .net "in1", 31 0, v0x55a5166d2080_0;  alias, 1 drivers
v0x55a5166c5df0_0 .net "in2", 31 0, v0x55a5166d1c60_0;  alias, 1 drivers
v0x55a5166c5ed0_0 .var "out", 31 0;
E_0x55a5165f2270 .event edge, v0x55a5166c5cf0_0, v0x55a5166c5df0_0;
S_0x55a5166c6010 .scope module, "cu" "control_unit" 4 118, 7 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 1 "RegWriteD";
    .port_info 4 /OUTPUT 2 "ResultSrcD";
    .port_info 5 /OUTPUT 1 "MemWriteD";
    .port_info 6 /OUTPUT 1 "JumpD";
    .port_info 7 /OUTPUT 1 "BranchD";
    .port_info 8 /OUTPUT 3 "ALUControlD";
    .port_info 9 /OUTPUT 1 "ALUSrcD";
    .port_info 10 /OUTPUT 2 "ImmSrcD";
v0x55a5166c6210_0 .var "ALUControlD", 2 0;
v0x55a5166c62f0_0 .var "ALUSrcD", 0 0;
v0x55a5166c63b0_0 .var "BranchD", 0 0;
v0x55a5166c6450_0 .var "ImmSrcD", 1 0;
v0x55a5166c6530_0 .var "JumpD", 0 0;
v0x55a5166c6640_0 .var "MemWriteD", 0 0;
v0x55a5166c6700_0 .var "RegWriteD", 0 0;
v0x55a5166c67c0_0 .var "ResultSrcD", 1 0;
v0x55a5166c68a0_0 .net "funct3", 2 0, L_0x55a5166ec9e0;  1 drivers
v0x55a5166c6980_0 .net "funct7", 6 0, L_0x55a5166eca80;  1 drivers
v0x55a5166c6a60_0 .net "op", 6 0, L_0x55a5166ec940;  1 drivers
E_0x55a516645af0 .event edge, v0x55a5166c6a60_0, v0x55a5166c68a0_0;
S_0x55a5166c6ca0 .scope module, "dmem" "data_memory" 4 221, 8 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "WD";
    .port_info 5 /OUTPUT 32 "RD";
P_0x55a5166c6e30 .param/l "ADDR_WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
P_0x55a5166c6e70 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
P_0x55a5166c6eb0 .param/l "MEM_SIZE" 0 8 4, +C4<00000000000000000000000100000000>;
L_0x55a5166ef500 .functor BUFZ 32, L_0x55a5166ef120, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a5166c7130_0 .net "A", 31 0, v0x55a5166d0050_0;  alias, 1 drivers
v0x55a5166c7230_0 .net "RD", 31 0, L_0x55a5166ef500;  alias, 1 drivers
v0x55a5166c7310_0 .net "WD", 31 0, v0x55a5166d0a60_0;  alias, 1 drivers
v0x55a5166c7400_0 .net "WE", 0 0, v0x55a5166d01c0_0;  alias, 1 drivers
v0x55a5166c74c0_0 .net *"_ivl_0", 31 0, L_0x55a5166ef120;  1 drivers
v0x55a5166c75f0_0 .net *"_ivl_3", 7 0, L_0x55a5166ef1c0;  1 drivers
v0x55a5166c76d0_0 .net *"_ivl_4", 9 0, L_0x55a5166ef370;  1 drivers
L_0x7fbcf6be6768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166c77b0_0 .net *"_ivl_7", 1 0, L_0x7fbcf6be6768;  1 drivers
v0x55a5166c7890_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166c7950_0 .var/i "idx", 31 0;
v0x55a5166c7a30 .array "mem", 255 0, 31 0;
v0x55a5166c7af0_0 .net "reset", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
E_0x55a516684d40 .event posedge, v0x55a5166c7890_0;
L_0x55a5166ef120 .array/port v0x55a5166c7a30, L_0x55a5166ef370;
L_0x55a5166ef1c0 .part v0x55a5166d0050_0, 2, 8;
L_0x55a5166ef370 .concat [ 8 2 0 0], L_0x55a5166ef1c0, L_0x7fbcf6be6768;
S_0x55a5166c7c70 .scope module, "fu" "forwarding_unit" 4 66, 9 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1E";
    .port_info 1 /INPUT 5 "Rs2E";
    .port_info 2 /INPUT 5 "RdM";
    .port_info 3 /INPUT 5 "RdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardAE";
    .port_info 7 /OUTPUT 2 "ForwardBE";
v0x55a5166c7fd0_0 .var "ForwardAE", 1 0;
v0x55a5166c80d0_0 .var "ForwardBE", 1 0;
v0x55a5166c81b0_0 .net "RdM", 4 0, v0x55a5166d0540_0;  alias, 1 drivers
v0x55a5166c8270_0 .net "RdW", 4 0, v0x55a5166d4e40_0;  alias, 1 drivers
v0x55a5166c8350_0 .net "RegWriteM", 0 0, v0x55a5166d0740_0;  alias, 1 drivers
v0x55a5166c8460_0 .net "RegWriteW", 0 0, v0x55a5166d50e0_0;  alias, 1 drivers
v0x55a5166c8520_0 .net "Rs1E", 4 0, v0x55a5166d2cd0_0;  alias, 1 drivers
v0x55a5166c8600_0 .net "Rs2E", 4 0, v0x55a5166d2e50_0;  alias, 1 drivers
E_0x55a5166844b0/0 .event edge, v0x55a5166c8350_0, v0x55a5166c81b0_0, v0x55a5166c8520_0, v0x55a5166c8600_0;
E_0x55a5166844b0/1 .event edge, v0x55a5166c8460_0, v0x55a5166c8270_0;
E_0x55a5166844b0 .event/or E_0x55a5166844b0/0, E_0x55a5166844b0/1;
S_0x55a5166c8830 .scope module, "hu" "hazard_unit" 4 57, 10 2 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Rs1D";
    .port_info 1 /INPUT 5 "Rs2D";
    .port_info 2 /INPUT 5 "RdE";
    .port_info 3 /INPUT 2 "ResultSrcE";
    .port_info 4 /INPUT 1 "PCSrcE";
    .port_info 5 /OUTPUT 1 "StallF";
    .port_info 6 /OUTPUT 1 "StallD";
    .port_info 7 /OUTPUT 1 "FlushD";
    .port_info 8 /OUTPUT 1 "FlushE";
L_0x55a51669e880 .functor OR 1, L_0x55a5166ebb40, L_0x55a5166ebbe0, C4<0>, C4<0>;
L_0x55a5166ac2d0 .functor AND 1, L_0x55a5166ebaa0, L_0x55a51669e880, C4<1>, C4<1>;
L_0x55a5166ebdc0 .functor AND 1, L_0x55a5166db950, L_0x55a5166ac2d0, C4<1>, C4<1>;
L_0x55a5166ec190 .functor BUFZ 1, L_0x55a5166edf70, C4<0>, C4<0>, C4<0>;
L_0x55a5166ec200 .functor OR 1, L_0x55a5166edf70, L_0x55a5166ebdc0, C4<0>, C4<0>;
v0x55a5166c8af0_0 .net "FlushD", 0 0, L_0x55a5166ec190;  alias, 1 drivers
v0x55a5166c8bd0_0 .net "FlushE", 0 0, L_0x55a5166ec200;  alias, 1 drivers
v0x55a5166c8c90_0 .net "PCSrcE", 0 0, L_0x55a5166edf70;  alias, 1 drivers
v0x55a5166c8d30_0 .net "RdE", 4 0, v0x55a5166d27d0_0;  alias, 1 drivers
v0x55a5166c8e10_0 .net "ResultSrcE", 1 0, v0x55a5166d2b20_0;  alias, 1 drivers
v0x55a5166c8f40_0 .net "Rs1D", 4 0, L_0x55a5166ec300;  1 drivers
v0x55a5166c9020_0 .net "Rs2D", 4 0, L_0x55a5166ec3a0;  1 drivers
v0x55a5166c9100_0 .net "StallD", 0 0, L_0x55a5166ec060;  alias, 1 drivers
v0x55a5166c91c0_0 .net "StallF", 0 0, L_0x55a5166ebed0;  alias, 1 drivers
L_0x7fbcf6be6018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a5166c9280_0 .net/2u *"_ivl_0", 1 0, L_0x7fbcf6be6018;  1 drivers
v0x55a5166c9360_0 .net *"_ivl_10", 0 0, L_0x55a5166ebaa0;  1 drivers
v0x55a5166c9420_0 .net *"_ivl_12", 0 0, L_0x55a5166ebb40;  1 drivers
v0x55a5166c94e0_0 .net *"_ivl_14", 0 0, L_0x55a5166ebbe0;  1 drivers
v0x55a5166c95a0_0 .net *"_ivl_17", 0 0, L_0x55a51669e880;  1 drivers
v0x55a5166c9660_0 .net *"_ivl_19", 0 0, L_0x55a5166ac2d0;  1 drivers
v0x55a5166c9720_0 .net *"_ivl_2", 0 0, L_0x55a5166db950;  1 drivers
L_0x7fbcf6be60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a5166c97e0_0 .net/2u *"_ivl_22", 0 0, L_0x7fbcf6be60f0;  1 drivers
L_0x7fbcf6be6138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55a5166c98c0_0 .net/2u *"_ivl_26", 0 0, L_0x7fbcf6be6138;  1 drivers
v0x55a5166c99a0_0 .net *"_ivl_4", 31 0, L_0x55a5166db9f0;  1 drivers
L_0x7fbcf6be6060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166c9a80_0 .net *"_ivl_7", 26 0, L_0x7fbcf6be6060;  1 drivers
L_0x7fbcf6be60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166c9b60_0 .net/2u *"_ivl_8", 31 0, L_0x7fbcf6be60a8;  1 drivers
v0x55a5166c9c40_0 .net "lwStall", 0 0, L_0x55a5166ebdc0;  1 drivers
L_0x55a5166db950 .cmp/eq 2, v0x55a5166d2b20_0, L_0x7fbcf6be6018;
L_0x55a5166db9f0 .concat [ 5 27 0 0], v0x55a5166d27d0_0, L_0x7fbcf6be6060;
L_0x55a5166ebaa0 .cmp/ne 32, L_0x55a5166db9f0, L_0x7fbcf6be60a8;
L_0x55a5166ebb40 .cmp/eq 5, v0x55a5166d27d0_0, L_0x55a5166ec300;
L_0x55a5166ebbe0 .cmp/eq 5, v0x55a5166d27d0_0, L_0x55a5166ec3a0;
L_0x55a5166ebed0 .functor MUXZ 1, L_0x55a5166ebdc0, L_0x7fbcf6be60f0, L_0x55a5166edf70, C4<>;
L_0x55a5166ec060 .functor MUXZ 1, L_0x55a5166ebdc0, L_0x7fbcf6be6138, L_0x55a5166edf70, C4<>;
S_0x55a5166c9e20 .scope module, "ig" "ImmGen" 4 135, 11 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 2 "immSel";
    .port_info 2 /OUTPUT 32 "Imm";
v0x55a5166ca0a0_0 .var "Imm", 31 0;
v0x55a5166ca1a0_0 .net "immSel", 1 0, v0x55a5166c6450_0;  alias, 1 drivers
v0x55a5166ca260_0 .net "instruction", 31 0, v0x55a5166d3c50_0;  alias, 1 drivers
E_0x55a5166b70a0/0 .event edge, v0x55a5166c6450_0, v0x55a5166ca260_0, v0x55a5166ca260_0, v0x55a5166ca260_0;
E_0x55a5166b70a0/1 .event edge, v0x55a5166ca260_0, v0x55a5166ca260_0, v0x55a5166ca260_0, v0x55a5166ca260_0;
E_0x55a5166b70a0/2 .event edge, v0x55a5166ca260_0, v0x55a5166ca260_0, v0x55a5166ca260_0;
E_0x55a5166b70a0 .event/or E_0x55a5166b70a0/0, E_0x55a5166b70a0/1, E_0x55a5166b70a0/2;
S_0x55a5166ca380 .scope module, "imem" "instruction_memory" 4 94, 12 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
P_0x55a5166ca560 .param/l "ADDRESS_WIDTH" 0 12 3, +C4<00000000000000000000000000100000>;
P_0x55a5166ca5a0 .param/l "DATA_WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
P_0x55a5166ca5e0 .param/l "MEM_SIZE" 0 12 4, +C4<00000000000000000000000100000000>;
L_0x55a5166ec880 .functor BUFZ 32, L_0x55a5166ec650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55a5166ca7b0 .array "IM", 255 0, 31 0;
v0x55a5166ca890_0 .net *"_ivl_0", 31 0, L_0x55a5166ec650;  1 drivers
v0x55a5166ca970_0 .net *"_ivl_3", 7 0, L_0x55a5166ec6f0;  1 drivers
v0x55a5166caa60_0 .net *"_ivl_4", 9 0, L_0x55a5166ec790;  1 drivers
L_0x7fbcf6be6180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166cab40_0 .net *"_ivl_7", 1 0, L_0x7fbcf6be6180;  1 drivers
v0x55a5166cac70_0 .net "address", 31 0, v0x55a5166cf9e0_0;  alias, 1 drivers
v0x55a5166cad50_0 .net "instruction", 31 0, L_0x55a5166ec880;  alias, 1 drivers
L_0x55a5166ec650 .array/port v0x55a5166ca7b0, L_0x55a5166ec790;
L_0x55a5166ec6f0 .part v0x55a5166cf9e0_0, 2, 8;
L_0x55a5166ec790 .concat [ 8 2 0 0], L_0x55a5166ec6f0, L_0x7fbcf6be6180;
S_0x55a5166cae90 .scope module, "mux31A" "mux31" 4 168, 13 2 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "f";
P_0x55a5166c7e00 .param/l "N" 0 13 3, +C4<00000000000000000000000000100000>;
L_0x7fbcf6be6450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166cb180_0 .net/2u *"_ivl_0", 1 0, L_0x7fbcf6be6450;  1 drivers
v0x55a5166cb260_0 .net *"_ivl_10", 0 0, L_0x55a5166ee430;  1 drivers
L_0x7fbcf6be6528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166cb320_0 .net/2u *"_ivl_12", 31 0, L_0x7fbcf6be6528;  1 drivers
v0x55a5166cb410_0 .net *"_ivl_14", 31 0, L_0x55a5166ee520;  1 drivers
v0x55a5166cb4f0_0 .net *"_ivl_16", 31 0, L_0x55a5166ee660;  1 drivers
v0x55a5166cb620_0 .net *"_ivl_2", 0 0, L_0x55a5166ee190;  1 drivers
L_0x7fbcf6be6498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a5166cb6e0_0 .net/2u *"_ivl_4", 1 0, L_0x7fbcf6be6498;  1 drivers
v0x55a5166cb7c0_0 .net *"_ivl_6", 0 0, L_0x55a5166ee390;  1 drivers
L_0x7fbcf6be64e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a5166cb880_0 .net/2u *"_ivl_8", 1 0, L_0x7fbcf6be64e0;  1 drivers
v0x55a5166cb960_0 .net "a", 31 0, v0x55a5166d2470_0;  alias, 1 drivers
v0x55a5166cba40_0 .net "b", 31 0, L_0x55a5166efac0;  alias, 1 drivers
v0x55a5166cbb20_0 .net "c", 31 0, v0x55a5166d0050_0;  alias, 1 drivers
v0x55a5166cbbe0_0 .net "f", 31 0, L_0x55a5166ee7a0;  alias, 1 drivers
v0x55a5166cbcb0_0 .net "sel", 1 0, v0x55a5166c7fd0_0;  alias, 1 drivers
L_0x55a5166ee190 .cmp/eq 2, v0x55a5166c7fd0_0, L_0x7fbcf6be6450;
L_0x55a5166ee390 .cmp/eq 2, v0x55a5166c7fd0_0, L_0x7fbcf6be6498;
L_0x55a5166ee430 .cmp/eq 2, v0x55a5166c7fd0_0, L_0x7fbcf6be64e0;
L_0x55a5166ee520 .functor MUXZ 32, L_0x7fbcf6be6528, v0x55a5166d0050_0, L_0x55a5166ee430, C4<>;
L_0x55a5166ee660 .functor MUXZ 32, L_0x55a5166ee520, L_0x55a5166efac0, L_0x55a5166ee390, C4<>;
L_0x55a5166ee7a0 .functor MUXZ 32, L_0x55a5166ee660, v0x55a5166d2470_0, L_0x55a5166ee190, C4<>;
S_0x55a5166cbe30 .scope module, "mux31B" "mux31" 4 176, 13 2 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "f";
P_0x55a5166cbfc0 .param/l "N" 0 13 3, +C4<00000000000000000000000000100000>;
L_0x7fbcf6be6570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166cc1a0_0 .net/2u *"_ivl_0", 1 0, L_0x7fbcf6be6570;  1 drivers
v0x55a5166cc2a0_0 .net *"_ivl_10", 0 0, L_0x55a5166eeab0;  1 drivers
L_0x7fbcf6be6648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166cc360_0 .net/2u *"_ivl_12", 31 0, L_0x7fbcf6be6648;  1 drivers
v0x55a5166cc450_0 .net *"_ivl_14", 31 0, L_0x55a5166eeba0;  1 drivers
v0x55a5166cc530_0 .net *"_ivl_16", 31 0, L_0x55a5166eece0;  1 drivers
v0x55a5166cc660_0 .net *"_ivl_2", 0 0, L_0x55a5166ee920;  1 drivers
L_0x7fbcf6be65b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a5166cc720_0 .net/2u *"_ivl_4", 1 0, L_0x7fbcf6be65b8;  1 drivers
v0x55a5166cc800_0 .net *"_ivl_6", 0 0, L_0x55a5166eea10;  1 drivers
L_0x7fbcf6be6600 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a5166cc8c0_0 .net/2u *"_ivl_8", 1 0, L_0x7fbcf6be6600;  1 drivers
v0x55a5166cc9a0_0 .net "a", 31 0, v0x55a5166d2620_0;  alias, 1 drivers
v0x55a5166cca80_0 .net "b", 31 0, L_0x55a5166efac0;  alias, 1 drivers
v0x55a5166ccb40_0 .net "c", 31 0, v0x55a5166d0050_0;  alias, 1 drivers
v0x55a5166ccbe0_0 .net "f", 31 0, L_0x55a5166eee20;  alias, 1 drivers
v0x55a5166cccc0_0 .net "sel", 1 0, v0x55a5166c80d0_0;  alias, 1 drivers
L_0x55a5166ee920 .cmp/eq 2, v0x55a5166c80d0_0, L_0x7fbcf6be6570;
L_0x55a5166eea10 .cmp/eq 2, v0x55a5166c80d0_0, L_0x7fbcf6be65b8;
L_0x55a5166eeab0 .cmp/eq 2, v0x55a5166c80d0_0, L_0x7fbcf6be6600;
L_0x55a5166eeba0 .functor MUXZ 32, L_0x7fbcf6be6648, v0x55a5166d0050_0, L_0x55a5166eeab0, C4<>;
L_0x55a5166eece0 .functor MUXZ 32, L_0x55a5166eeba0, L_0x55a5166efac0, L_0x55a5166eea10, C4<>;
L_0x55a5166eee20 .functor MUXZ 32, L_0x55a5166eece0, v0x55a5166d2620_0, L_0x55a5166ee920, C4<>;
S_0x55a5166cce30 .scope module, "mux31C" "mux31" 4 246, 13 2 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "f";
P_0x55a5166cd010 .param/l "N" 0 13 3, +C4<00000000000000000000000000100000>;
L_0x7fbcf6be67b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166cd1f0_0 .net/2u *"_ivl_0", 1 0, L_0x7fbcf6be67b0;  1 drivers
v0x55a5166cd2f0_0 .net *"_ivl_10", 0 0, L_0x55a5166ef750;  1 drivers
L_0x7fbcf6be6888 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166cd3b0_0 .net/2u *"_ivl_12", 31 0, L_0x7fbcf6be6888;  1 drivers
v0x55a5166cd4a0_0 .net *"_ivl_14", 31 0, L_0x55a5166ef840;  1 drivers
v0x55a5166cd580_0 .net *"_ivl_16", 31 0, L_0x55a5166ef980;  1 drivers
v0x55a5166cd6b0_0 .net *"_ivl_2", 0 0, L_0x55a5166ef5c0;  1 drivers
L_0x7fbcf6be67f8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55a5166cd770_0 .net/2u *"_ivl_4", 1 0, L_0x7fbcf6be67f8;  1 drivers
v0x55a5166cd850_0 .net *"_ivl_6", 0 0, L_0x55a5166ef6b0;  1 drivers
L_0x7fbcf6be6840 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55a5166cd910_0 .net/2u *"_ivl_8", 1 0, L_0x7fbcf6be6840;  1 drivers
v0x55a5166cd9f0_0 .net "a", 31 0, v0x55a5166d4a40_0;  alias, 1 drivers
v0x55a5166cdad0_0 .net "b", 31 0, v0x55a5166d4ee0_0;  alias, 1 drivers
v0x55a5166cdbb0_0 .net "c", 31 0, v0x55a5166d4c30_0;  alias, 1 drivers
v0x55a5166cdc90_0 .net "f", 31 0, L_0x55a5166efac0;  alias, 1 drivers
v0x55a5166cdd50_0 .net "sel", 1 0, v0x55a5166d5250_0;  alias, 1 drivers
L_0x55a5166ef5c0 .cmp/eq 2, v0x55a5166d5250_0, L_0x7fbcf6be67b0;
L_0x55a5166ef6b0 .cmp/eq 2, v0x55a5166d5250_0, L_0x7fbcf6be67f8;
L_0x55a5166ef750 .cmp/eq 2, v0x55a5166d5250_0, L_0x7fbcf6be6840;
L_0x55a5166ef840 .functor MUXZ 32, L_0x7fbcf6be6888, v0x55a5166d4c30_0, L_0x55a5166ef750, C4<>;
L_0x55a5166ef980 .functor MUXZ 32, L_0x55a5166ef840, v0x55a5166d4ee0_0, L_0x55a5166ef6b0, C4<>;
L_0x55a5166efac0 .functor MUXZ 32, L_0x55a5166ef980, v0x55a5166d4a40_0, L_0x55a5166ef5c0, C4<>;
S_0x55a5166cded0 .scope module, "mux_alu_src" "mux21" 4 183, 14 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "f";
P_0x55a5166ce0b0 .param/l "N" 0 14 2, +C4<00000000000000000000000000100000>;
v0x55a5166ce1e0_0 .net "a", 31 0, L_0x55a5166eee20;  alias, 1 drivers
v0x55a5166ce2f0_0 .net "b", 31 0, v0x55a5166d1c60_0;  alias, 1 drivers
v0x55a5166ce3c0_0 .net "f", 31 0, L_0x55a5166eef50;  alias, 1 drivers
v0x55a5166ce4c0_0 .net "sel", 0 0, v0x55a5166d1860_0;  alias, 1 drivers
L_0x55a5166eef50 .functor MUXZ 32, L_0x55a5166eee20, v0x55a5166d1c60_0, v0x55a5166d1860_0, C4<>;
S_0x55a5166ce5f0 .scope module, "mux_pc_src" "mux21" 4 78, 14 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "f";
P_0x55a5166ce7d0 .param/l "N" 0 14 2, +C4<00000000000000000000000000100000>;
v0x55a5166ce8a0_0 .net "a", 31 0, v0x55a5166cf200_0;  alias, 1 drivers
v0x55a5166ce9a0_0 .net "b", 31 0, v0x55a5166c5ed0_0;  alias, 1 drivers
v0x55a5166cea90_0 .net "f", 31 0, L_0x55a5166ec520;  alias, 1 drivers
v0x55a5166ceb60_0 .net "sel", 0 0, L_0x55a5166edf70;  alias, 1 drivers
L_0x55a5166ec520 .functor MUXZ 32, v0x55a5166cf200_0, v0x55a5166c5ed0_0, L_0x55a5166edf70, C4<>;
S_0x55a5166cecc0 .scope module, "pc_adder" "adder" 4 100, 6 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
P_0x55a5166ceea0 .param/l "N" 0 6 2, +C4<00000000000000000000000000100000>;
v0x55a5166cf030_0 .net "in1", 31 0, v0x55a5166cf9e0_0;  alias, 1 drivers
L_0x7fbcf6be61c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55a5166cf140_0 .net "in2", 31 0, L_0x7fbcf6be61c8;  1 drivers
v0x55a5166cf200_0 .var "out", 31 0;
E_0x55a5166cefb0 .event edge, v0x55a5166cac70_0, v0x55a5166cf140_0;
S_0x55a5166cf360 .scope module, "prog_counter" "pc" 4 86, 15 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "StallF";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "pc_out";
P_0x55a5166cf540 .param/l "N" 0 15 2, +C4<00000000000000000000000000100000>;
v0x55a5166cf720_0 .net "StallF", 0 0, L_0x55a5166ebed0;  alias, 1 drivers
v0x55a5166cf810_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166cf8e0_0 .net "pc_in", 31 0, L_0x55a5166ec520;  alias, 1 drivers
v0x55a5166cf9e0_0 .var "pc_out", 31 0;
v0x55a5166cfad0_0 .net "reset", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
E_0x55a5166cf6c0 .event posedge, v0x55a5166c7af0_0, v0x55a5166c7890_0;
S_0x55a5166cfc00 .scope module, "reg_ex_mem" "register_ex_mem" 4 205, 16 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "ALUResultE";
    .port_info 3 /INPUT 32 "WriteDataE";
    .port_info 4 /INPUT 32 "PCPlus4E";
    .port_info 5 /INPUT 5 "RdE";
    .port_info 6 /INPUT 1 "RegWriteE";
    .port_info 7 /INPUT 2 "ResultSrcE";
    .port_info 8 /INPUT 1 "MemWriteE";
    .port_info 9 /OUTPUT 32 "ALUResultM";
    .port_info 10 /OUTPUT 32 "WriteDataM";
    .port_info 11 /OUTPUT 32 "PCPlus4M";
    .port_info 12 /OUTPUT 5 "RdM";
    .port_info 13 /OUTPUT 1 "RegWriteM";
    .port_info 14 /OUTPUT 2 "ResultSrcM";
    .port_info 15 /OUTPUT 1 "MemWriteM";
v0x55a5166cff70_0 .net "ALUResultE", 31 0, v0x55a5166ac490_0;  alias, 1 drivers
v0x55a5166d0050_0 .var "ALUResultM", 31 0;
v0x55a5166d00f0_0 .net "MemWriteE", 0 0, v0x55a5166d1f10_0;  alias, 1 drivers
v0x55a5166d01c0_0 .var "MemWriteM", 0 0;
v0x55a5166d0290_0 .net "PCPlus4E", 31 0, v0x55a5166d21f0_0;  alias, 1 drivers
v0x55a5166d03a0_0 .var "PCPlus4M", 31 0;
v0x55a5166d0480_0 .net "RdE", 4 0, v0x55a5166d27d0_0;  alias, 1 drivers
v0x55a5166d0540_0 .var "RdM", 4 0;
v0x55a5166d0610_0 .net "RegWriteE", 0 0, v0x55a5166d2980_0;  alias, 1 drivers
v0x55a5166d0740_0 .var "RegWriteM", 0 0;
v0x55a5166d0810_0 .net "ResultSrcE", 1 0, v0x55a5166d2b20_0;  alias, 1 drivers
v0x55a5166d08e0_0 .var "ResultSrcM", 1 0;
v0x55a5166d09a0_0 .net "WriteDataE", 31 0, L_0x55a5166eee20;  alias, 1 drivers
v0x55a5166d0a60_0 .var "WriteDataM", 31 0;
v0x55a5166d0b20_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166d0c10_0 .net "reset", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
S_0x55a5166d0f70 .scope module, "reg_id_ex" "register_id_ex" 4 141, 17 2 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "FlushE";
    .port_info 3 /INPUT 32 "PCD";
    .port_info 4 /INPUT 32 "PCPlus4D";
    .port_info 5 /INPUT 32 "RD1D";
    .port_info 6 /INPUT 32 "RD2D";
    .port_info 7 /INPUT 32 "ImmExtD";
    .port_info 8 /INPUT 5 "Rs1D";
    .port_info 9 /INPUT 5 "Rs2D";
    .port_info 10 /INPUT 5 "RdD";
    .port_info 11 /INPUT 3 "funct3D";
    .port_info 12 /INPUT 7 "funct7D";
    .port_info 13 /INPUT 1 "RegWriteD";
    .port_info 14 /INPUT 2 "ResultSrcD";
    .port_info 15 /INPUT 1 "MemWriteD";
    .port_info 16 /INPUT 1 "JumpD";
    .port_info 17 /INPUT 1 "BranchD";
    .port_info 18 /INPUT 3 "ALUControlD";
    .port_info 19 /INPUT 1 "ALUSrcD";
    .port_info 20 /OUTPUT 32 "PCE";
    .port_info 21 /OUTPUT 32 "PCPlus4E";
    .port_info 22 /OUTPUT 32 "RD1E";
    .port_info 23 /OUTPUT 32 "RD2E";
    .port_info 24 /OUTPUT 32 "ImmExtE";
    .port_info 25 /OUTPUT 5 "Rs1E";
    .port_info 26 /OUTPUT 5 "Rs2E";
    .port_info 27 /OUTPUT 5 "RdE";
    .port_info 28 /OUTPUT 3 "funct3E";
    .port_info 29 /OUTPUT 7 "funct7E";
    .port_info 30 /OUTPUT 1 "RegWriteE";
    .port_info 31 /OUTPUT 2 "ResultSrcE";
    .port_info 32 /OUTPUT 1 "MemWriteE";
    .port_info 33 /OUTPUT 1 "JumpE";
    .port_info 34 /OUTPUT 1 "BranchE";
    .port_info 35 /OUTPUT 3 "ALUControlE";
    .port_info 36 /OUTPUT 1 "ALUSrcE";
v0x55a5166d15e0_0 .net "ALUControlD", 2 0, v0x55a5166c6210_0;  alias, 1 drivers
v0x55a5166d16c0_0 .var "ALUControlE", 2 0;
v0x55a5166d1760_0 .net "ALUSrcD", 0 0, v0x55a5166c62f0_0;  alias, 1 drivers
v0x55a5166d1860_0 .var "ALUSrcE", 0 0;
v0x55a5166d1930_0 .net "BranchD", 0 0, v0x55a5166c63b0_0;  alias, 1 drivers
v0x55a5166d1a20_0 .var "BranchE", 0 0;
v0x55a5166d1ac0_0 .net "FlushE", 0 0, L_0x55a5166ec200;  alias, 1 drivers
v0x55a5166d1b90_0 .net "ImmExtD", 31 0, v0x55a5166ca0a0_0;  alias, 1 drivers
v0x55a5166d1c60_0 .var "ImmExtE", 31 0;
v0x55a5166d1d00_0 .net "JumpD", 0 0, v0x55a5166c6530_0;  alias, 1 drivers
v0x55a5166d1da0_0 .var "JumpE", 0 0;
v0x55a5166d1e40_0 .net "MemWriteD", 0 0, v0x55a5166c6640_0;  alias, 1 drivers
v0x55a5166d1f10_0 .var "MemWriteE", 0 0;
v0x55a5166d1fe0_0 .net "PCD", 31 0, v0x55a5166d3d20_0;  alias, 1 drivers
v0x55a5166d2080_0 .var "PCE", 31 0;
v0x55a5166d2150_0 .net "PCPlus4D", 31 0, v0x55a5166d3ec0_0;  alias, 1 drivers
v0x55a5166d21f0_0 .var "PCPlus4E", 31 0;
v0x55a5166d23d0_0 .net "RD1D", 31 0, L_0x55a5166ecfc0;  alias, 1 drivers
v0x55a5166d2470_0 .var "RD1E", 31 0;
v0x55a5166d2560_0 .net "RD2D", 31 0, L_0x55a5166ed640;  alias, 1 drivers
v0x55a5166d2620_0 .var "RD2E", 31 0;
v0x55a5166d2710_0 .net "RdD", 4 0, L_0x55a5166edc00;  1 drivers
v0x55a5166d27d0_0 .var "RdE", 4 0;
v0x55a5166d28e0_0 .net "RegWriteD", 0 0, v0x55a5166c6700_0;  alias, 1 drivers
v0x55a5166d2980_0 .var "RegWriteE", 0 0;
v0x55a5166d2a50_0 .net "ResultSrcD", 1 0, v0x55a5166c67c0_0;  alias, 1 drivers
v0x55a5166d2b20_0 .var "ResultSrcE", 1 0;
v0x55a5166d2c10_0 .net "Rs1D", 4 0, L_0x55a5166eda70;  1 drivers
v0x55a5166d2cd0_0 .var "Rs1E", 4 0;
v0x55a5166d2d90_0 .net "Rs2D", 4 0, L_0x55a5166edb60;  1 drivers
v0x55a5166d2e50_0 .var "Rs2E", 4 0;
v0x55a5166d2f40_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166d2fe0_0 .net "funct3D", 2 0, L_0x55a5166edd00;  1 drivers
v0x55a5166d30a0_0 .var "funct3E", 2 0;
v0x55a5166d3180_0 .net "funct7D", 6 0, L_0x55a5166edda0;  1 drivers
v0x55a5166d3260_0 .var "funct7E", 6 0;
v0x55a5166d3340_0 .net "reset", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
S_0x55a5166d3880 .scope module, "reg_if_id" "register_if_id" 4 106, 18 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "StallD";
    .port_info 3 /INPUT 1 "FlushD";
    .port_info 4 /INPUT 32 "PCF";
    .port_info 5 /INPUT 32 "PCPlus4F";
    .port_info 6 /INPUT 32 "RD";
    .port_info 7 /OUTPUT 32 "PCD";
    .port_info 8 /OUTPUT 32 "PCPlus4D";
    .port_info 9 /OUTPUT 32 "InstrD";
v0x55a5166d3b60_0 .net "FlushD", 0 0, L_0x55a5166ec190;  alias, 1 drivers
v0x55a5166d3c50_0 .var "InstrD", 31 0;
v0x55a5166d3d20_0 .var "PCD", 31 0;
v0x55a5166d3e20_0 .net "PCF", 31 0, v0x55a5166cf9e0_0;  alias, 1 drivers
v0x55a5166d3ec0_0 .var "PCPlus4D", 31 0;
v0x55a5166d3fb0_0 .net "PCPlus4F", 31 0, v0x55a5166cf200_0;  alias, 1 drivers
v0x55a5166d40a0_0 .net "RD", 31 0, L_0x55a5166ec880;  alias, 1 drivers
v0x55a5166d4160_0 .net "StallD", 0 0, L_0x55a5166ec060;  alias, 1 drivers
v0x55a5166d4230_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166d42d0_0 .net "reset", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
S_0x55a5166d4560 .scope module, "reg_mem_wb" "register_mem_wb" 4 230, 19 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWriteM";
    .port_info 3 /INPUT 2 "ResultSrcM";
    .port_info 4 /INPUT 32 "ALUResultM";
    .port_info 5 /INPUT 32 "RD";
    .port_info 6 /INPUT 32 "PCPlus4M";
    .port_info 7 /INPUT 5 "RdM";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ResultSrcW";
    .port_info 10 /OUTPUT 32 "ALUResultW";
    .port_info 11 /OUTPUT 32 "ReadDataW";
    .port_info 12 /OUTPUT 32 "PCPlus4W";
    .port_info 13 /OUTPUT 5 "RdW";
v0x55a5166d48d0_0 .net "ALUResultM", 31 0, v0x55a5166d0050_0;  alias, 1 drivers
v0x55a5166d4a40_0 .var "ALUResultW", 31 0;
v0x55a5166d4b30_0 .net "PCPlus4M", 31 0, v0x55a5166d03a0_0;  alias, 1 drivers
v0x55a5166d4c30_0 .var "PCPlus4W", 31 0;
v0x55a5166d4d00_0 .net "RD", 31 0, L_0x55a5166ef500;  alias, 1 drivers
v0x55a5166d4da0_0 .net "RdM", 4 0, v0x55a5166d0540_0;  alias, 1 drivers
v0x55a5166d4e40_0 .var "RdW", 4 0;
v0x55a5166d4ee0_0 .var "ReadDataW", 31 0;
v0x55a5166d4fb0_0 .net "RegWriteM", 0 0, v0x55a5166d0740_0;  alias, 1 drivers
v0x55a5166d50e0_0 .var "RegWriteW", 0 0;
v0x55a5166d5180_0 .net "ResultSrcM", 1 0, v0x55a5166d08e0_0;  alias, 1 drivers
v0x55a5166d5250_0 .var "ResultSrcW", 1 0;
v0x55a5166d5320_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166d53c0_0 .net "reset", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
S_0x55a5166d5660 .scope module, "rf" "Reg_Bank" 4 126, 20 1 0, S_0x55a51669f270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "WE3";
    .port_info 3 /INPUT 5 "A1";
    .port_info 4 /INPUT 5 "A2";
    .port_info 5 /INPUT 5 "A3";
    .port_info 6 /INPUT 32 "WD3";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0x55a5166d5920_0 .net "A1", 4 0, L_0x55a5166ed7e0;  1 drivers
v0x55a5166d5a20_0 .net "A2", 4 0, L_0x55a5166ed9d0;  1 drivers
v0x55a5166d5b00_0 .net "A3", 4 0, v0x55a5166d4e40_0;  alias, 1 drivers
v0x55a5166d5c20_0 .net "RD1", 31 0, L_0x55a5166ecfc0;  alias, 1 drivers
v0x55a5166d5ce0_0 .net "RD2", 31 0, L_0x55a5166ed640;  alias, 1 drivers
v0x55a5166d5dd0_0 .net "WD3", 31 0, L_0x55a5166efac0;  alias, 1 drivers
v0x55a5166d5e70_0 .net "WE3", 0 0, v0x55a5166d50e0_0;  alias, 1 drivers
v0x55a5166d5f60_0 .net *"_ivl_0", 31 0, L_0x55a5166ecb20;  1 drivers
v0x55a5166d6040_0 .net *"_ivl_10", 31 0, L_0x55a5166ecd90;  1 drivers
v0x55a5166d61b0_0 .net *"_ivl_12", 6 0, L_0x55a5166ece30;  1 drivers
L_0x7fbcf6be62e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6290_0 .net *"_ivl_15", 1 0, L_0x7fbcf6be62e8;  1 drivers
v0x55a5166d6370_0 .net *"_ivl_18", 31 0, L_0x55a5166ed150;  1 drivers
L_0x7fbcf6be6330 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6450_0 .net *"_ivl_21", 26 0, L_0x7fbcf6be6330;  1 drivers
L_0x7fbcf6be6378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6530_0 .net/2u *"_ivl_22", 31 0, L_0x7fbcf6be6378;  1 drivers
v0x55a5166d6610_0 .net *"_ivl_24", 0 0, L_0x55a5166ed280;  1 drivers
L_0x7fbcf6be63c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166d66d0_0 .net/2u *"_ivl_26", 31 0, L_0x7fbcf6be63c0;  1 drivers
v0x55a5166d67b0_0 .net *"_ivl_28", 31 0, L_0x55a5166ed3c0;  1 drivers
L_0x7fbcf6be6210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6890_0 .net *"_ivl_3", 26 0, L_0x7fbcf6be6210;  1 drivers
v0x55a5166d6970_0 .net *"_ivl_30", 6 0, L_0x55a5166ed4b0;  1 drivers
L_0x7fbcf6be6408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6a50_0 .net *"_ivl_33", 1 0, L_0x7fbcf6be6408;  1 drivers
L_0x7fbcf6be6258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6b30_0 .net/2u *"_ivl_4", 31 0, L_0x7fbcf6be6258;  1 drivers
v0x55a5166d6c10_0 .net *"_ivl_6", 0 0, L_0x55a5166ecca0;  1 drivers
L_0x7fbcf6be62a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55a5166d6cd0_0 .net/2u *"_ivl_8", 31 0, L_0x7fbcf6be62a0;  1 drivers
v0x55a5166d6db0_0 .net "clk", 0 0, v0x55a5166db700_0;  alias, 1 drivers
v0x55a5166d6e50_0 .var/2s "i", 31 0;
v0x55a5166d6f30 .array "mem", 0 31, 31 0;
v0x55a5166d6ff0_0 .net "rst", 0 0, v0x55a5166db7a0_0;  alias, 1 drivers
L_0x55a5166ecb20 .concat [ 5 27 0 0], L_0x55a5166ed7e0, L_0x7fbcf6be6210;
L_0x55a5166ecca0 .cmp/eq 32, L_0x55a5166ecb20, L_0x7fbcf6be6258;
L_0x55a5166ecd90 .array/port v0x55a5166d6f30, L_0x55a5166ece30;
L_0x55a5166ece30 .concat [ 5 2 0 0], L_0x55a5166ed7e0, L_0x7fbcf6be62e8;
L_0x55a5166ecfc0 .functor MUXZ 32, L_0x55a5166ecd90, L_0x7fbcf6be62a0, L_0x55a5166ecca0, C4<>;
L_0x55a5166ed150 .concat [ 5 27 0 0], L_0x55a5166ed9d0, L_0x7fbcf6be6330;
L_0x55a5166ed280 .cmp/eq 32, L_0x55a5166ed150, L_0x7fbcf6be6378;
L_0x55a5166ed3c0 .array/port v0x55a5166d6f30, L_0x55a5166ed4b0;
L_0x55a5166ed4b0 .concat [ 5 2 0 0], L_0x55a5166ed9d0, L_0x7fbcf6be6408;
L_0x55a5166ed640 .functor MUXZ 32, L_0x55a5166ed3c0, L_0x7fbcf6be63c0, L_0x55a5166ed280, C4<>;
    .scope S_0x55a5166c7c70;
T_0 ;
Ewait_0 .event/or E_0x55a5166844b0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c7fd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c80d0_0, 0, 2;
    %load/vec4 v0x55a5166c8350_0;
    %load/vec4 v0x55a5166c81b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c81b0_0;
    %load/vec4 v0x55a5166c8520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a5166c7fd0_0, 0, 2;
T_0.0 ;
    %load/vec4 v0x55a5166c8350_0;
    %load/vec4 v0x55a5166c81b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c81b0_0;
    %load/vec4 v0x55a5166c8600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a5166c80d0_0, 0, 2;
T_0.2 ;
    %load/vec4 v0x55a5166c8460_0;
    %load/vec4 v0x55a5166c8270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c8270_0;
    %load/vec4 v0x55a5166c8520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c8350_0;
    %load/vec4 v0x55a5166c81b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c81b0_0;
    %load/vec4 v0x55a5166c8520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a5166c7fd0_0, 0, 2;
T_0.4 ;
    %load/vec4 v0x55a5166c8460_0;
    %load/vec4 v0x55a5166c8270_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c8270_0;
    %load/vec4 v0x55a5166c8600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c8350_0;
    %load/vec4 v0x55a5166c81b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55a5166c81b0_0;
    %load/vec4 v0x55a5166c8600_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a5166c80d0_0, 0, 2;
T_0.6 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55a5166cf360;
T_1 ;
    %wait E_0x55a5166cf6c0;
    %load/vec4 v0x55a5166cfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166cf9e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55a5166cf720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55a5166cf8e0_0;
    %assign/vec4 v0x55a5166cf9e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55a5166ca380;
T_2 ;
    %vpi_call/w 12 13 "$readmemh", "module/Programa1.hex", v0x55a5166ca7b0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55a5166cecc0;
T_3 ;
Ewait_1 .event/or E_0x55a5166cefb0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55a5166cf030_0;
    %load/vec4 v0x55a5166cf140_0;
    %add;
    %store/vec4 v0x55a5166cf200_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55a5166d3880;
T_4 ;
    %wait E_0x55a5166cf6c0;
    %load/vec4 v0x55a5166d42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d3d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d3ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d3c50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a5166d3b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d3d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d3ec0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d3c50_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55a5166d4160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55a5166d3e20_0;
    %assign/vec4 v0x55a5166d3d20_0, 0;
    %load/vec4 v0x55a5166d3fb0_0;
    %assign/vec4 v0x55a5166d3ec0_0, 0;
    %load/vec4 v0x55a5166d40a0_0;
    %assign/vec4 v0x55a5166d3c50_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a5166c6010;
T_5 ;
Ewait_2 .event/or E_0x55a516645af0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c63b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %load/vec4 v0x55a5166c6a60_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c63b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %load/vec4 v0x55a5166c68a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %jmp T_5.17;
T_5.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.10 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %load/vec4 v0x55a5166c68a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %jmp T_5.26;
T_5.18 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.19 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.20 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.21 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.22 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.23 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.24 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.25 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %jmp T_5.26;
T_5.26 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c63b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6530_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c6530_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55a5166c67c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166c62f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55a5166c6210_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a5166c6450_0, 0, 2;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55a5166d5660;
T_6 ;
    %wait E_0x55a516684d40;
    %load/vec4 v0x55a5166d6ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5166d6e50_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55a5166d6e50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55a5166d6e50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a5166d6f30, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55a5166d6e50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55a5166d6e50_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55a5166d5e70_0;
    %load/vec4 v0x55a5166d5b00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55a5166d5dd0_0;
    %load/vec4 v0x55a5166d5b00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a5166d6f30, 0, 4;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55a5166c9e20;
T_7 ;
Ewait_3 .event/or E_0x55a5166b70a0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55a5166ca1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5166ca0a0_0, 0, 32;
    %jmp T_7.5;
T_7.0 ;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a5166ca0a0_0, 0, 32;
    %jmp T_7.5;
T_7.1 ;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55a5166ca0a0_0, 0, 32;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a5166ca0a0_0, 0, 32;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55a5166ca260_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55a5166ca0a0_0, 0, 32;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55a5166d0f70;
T_8 ;
    %wait E_0x55a5166cf6c0;
    %load/vec4 v0x55a5166d3340_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55a5166d1ac0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_8.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d2080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d21f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d2470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d2620_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d1c60_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a5166d2cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a5166d2e50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a5166d27d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a5166d30a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55a5166d3260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d2980_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a5166d2b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d1f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d1a20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55a5166d16c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d1860_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55a5166d1fe0_0;
    %assign/vec4 v0x55a5166d2080_0, 0;
    %load/vec4 v0x55a5166d2150_0;
    %assign/vec4 v0x55a5166d21f0_0, 0;
    %load/vec4 v0x55a5166d23d0_0;
    %assign/vec4 v0x55a5166d2470_0, 0;
    %load/vec4 v0x55a5166d2560_0;
    %assign/vec4 v0x55a5166d2620_0, 0;
    %load/vec4 v0x55a5166d1b90_0;
    %assign/vec4 v0x55a5166d1c60_0, 0;
    %load/vec4 v0x55a5166d2c10_0;
    %assign/vec4 v0x55a5166d2cd0_0, 0;
    %load/vec4 v0x55a5166d2d90_0;
    %assign/vec4 v0x55a5166d2e50_0, 0;
    %load/vec4 v0x55a5166d2710_0;
    %assign/vec4 v0x55a5166d27d0_0, 0;
    %load/vec4 v0x55a5166d2fe0_0;
    %assign/vec4 v0x55a5166d30a0_0, 0;
    %load/vec4 v0x55a5166d3180_0;
    %assign/vec4 v0x55a5166d3260_0, 0;
    %load/vec4 v0x55a5166d28e0_0;
    %assign/vec4 v0x55a5166d2980_0, 0;
    %load/vec4 v0x55a5166d2a50_0;
    %assign/vec4 v0x55a5166d2b20_0, 0;
    %load/vec4 v0x55a5166d1e40_0;
    %assign/vec4 v0x55a5166d1f10_0, 0;
    %load/vec4 v0x55a5166d1d00_0;
    %assign/vec4 v0x55a5166d1da0_0, 0;
    %load/vec4 v0x55a5166d1930_0;
    %assign/vec4 v0x55a5166d1a20_0, 0;
    %load/vec4 v0x55a5166d15e0_0;
    %assign/vec4 v0x55a5166d16c0_0, 0;
    %load/vec4 v0x55a5166d1760_0;
    %assign/vec4 v0x55a5166d1860_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55a516697a10;
T_9 ;
Ewait_4 .event/or E_0x55a5165dc3c0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %load/vec4 v0x55a5166aff10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.9;
T_9.0 ;
    %load/vec4 v0x55a51668cbd0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55a51669e9a0_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %sub;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %add;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
T_9.11 ;
    %jmp T_9.9;
T_9.1 ;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.9;
T_9.2 ;
    %load/vec4 v0x55a51668cbd0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.12, 4;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.15, 8;
T_9.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.15, 8;
 ; End of false expr.
    %blend;
T_9.15;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x55a5166ac3f0_0;
    %load/vec4 v0x55a51669ea40_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
T_9.13 ;
    %jmp T_9.9;
T_9.3 ;
    %load/vec4 v0x55a51668cbd0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.18, 4;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.19;
T_9.18 ;
    %load/vec4 v0x55a5166ac3f0_0;
    %load/vec4 v0x55a51669ea40_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_9.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.23, 8;
T_9.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.23, 8;
 ; End of false expr.
    %blend;
T_9.23;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
T_9.19 ;
    %jmp T_9.9;
T_9.4 ;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %xor;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.9;
T_9.5 ;
    %load/vec4 v0x55a51669e9a0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.24, 4;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
T_9.25 ;
    %jmp T_9.9;
T_9.6 ;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %or;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.9;
T_9.7 ;
    %load/vec4 v0x55a51669ea40_0;
    %load/vec4 v0x55a5166ac3f0_0;
    %and;
    %store/vec4 v0x55a5166ac490_0, 0, 32;
    %jmp T_9.9;
T_9.9 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55a5166c59c0;
T_10 ;
Ewait_5 .event/or E_0x55a5165f2270, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x55a5166c5cf0_0;
    %load/vec4 v0x55a5166c5df0_0;
    %add;
    %store/vec4 v0x55a5166c5ed0_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55a5166cfc00;
T_11 ;
    %wait E_0x55a5166cf6c0;
    %load/vec4 v0x55a5166d0c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d0050_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d0a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d03a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a5166d0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d0740_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a5166d08e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d01c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55a5166cff70_0;
    %assign/vec4 v0x55a5166d0050_0, 0;
    %load/vec4 v0x55a5166d09a0_0;
    %assign/vec4 v0x55a5166d0a60_0, 0;
    %load/vec4 v0x55a5166d0290_0;
    %assign/vec4 v0x55a5166d03a0_0, 0;
    %load/vec4 v0x55a5166d0480_0;
    %assign/vec4 v0x55a5166d0540_0, 0;
    %load/vec4 v0x55a5166d0610_0;
    %assign/vec4 v0x55a5166d0740_0, 0;
    %load/vec4 v0x55a5166d0810_0;
    %assign/vec4 v0x55a5166d08e0_0, 0;
    %load/vec4 v0x55a5166d00f0_0;
    %assign/vec4 v0x55a5166d01c0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55a5166c6ca0;
T_12 ;
    %wait E_0x55a516684d40;
    %load/vec4 v0x55a5166c7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a5166c7950_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x55a5166c7950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55a5166c7950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a5166c7a30, 0, 4;
    %load/vec4 v0x55a5166c7950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a5166c7950_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55a5166c7400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x55a5166c7310_0;
    %load/vec4 v0x55a5166c7130_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a5166c7a30, 0, 4;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55a5166d4560;
T_13 ;
    %wait E_0x55a5166cf6c0;
    %load/vec4 v0x55a5166d53c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a5166d50e0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a5166d5250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d4a40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d4ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55a5166d4c30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55a5166d4e40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55a5166d4fb0_0;
    %assign/vec4 v0x55a5166d50e0_0, 0;
    %load/vec4 v0x55a5166d5180_0;
    %assign/vec4 v0x55a5166d5250_0, 0;
    %load/vec4 v0x55a5166d48d0_0;
    %assign/vec4 v0x55a5166d4a40_0, 0;
    %load/vec4 v0x55a5166d4d00_0;
    %assign/vec4 v0x55a5166d4ee0_0, 0;
    %load/vec4 v0x55a5166d4b30_0;
    %assign/vec4 v0x55a5166d4c30_0, 0;
    %load/vec4 v0x55a5166d4da0_0;
    %assign/vec4 v0x55a5166d4e40_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55a51669f520;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166db700_0, 0, 1;
T_14.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55a5166db700_0;
    %inv;
    %store/vec4 v0x55a5166db700_0, 0, 1;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0x55a51669f520;
T_15 ;
    %vpi_call/w 3 28 "$dumpfile", "cpu_multiciclo_tb.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55a51669f520 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a5166db7a0_0, 0, 1;
    %vpi_call/w 3 33 "$display", "Iniciando simulacion..." {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a5166db7a0_0, 0, 1;
    %vpi_call/w 3 38 "$display", "Reset liberado. CPU corriendo." {0 0 0};
    %delay 500000, 0;
    %vpi_call/w 3 44 "$display", "Simulacion finalizada." {0 0 0};
    %vpi_call/w 3 45 "$stop" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x55a51669f520;
T_16 ;
    %wait E_0x55a5165f2230;
    %load/vec4 v0x55a5166db7a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %vpi_call/w 3 51 "$display", "Time: %0t | PC: %h | WB Result: %h", $time, v0x55a5166db5c0_0, v0x55a5166db660_0 {0 0 0};
T_16.0 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_cpu_multiciclo.sv";
    "module/cpu.sv";
    "module/ALU.sv";
    "module/adder.sv";
    "module/control_unit.sv";
    "module/data_memory.sv";
    "module/Forwarding_unit.sv";
    "module/Hazard_det_unit.sv";
    "module/ImmGen.sv";
    "module/instruction_memory.sv";
    "module/mux31.sv";
    "module/mux21.sv";
    "module/pc.sv";
    "module/register_ex_mem.sv";
    "module/register_id_ex.sv";
    "module/register_if_id.sv";
    "module/register_mem_wb.sv";
    "module/register_bank.sv";
