;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -507, @-920
	CMP -507, @-920
	JMZ 210, 30
	JMZ 210, 30
	CMP @121, 106
	MOV -817, <-20
	MOV -817, <-20
	SUB 12, @10
	SUB -7, <-420
	SUB -7, <-20
	SLT 700, 600
	SUB 0, -1
	CMP @121, 103
	SUB -7, <-670
	SPL 0, #2
	SUB -7, <-420
	SUB #72, @200
	SUB <122, 160
	CMP @127, 100
	SUB 700, 600
	SLT 700, 600
	SUB @121, 106
	SUB @121, 106
	MOV -817, <20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	JMZ -857, @-22
	SLT 700, 600
	SLT 700, 600
	CMP @121, 106
	DJN <827, #106
	CMP 700, 600
	JMZ -1, @-20
	JMZ -1, @-20
	JMP @172, #200
	MOV -7, <-20
	SUB @127, @106
	SUB @127, @106
	CMP 700, 600
	CMP -507, @-920
	CMP -7, <-420
	JMP @12, #201
	MOV -1, <-20
	CMP -7, <-420
	CMP -7, <-420
	MOV -409, <-20
	CMP @127, 100
