/*
 * Copyright (C) 2020 UNISOC Technologies Co., Ltd.
 *
 * This file is dual-licensed: you can use it either under the terms
 * of the GPL or the X11 license, at your option. Note that this dual
 * licensing only applies to this file, and not this project as a
 * whole.
 *
 ********************************************************************
 * Auto generated c code from ASIC Documentation, PLEASE DONOT EDIT *
 ********************************************************************
 */

#ifndef _UMP9621_GLB_H
#define _UMP9621_GLB_H

#define CTL_UMP9621_BASE_ANA_GLB		ANA_UMP9621_REGS_GLB_BASE

#define REG_ANA_UMP9621_CHIP_ID_LOW                         (CTL_UMP9621_BASE_ANA_GLB +  0x0000)
#define REG_ANA_UMP9621_CHIP_ID_HIGH                        (CTL_UMP9621_BASE_ANA_GLB +  0x0004)
#define REG_ANA_UMP9621_MODULE_EN0                          (CTL_UMP9621_BASE_ANA_GLB +  0x0008)
#define REG_ANA_UMP9621_RESERVED_REG27                      (CTL_UMP9621_BASE_ANA_GLB +  0x000C)
#define REG_ANA_UMP9621_RTC_CLK_EN0                         (CTL_UMP9621_BASE_ANA_GLB +  0x0010)
#define REG_ANA_UMP9621_SOFT_RST0                           (CTL_UMP9621_BASE_ANA_GLB +  0x0014)
#define REG_ANA_UMP9621_RESERVED_REG28                      (CTL_UMP9621_BASE_ANA_GLB +  0x0018)
#define REG_ANA_UMP9621_POWER_PD_SW                         (CTL_UMP9621_BASE_ANA_GLB +  0x001C)
#define REG_ANA_UMP9621_RESERVED_REG29                      (CTL_UMP9621_BASE_ANA_GLB +  0x0020)
#define REG_ANA_UMP9621_RESERVED_REG30                      (CTL_UMP9621_BASE_ANA_GLB +  0x0024)
#define REG_ANA_UMP9621_RESERVED_REG0                       (CTL_UMP9621_BASE_ANA_GLB +  0x0028)
#define REG_ANA_UMP9621_ADI_ACK_BIT_OPT_CTRL                (CTL_UMP9621_BASE_ANA_GLB +  0x002C)
#define REG_ANA_UMP9621_RESERVED_REG2                       (CTL_UMP9621_BASE_ANA_GLB +  0x0030)
#define REG_ANA_UMP9621_RESERVED_REG3                       (CTL_UMP9621_BASE_ANA_GLB +  0x0034)
#define REG_ANA_UMP9621_DCDC_CPU0_REG0                      (CTL_UMP9621_BASE_ANA_GLB +  0x0038)
#define REG_ANA_UMP9621_DCDC_CPU0_REG1                      (CTL_UMP9621_BASE_ANA_GLB +  0x003C)
#define REG_ANA_UMP9621_DCDC_CPU0_REG2                      (CTL_UMP9621_BASE_ANA_GLB +  0x0040)
#define REG_ANA_UMP9621_DCDC_CPU0_VOL                       (CTL_UMP9621_BASE_ANA_GLB +  0x0044)
#define REG_ANA_UMP9621_DCDC_MODEM_REG0                     (CTL_UMP9621_BASE_ANA_GLB +  0x0048)
#define REG_ANA_UMP9621_DCDC_MODEM_REG1                     (CTL_UMP9621_BASE_ANA_GLB +  0x004C)
#define REG_ANA_UMP9621_DCDC_MODEM_REG2                     (CTL_UMP9621_BASE_ANA_GLB +  0x0050)
#define REG_ANA_UMP9621_DCDC_MODEM_VOL                      (CTL_UMP9621_BASE_ANA_GLB +  0x0054)
#define REG_ANA_UMP9621_STEP_CLK_CTRL                       (CTL_UMP9621_BASE_ANA_GLB +  0x0058)
#define REG_ANA_UMP9621_RESERVED_REG5                       (CTL_UMP9621_BASE_ANA_GLB +  0x005C)
#define REG_ANA_UMP9621_DCDC_CTRL                           (CTL_UMP9621_BASE_ANA_GLB +  0x0060)
#define REG_ANA_UMP9621_DCDC_CLK_CTRL                       (CTL_UMP9621_BASE_ANA_GLB +  0x0064)
#define REG_ANA_UMP9621_DCDC_SRAM2_REG0                     (CTL_UMP9621_BASE_ANA_GLB +  0x0068)
#define REG_ANA_UMP9621_DCDC_SRAM2_REG1                     (CTL_UMP9621_BASE_ANA_GLB +  0x006C)
#define REG_ANA_UMP9621_DCDC_SRAM2_REG2                     (CTL_UMP9621_BASE_ANA_GLB +  0x0070)
#define REG_ANA_UMP9621_DCDC_SRAM2_VOL                      (CTL_UMP9621_BASE_ANA_GLB +  0x0074)
#define REG_ANA_UMP9621_DCDC_SRAM2_SLP_CTRL0                (CTL_UMP9621_BASE_ANA_GLB +  0x0078)
#define REG_ANA_UMP9621_DCDC_SRAM2_SLP_CTRL1                (CTL_UMP9621_BASE_ANA_GLB +  0x007C)
#define REG_ANA_UMP9621_RESERVED_REG4                       (CTL_UMP9621_BASE_ANA_GLB +  0x0080)
#define REG_ANA_UMP9621_DCDC_POWER_ON_STEP_SEL_CTRL         (CTL_UMP9621_BASE_ANA_GLB +  0x0084)
#define REG_ANA_UMP9621_SLP_PD_CTRL                         (CTL_UMP9621_BASE_ANA_GLB +  0x0088)
#define REG_ANA_UMP9621_WAKEUP_CTRL                         (CTL_UMP9621_BASE_ANA_GLB +  0x008C)
#define REG_ANA_UMP9621_LP_EN_CTRL                          (CTL_UMP9621_BASE_ANA_GLB +  0x0090)
#define REG_ANA_UMP9621_RESERVED_REG14                      (CTL_UMP9621_BASE_ANA_GLB +  0x0094)
#define REG_ANA_UMP9621_RESERVED_REG15                      (CTL_UMP9621_BASE_ANA_GLB +  0x0098)
#define REG_ANA_UMP9621_RESERVED_REG16                      (CTL_UMP9621_BASE_ANA_GLB +  0x009C)
#define REG_ANA_UMP9621_RESERVED_REG17                      (CTL_UMP9621_BASE_ANA_GLB +  0x00A0)
#define REG_ANA_UMP9621_RESERVED_REG31                      (CTL_UMP9621_BASE_ANA_GLB +  0x00A4)
#define REG_ANA_UMP9621_SLP_CTRL                            (CTL_UMP9621_BASE_ANA_GLB +  0x00A8)
#define REG_ANA_UMP9621_SLP_DCDC_PD_CTRL                    (CTL_UMP9621_BASE_ANA_GLB +  0x00AC)
#define REG_ANA_UMP9621_SLP_DCDC_LP_CTRL                    (CTL_UMP9621_BASE_ANA_GLB +  0x00B0)
#define REG_ANA_UMP9621_RESERVED_REG7                       (CTL_UMP9621_BASE_ANA_GLB +  0x00B4)
#define REG_ANA_UMP9621_RESERVED_REG18                      (CTL_UMP9621_BASE_ANA_GLB +  0x00B8)
#define REG_ANA_UMP9621_DCDC_MODEM_SLP_CTRL0                (CTL_UMP9621_BASE_ANA_GLB +  0x00BC)
#define REG_ANA_UMP9621_DCDC_MODEM_SLP_CTRL1                (CTL_UMP9621_BASE_ANA_GLB +  0x00C0)
#define REG_ANA_UMP9621_RESERVED_REG19                      (CTL_UMP9621_BASE_ANA_GLB +  0x00C4)
#define REG_ANA_UMP9621_RESERVED_REG8                       (CTL_UMP9621_BASE_ANA_GLB +  0x00C8)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_CORE                  (CTL_UMP9621_BASE_ANA_GLB +  0x00CC)
#define REG_ANA_UMP9621_EXT_XTL_RX_CTRL0                    (CTL_UMP9621_BASE_ANA_GLB +  0x00D0)
#define REG_ANA_UMP9621_EXT_XTL_RX_CTRL1                    (CTL_UMP9621_BASE_ANA_GLB +  0x00D4)
#define REG_ANA_UMP9621_EXT_XTL_RX_CTRL2                    (CTL_UMP9621_BASE_ANA_GLB +  0x00D8)
#define REG_ANA_UMP9621_DCDC_SRAM1_REG0                     (CTL_UMP9621_BASE_ANA_GLB +  0x00DC)
#define REG_ANA_UMP9621_DCDC_SRAM1_REG1                     (CTL_UMP9621_BASE_ANA_GLB +  0x00E0)
#define REG_ANA_UMP9621_DCDC_SRAM1_REG2                     (CTL_UMP9621_BASE_ANA_GLB +  0x00E4)
#define REG_ANA_UMP9621_DCDC_SRAM1_VOL                      (CTL_UMP9621_BASE_ANA_GLB +  0x00E8)
#define REG_ANA_UMP9621_DCDC_SRAM1_SLP_CTRL0                (CTL_UMP9621_BASE_ANA_GLB +  0x00EC)
#define REG_ANA_UMP9621_DCDC_SRAM1_SLP_CTRL1                (CTL_UMP9621_BASE_ANA_GLB +  0x00F0)
#define REG_ANA_UMP9621_RESERVED_REG23                      (CTL_UMP9621_BASE_ANA_GLB +  0x00F4)
#define REG_ANA_UMP9621_RESERVED_REG_CORE                   (CTL_UMP9621_BASE_ANA_GLB +  0x00F8)
#define REG_ANA_UMP9621_BG_CTRL                             (CTL_UMP9621_BASE_ANA_GLB +  0x00FC)
#define REG_ANA_UMP9621_DCDC_VLG_SEL0                       (CTL_UMP9621_BASE_ANA_GLB +  0x0100)
#define REG_ANA_UMP9621_DCDC_VLG_SEL1                       (CTL_UMP9621_BASE_ANA_GLB +  0x0104)
#define REG_ANA_UMP9621_RESERVED_REG39                      (CTL_UMP9621_BASE_ANA_GLB +  0x0108)
#define REG_ANA_UMP9621_PWR_ON_CTRL                         (CTL_UMP9621_BASE_ANA_GLB +  0x010C)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_SRAM1                 (CTL_UMP9621_BASE_ANA_GLB +  0x0110)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_SRAM2                 (CTL_UMP9621_BASE_ANA_GLB +  0x0114)
#define REG_ANA_UMP9621_RESERVED_REG24                      (CTL_UMP9621_BASE_ANA_GLB +  0x0118)
#define REG_ANA_UMP9621_RESERVED_REG25                      (CTL_UMP9621_BASE_ANA_GLB +  0x011C)
#define REG_ANA_UMP9621_RESERVED_REG40                      (CTL_UMP9621_BASE_ANA_GLB +  0x0120)
#define REG_ANA_UMP9621_POR_OFF_FLAG                        (CTL_UMP9621_BASE_ANA_GLB +  0x0124)
#define REG_ANA_UMP9621_RESERVED_REG1                       (CTL_UMP9621_BASE_ANA_GLB +  0x0128)
#define REG_ANA_UMP9621_ARCH_EN                             (CTL_UMP9621_BASE_ANA_GLB +  0x012C)
#define REG_ANA_UMP9621_MCU_WR_PROT_VALUE                   (CTL_UMP9621_BASE_ANA_GLB +  0x0130)
#define REG_ANA_UMP9621_PWR_WR_PROT_VALUE                   (CTL_UMP9621_BASE_ANA_GLB +  0x0134)
#define REG_ANA_UMP9621_DCDC_WR_PROT_VALUE                  (CTL_UMP9621_BASE_ANA_GLB +  0x0138)
#define REG_ANA_UMP9621_SWRST_CTRL0                         (CTL_UMP9621_BASE_ANA_GLB +  0x013C)
#define REG_ANA_UMP9621_HW_RST_CTRL                         (CTL_UMP9621_BASE_ANA_GLB +  0x0140)
#define REG_ANA_UMP9621_SWRST_CTRL1                         (CTL_UMP9621_BASE_ANA_GLB +  0x0144)
#define REG_ANA_UMP9621_OTP_CTRL                            (CTL_UMP9621_BASE_ANA_GLB +  0x0148)
#define REG_ANA_UMP9621_DCDC_6M_INTEG_DIV_CTRL              (CTL_UMP9621_BASE_ANA_GLB +  0x014C)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_CPU0                  (CTL_UMP9621_BASE_ANA_GLB +  0x0150)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_MODEM                 (CTL_UMP9621_BASE_ANA_GLB +  0x0154)
#define REG_ANA_UMP9621_DCDC_DVFS_EN                        (CTL_UMP9621_BASE_ANA_GLB +  0x0158)
#define REG_ANA_UMP9621_DCDC_DVS_REG0                       (CTL_UMP9621_BASE_ANA_GLB +  0x015C)
#define REG_ANA_UMP9621_DCDC_DVS_REG1                       (CTL_UMP9621_BASE_ANA_GLB +  0x0160)
#define REG_ANA_UMP9621_DCDC_DVS_REG2                       (CTL_UMP9621_BASE_ANA_GLB +  0x0164)
#define REG_ANA_UMP9621_DCDC_DVS_REG3                       (CTL_UMP9621_BASE_ANA_GLB +  0x0168)
#define REG_ANA_UMP9621_DCDC_DVS_REG4                       (CTL_UMP9621_BASE_ANA_GLB +  0x016C)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG6                 (CTL_UMP9621_BASE_ANA_GLB +  0x0170)
#define REG_ANA_UMP9621_DCDC_MM_REG0                        (CTL_UMP9621_BASE_ANA_GLB +  0x0174)
#define REG_ANA_UMP9621_DCDC_MM_REG1                        (CTL_UMP9621_BASE_ANA_GLB +  0x0178)
#define REG_ANA_UMP9621_DCDC_MM_REG2                        (CTL_UMP9621_BASE_ANA_GLB +  0x017C)
#define REG_ANA_UMP9621_DCDC_MM_VOL                         (CTL_UMP9621_BASE_ANA_GLB +  0x0180)
#define REG_ANA_UMP9621_DCDC_MM_SLP_CTRL0                   (CTL_UMP9621_BASE_ANA_GLB +  0x0184)
#define REG_ANA_UMP9621_DCDC_MM_SLP_CTRL1                   (CTL_UMP9621_BASE_ANA_GLB +  0x0188)
#define REG_ANA_UMP9621_DCDC_MM_REG3                        (CTL_UMP9621_BASE_ANA_GLB +  0x018C)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_MM                    (CTL_UMP9621_BASE_ANA_GLB +  0x0190)
#define REG_ANA_UMP9621_DCDC_AI_REG0                        (CTL_UMP9621_BASE_ANA_GLB +  0x0194)
#define REG_ANA_UMP9621_DCDC_AI_REG1                        (CTL_UMP9621_BASE_ANA_GLB +  0x0198)
#define REG_ANA_UMP9621_DCDC_AI_REG2                        (CTL_UMP9621_BASE_ANA_GLB +  0x019C)
#define REG_ANA_UMP9621_DCDC_AI_VOL                         (CTL_UMP9621_BASE_ANA_GLB +  0x01A0)
#define REG_ANA_UMP9621_DCDC_AI_SLP_CTRL0                   (CTL_UMP9621_BASE_ANA_GLB +  0x01A4)
#define REG_ANA_UMP9621_DCDC_AI_SLP_CTRL1                   (CTL_UMP9621_BASE_ANA_GLB +  0x01A8)
#define REG_ANA_UMP9621_VOL_TUNE_CTRL_AI                    (CTL_UMP9621_BASE_ANA_GLB +  0x01AC)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG0                 (CTL_UMP9621_BASE_ANA_GLB +  0x01B0)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG1                 (CTL_UMP9621_BASE_ANA_GLB +  0x01B4)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG2                 (CTL_UMP9621_BASE_ANA_GLB +  0x01B8)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_VOL                  (CTL_UMP9621_BASE_ANA_GLB +  0x01BC)
#define REG_ANA_UMP9621_RESERVED_REG41                      (CTL_UMP9621_BASE_ANA_GLB +  0x01C0)
#define REG_ANA_UMP9621_RESERVED_REG42                      (CTL_UMP9621_BASE_ANA_GLB +  0x01C4)
#define REG_ANA_UMP9621_RESERVED_REG_RTC                    (CTL_UMP9621_BASE_ANA_GLB +  0x01C8)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG3                 (CTL_UMP9621_BASE_ANA_GLB +  0x01CC)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG4                 (CTL_UMP9621_BASE_ANA_GLB +  0x01D0)
#define REG_ANA_UMP9621_DCDC_BUCKBOOST_REG5                 (CTL_UMP9621_BASE_ANA_GLB +  0x01D4)
#define REG_ANA_UMP9621_DCDC_REV_REG                        (CTL_UMP9621_BASE_ANA_GLB +  0x01D8)

/* bits definitions for REG_ANA_UMP9621_CHIP_ID_LOW, [0x00002000] */
#define BIT_ANA_UMP9621_CHIP_ID_LOW(x)                      ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9621_CHIP_ID_HIGH, [0x00002004] */
#define BIT_ANA_UMP9621_CHIP_ID_HIGH(x)                     ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9621_MODULE_EN0, [0x00002008] */
#define BIT_ANA_UMP9621_EFS_EN                              ( BIT(3) )
#define BIT_ANA_UMP9621_PINREG_EN                           ( BIT(2) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG27, [0x0000200C] */

/* bits definitions for REG_ANA_UMP9621_RTC_CLK_EN0, [0x00002010] */
#define BIT_ANA_UMP9621_RTC_EFS_EN                          ( BIT(11) )

/* bits definitions for REG_ANA_UMP9621_SOFT_RST0, [0x00002014] */
#define BIT_ANA_UMP9621_EFS_SOFT_RST                        ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG28, [0x00002018] */

/* bits definitions for REG_ANA_UMP9621_POWER_PD_SW, [0x0000201C] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_PD                       ( BIT(8) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_PD                       ( BIT(7) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_PD                   ( BIT(6) )
#define BIT_ANA_UMP9621_DCDC_AI_PD                          ( BIT(5) )
#define BIT_ANA_UMP9621_DCDC_MODEM_PD                       ( BIT(4) )
#define BIT_ANA_UMP9621_LDO_EMM_PD                          ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_CPU0_PD                        ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MM_PD                          ( BIT(1) )
#define BIT_ANA_UMP9621_BG_PD                               ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG29, [0x00002020] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG30, [0x00002024] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG0, [0x00002028] */

/* bits definitions for REG_ANA_UMP9621_ADI_ACK_BIT_OPT_CTRL, [0x0000202C] */
#define BIT_ANA_UMP9621_ACK_BIT_OPT                         ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG2, [0x00002030] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG3, [0x00002034] */

/* bits definitions for REG_ANA_UMP9621_DCDC_CPU0_REG0, [0x00002038] */
#define BIT_ANA_UMP9621_DCDC_CPU0_DEADTIME(x)               ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_VREF_CAL(x)               ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_PDRSLOW(x)                ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_PFMB                      ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_CPU0_DCMB                      ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_CPU0_REG1, [0x0000203C] */
#define BIT_ANA_UMP9621_DCDC_CPU0_CF(x)                     ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_CL_CTRL(x)                ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_CPU0_REG2, [0x00002040] */
#define BIT_ANA_UMP9621_DCDC_CPU0_STBOP(x)                  ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_ZCD(x)                    ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_PFMAD(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_CPU0_VOL, [0x00002044] */
#define BIT_ANA_UMP9621_FRACTION_DIV_CPU0(x)                ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_INTEGER_DIV_CPU0(x)                 ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_CPU0_CTRL(x)                   ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MODEM_REG0, [0x00002048] */
#define BIT_ANA_UMP9621_DCDC_MODEM_DEADTIME(x)              ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_PDRSLOW(x)               ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_PFMB                     ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MODEM_DCMB                     ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MODEM_REG1, [0x0000204C] */
#define BIT_ANA_UMP9621_DCDC_MODEM_CF(x)                    ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_CL_CTRL(x)               ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MODEM_REG2, [0x00002050] */
#define BIT_ANA_UMP9621_DCDC_MODEM_STBOP(x)                 ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_ZCD(x)                   ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_PFMAD(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MODEM_VOL, [0x00002054] */
#define BIT_ANA_UMP9621_FRACTION_DIV_MODEM(x)               ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_INTEGER_DIV_MODEM(x)                ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_CTRL(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_STEP_CLK_CTRL, [0x00002058] */
#define BIT_ANA_UMP9621_SRAM1_STEP_CLK_SEL                  ( BIT(4) )
#define BIT_ANA_UMP9621_SRAM2_STEP_CLK_SEL                  ( BIT(3) )
#define BIT_ANA_UMP9621_MODEM_STEP_CLK_SEL                  ( BIT(2) )
#define BIT_ANA_UMP9621_MM_STEP_CLK_SEL                     ( BIT(1) )
#define BIT_ANA_UMP9621_AI_STEP_CLK_SEL                     ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG5, [0x0000205C] */

/* bits definitions for REG_ANA_UMP9621_DCDC_CTRL, [0x00002060] */
#define BIT_ANA_UMP9621_DCDC_OSCCLK_OPTION(x)               ( (x) << 11 & (BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_IB_TEST_EN                     ( BIT(7) )
#define BIT_ANA_UMP9621_DCDC_IB_TRIM(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_CLK_CTRL, [0x00002064] */
#define BIT_ANA_UMP9621_DCDC_6MCLKOUT_EN                    ( BIT(13) )
#define BIT_ANA_UMP9621_DCDC_6MFRECAL_SW(x)                 ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_CLK6M_AUTOGATE_DELAY(x)             ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_6MCLKOUT_GATE_SW               ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_6MCLKOUT_AUTOGATE_EN           ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_CLK_SP_SEL                     ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_CLK_SP_EN                      ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM2_REG0, [0x00002068] */
#define BIT_ANA_UMP9621_DCDC_SRAM2_DEADTIME(x)              ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_PDRSLOW(x)               ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_PFMB                     ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_DCMB                     ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM2_REG1, [0x0000206C] */
#define BIT_ANA_UMP9621_DCDC_SRAM2_CF(x)                    ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_CL_CTRL(x)               ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM2_REG2, [0x00002070] */
#define BIT_ANA_UMP9621_DCDC_SRAM2_STBOP(x)                 ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_ZCD(x)                   ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_PFMAD(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM2_VOL, [0x00002074] */
#define BIT_ANA_UMP9621_FRACTION_DIV_SRAM2(x)               ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_INTEGER_DIV_SRAM2(x)                ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_CTRL(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM2_SLP_CTRL0, [0x00002078] */
#define BIT_ANA_UMP9621_DCDC_SRAM2_SLP_STEP_DELAY(x)        ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_SLP_STEP_VOL(x)          ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SLP_SRAM2_CLK6M_SW_EN               ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_SLP_STEP_EN              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM2_SLP_CTRL1, [0x0000207C] */
#define BIT_ANA_UMP9621_DCDC_SRAM2_CTRL_DS_SW(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG4, [0x00002080] */

/* bits definitions for REG_ANA_UMP9621_DCDC_POWER_ON_STEP_SEL_CTRL, [0x00002084] */
#define BIT_ANA_UMP9621_DCDC_AI_ON_STEP_EN                  ( BIT(7) )
#define BIT_ANA_UMP9621_DCDC_MM_ON_STEP_EN                  ( BIT(6) )
#define BIT_ANA_UMP9621_DCDC_MODEM_ON_STEP_EN               ( BIT(5) )
#define BIT_ANA_UMP9621_DCDC_CPU0_ON_STEP_EN                ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_CPU0_ANASOFT_EN                ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_MM_ANASOFT_EN                  ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_AI_ANASOFT_EN                  ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_MODEM_ANASOFT_EN               ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_SLP_PD_CTRL, [0x00002088] */
#define BIT_ANA_UMP9621_SLP_DCDCSRAM1_PD                    ( BIT(5) )
#define BIT_ANA_UMP9621_SLP_DCDCSRAM2_PD                    ( BIT(4) )
#define BIT_ANA_UMP9621_SLP_DCDCBUCKBOOST_PD                ( BIT(3) )
#define BIT_ANA_UMP9621_SLP_DCDCMODEM_PD                    ( BIT(2) )
#define BIT_ANA_UMP9621_SLP_DCDCMM_PD                       ( BIT(1) )
#define BIT_ANA_UMP9621_SLP_DCDCAI_PD                       ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_WAKEUP_CTRL, [0x0000208C] */
#define BIT_ANA_UMP9621_DCDC_SRAM2_WAKEUP_N                 ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_WAKEUP_N             ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_MODEM_WAKEUP_N                 ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MM_WAKEUP_N                    ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_AI_WAKEUP_N                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_LP_EN_CTRL, [0x00002090] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_LP_EN                    ( BIT(5) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_LP_EN                    ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_LP_EN                ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_MODEM_LP_EN                    ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MM_LP_EN                       ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_AI_LP_EN                       ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG14, [0x00002094] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG15, [0x00002098] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG16, [0x0000209C] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG17, [0x000020A0] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG31, [0x000020A4] */

/* bits definitions for REG_ANA_UMP9621_SLP_CTRL, [0x000020A8] */
#define BIT_ANA_UMP9621_SLP_IO_EN                           ( BIT(1) )
#define BIT_ANA_UMP9621_SLP_LDO_PD_EN                       ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_SLP_DCDC_PD_CTRL, [0x000020AC] */
#define BIT_ANA_UMP9621_SLP_DCDCSRAM1_DROP_EN               ( BIT(12) )
#define BIT_ANA_UMP9621_SLP_DCDCSRAM2_DROP_EN               ( BIT(11) )
#define BIT_ANA_UMP9621_SLP_DCDCAI_DROP_EN                  ( BIT(10) )
#define BIT_ANA_UMP9621_SLP_DCDCMODEM_DROP_EN               ( BIT(9) )
#define BIT_ANA_UMP9621_SLP_DCDCMM_DROP_EN                  ( BIT(8) )
#define BIT_ANA_UMP9621_SLP_DCDCSRAM1_PD_EN                 ( BIT(5) )
#define BIT_ANA_UMP9621_SLP_DCDCBUCKBOOST_PD_EN             ( BIT(4) )
#define BIT_ANA_UMP9621_SLP_DCDCAI_PD_EN                    ( BIT(3) )
#define BIT_ANA_UMP9621_SLP_DCDCMODEM_PD_EN                 ( BIT(2) )
#define BIT_ANA_UMP9621_SLP_DCDCSRAM2_PD_EN                 ( BIT(1) )
#define BIT_ANA_UMP9621_SLP_DCDCMM_PD_EN                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_SLP_DCDC_LP_CTRL, [0x000020B0] */
#define BIT_ANA_UMP9621_SLP_DCDC_BUCKBOOST_LP_EN            ( BIT(7) )
#define BIT_ANA_UMP9621_SLP_DCDCAI_LP_EN                    ( BIT(6) )
#define BIT_ANA_UMP9621_SLP_DCDCMM_LP_EN                    ( BIT(5) )
#define BIT_ANA_UMP9621_SLP_DCDCMODEM_LP_EN                 ( BIT(4) )
#define BIT_ANA_UMP9621_SLP_DCDCSRAM1_LP_EN                 ( BIT(3) )
#define BIT_ANA_UMP9621_SLP_DCDCSRAM2_LP_EN                 ( BIT(2) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG7, [0x000020B4] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG18, [0x000020B8] */

/* bits definitions for REG_ANA_UMP9621_DCDC_MODEM_SLP_CTRL0, [0x000020BC] */
#define BIT_ANA_UMP9621_DCDC_MODEM_SLP_STEP_DELAY(x)        ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_DCDC_MODEM_SLP_STEP_VOL(x)          ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SLP_MODEM_CLK6M_SW_EN               ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_MODEM_SLP_STEP_EN              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MODEM_SLP_CTRL1, [0x000020C0] */
#define BIT_ANA_UMP9621_DCDC_MODEM_CTRL_DS_SW(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG19, [0x000020C4] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG8, [0x000020C8] */

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_CORE, [0x000020CC] */
#define BIT_ANA_UMP9621_CORE_CLK_SEL                        ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_EXT_XTL_RX_CTRL0, [0x000020D0] */
#define BIT_ANA_UMP9621_EXT_XTL_RX_IO_WAKEUP_EN             ( BIT(15) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_ODD_PARITY               ( BIT(14) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_CAP_SEL(x)               ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_FORCE_MODE               ( BIT(11) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_DEBUG_MODE               ( BIT(10) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_DEBUG_SEND               ( BIT(9) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_DEBUG_DATA(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_EXT_XTL_RX_CTRL1, [0x000020D4] */
#define BIT_ANA_UMP9621_EXT_XTL_RX_DATA(x)                  ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_ALL_RDY                  ( BIT(10) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_MSB_RDY                  ( BIT(9) )
#define BIT_ANA_UMP9621_EXT_XTL_RX_ERROR_FLAG               ( BIT(8) )

/* bits definitions for REG_ANA_UMP9621_EXT_XTL_RX_CTRL2, [0x000020D8] */
#define BIT_ANA_UMP9621_EXT_XTL_RX_ENCODE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM1_REG0, [0x000020DC] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_DEADTIME(x)              ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_PDRSLOW(x)               ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_PFMB                     ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_DCMB                     ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM1_REG1, [0x000020E0] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_CF(x)                    ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_CL_CTRL(x)               ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM1_REG2, [0x000020E4] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_STBOP(x)                 ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_ZCD(x)                   ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_PFMAD(x)                 ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM1_VOL, [0x000020E8] */
#define BIT_ANA_UMP9621_FRACTION_DIV_SRAM1(x)               ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_INTEGER_DIV_SRAM1(x)                ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_CTRL(x)                  ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM1_SLP_CTRL0, [0x000020EC] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_SLP_STEP_DELAY(x)        ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_SLP_STEP_VOL(x)          ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SLP_SRAM1_CLK6M_SW_EN               ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_SLP_STEP_EN              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_SRAM1_SLP_CTRL1, [0x000020F0] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_CTRL_DS_SW(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG23, [0x000020F4] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG_CORE, [0x000020F8] */
#define BIT_ANA_UMP9621_RESERVED_CORE(x)                    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9621_BG_CTRL, [0x000020FC] */
#define BIT_ANA_UMP9621_BG_CHOP_EN                          ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_VLG_SEL0, [0x00002100] */
#define BIT_ANA_UMP9621_DCDC_IB_TRIM_SW_SEL                 ( BIT(10) )
#define BIT_ANA_UMP9621_DCDC_SRAM1_PFMAD_SW_SEL             ( BIT(9) )
#define BIT_ANA_UMP9621_BUCKBOOST_RES_CAL_SW_SEL            ( BIT(8) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_PFMAD_SW_SEL             ( BIT(7) )
#define BIT_ANA_UMP9621_DCDC_6MFRECAL_SW_SEL                ( BIT(6) )
#define BIT_ANA_UMP9621_DCDC_CPU0_VREF_CAL_SW_SEL           ( BIT(5) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_PFMAD_SW_SEL         ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_AI_PFMAD_SW_SEL                ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_MM_PFMAD_SW_SEL                ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MODEM_PFMAD_SW_SEL             ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_CPU0_PFMAD_SW_SEL              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_VLG_SEL1, [0x00002104] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_SW_SEL                   ( BIT(6) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_SW_SEL                   ( BIT(5) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_SW_SEL               ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_AI_SW_SEL                      ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_MM_SW_SEL                      ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MODEM_SW_SEL                   ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_CPU0_SW_SEL                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG39, [0x00002108] */

/* bits definitions for REG_ANA_UMP9621_PWR_ON_CTRL, [0x0000210C] */
#define BIT_ANA_UMP9621_LDO_EMM_AUTO_PD_SEL                 ( BIT(3) )

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_SRAM1, [0x00002110] */
#define BIT_ANA_UMP9621_SRAM1_STEP_DELAY(x)                 ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_SRAM1_STEP_NUM(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9621_SRAM1_STEP_VOL(x)                   ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SRAM1_VOL_TUNE_START                ( BIT(2) )
#define BIT_ANA_UMP9621_SRAM1_VOL_TUNE_FLAG                 ( BIT(1) )
#define BIT_ANA_UMP9621_SRAM1_VOL_TUNE_EN                   ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_SRAM2, [0x00002114] */
#define BIT_ANA_UMP9621_SRAM2_STEP_DELAY(x)                 ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_SRAM2_STEP_NUM(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9621_SRAM2_STEP_VOL(x)                   ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SRAM2_VOL_TUNE_START                ( BIT(2) )
#define BIT_ANA_UMP9621_SRAM2_VOL_TUNE_FLAG                 ( BIT(1) )
#define BIT_ANA_UMP9621_SRAM2_VOL_TUNE_EN                   ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG24, [0x00002118] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG25, [0x0000211C] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG40, [0x00002120] */

/* bits definitions for REG_ANA_UMP9621_POR_OFF_FLAG, [0x00002124] */
#define BIT_ANA_UMP9621_POR_CHIP_PD_FLAG                    ( BIT(13) )
#define BIT_ANA_UMP9621_POR_CHIP_PD_FLAG_CLR                ( BIT(12) )
#define BIT_ANA_UMP9621_HW_CHIP_PD_FLAG                     ( BIT(5) )
#define BIT_ANA_UMP9621_HW_CHIP_PD_FLAG_CLR                 ( BIT(4) )
#define BIT_ANA_UMP9621_OTP_CHIP_PD_FLAG                    ( BIT(3) )
#define BIT_ANA_UMP9621_OTP_CHIP_PD_FLAG_CLR                ( BIT(2) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG1, [0x00002128] */

/* bits definitions for REG_ANA_UMP9621_ARCH_EN, [0x0000212C] */
#define BIT_ANA_UMP9621_ARCH_EN                             ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_MCU_WR_PROT_VALUE, [0x00002130] */
#define BIT_ANA_UMP9621_MCU_WR_PROT                         ( BIT(15) )
#define BIT_ANA_UMP9621_MCU_WR_PROT_VALUE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for REG_ANA_UMP9621_PWR_WR_PROT_VALUE, [0x00002134] */
#define BIT_ANA_UMP9621_PWR_WR_PROT                         ( BIT(15) )
#define BIT_ANA_UMP9621_PWR_WR_PROT_VALUE(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_WR_PROT_VALUE, [0x00002138] */
#define BIT_ANA_UMP9621_DCDC_WR_PROT                        ( BIT(15) )
#define BIT_ANA_UMP9621_DCDC_WR_PROT_VALUE(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)|BIT(13)|BIT(14)) )

/* bits definitions for REG_ANA_UMP9621_SWRST_CTRL0, [0x0000213C] */
#define BIT_ANA_UMP9621_SW_RST_DCDCSRAM1_PD_EN              ( BIT(10) )
#define BIT_ANA_UMP9621_SW_RST_DCDCSRAM2_PD_EN              ( BIT(9) )
#define BIT_ANA_UMP9621_EXT_RSTN_PD_EN                      ( BIT(8) )
#define BIT_ANA_UMP9621_SW_RST_PD_THRESHOLD(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_HW_RST_CTRL, [0x00002140] */

/* bits definitions for REG_ANA_UMP9621_SWRST_CTRL1, [0x00002144] */
#define BIT_ANA_UMP9621_SW_RST_DCDCMODEM_PD_EN              ( BIT(8) )
#define BIT_ANA_UMP9621_SW_RST_DCDCMM_PD_EN                 ( BIT(7) )
#define BIT_ANA_UMP9621_SW_RST_DCDC_BUCKBOOST_PD_EN         ( BIT(5) )

/* bits definitions for REG_ANA_UMP9621_OTP_CTRL, [0x00002148] */
#define BIT_ANA_UMP9621_OTP_OP(x)                           ( (x) << 1  & (BIT(1)|BIT(2)) )
#define BIT_ANA_UMP9621_OTP_EN                              ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_6M_INTEG_DIV_CTRL, [0x0000214C] */
#define BIT_ANA_UMP9621_DCDC_6M_INTEG_DIV(x)                ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)) )

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_CPU0, [0x00002150] */
#define BIT_ANA_UMP9621_CPU0_STEP_DELAY(x)                  ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_CPU0_STEP_NUM(x)                    ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9621_CPU0_STEP_VOL(x)                    ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_CPU0_VOL_TUNE_START                 ( BIT(2) )
#define BIT_ANA_UMP9621_CPU0_VOL_TUNE_FLAG                  ( BIT(1) )
#define BIT_ANA_UMP9621_CPU0_VOL_TUNE_EN                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_MODEM, [0x00002154] */
#define BIT_ANA_UMP9621_MODEM_STEP_DELAY(x)                 ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_MODEM_STEP_NUM(x)                   ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9621_MODEM_STEP_VOL(x)                   ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_MODEM_VOL_TUNE_START                ( BIT(2) )
#define BIT_ANA_UMP9621_MODEM_VOL_TUNE_FLAG                 ( BIT(1) )
#define BIT_ANA_UMP9621_MODEM_VOL_TUNE_EN                   ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_DVFS_EN, [0x00002158] */
#define BIT_ANA_UMP9621_DCDC_SRAM1_DVFS_EN                  ( BIT(11) )
#define BIT_ANA_UMP9621_DVFS_SRAM2_CLK6M_SW_EN              ( BIT(10) )
#define BIT_ANA_UMP9621_DVFS_SRAM1_CLK6M_SW_EN              ( BIT(9) )
#define BIT_ANA_UMP9621_DVFS_AI_CLK6M_SW_EN                 ( BIT(8) )
#define BIT_ANA_UMP9621_DVFS_MM_CLK6M_SW_EN                 ( BIT(7) )
#define BIT_ANA_UMP9621_DVFS_CPU0_CLK6M_SW_EN               ( BIT(6) )
#define BIT_ANA_UMP9621_DVFS_MODEM_CLK6M_SW_EN              ( BIT(5) )
#define BIT_ANA_UMP9621_DCDC_SRAM2_DVFS_EN                  ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_AI_DVFS_EN                     ( BIT(3) )
#define BIT_ANA_UMP9621_DCDC_MM_DVFS_EN                     ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_CPU0_DVFS_EN                   ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_MODEM_DVFS_EN                  ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_DVS_REG0, [0x0000215C] */
#define BIT_ANA_UMP9621_SRAM2_SYNC_MODE                     ( BIT(9) )

/* bits definitions for REG_ANA_UMP9621_DCDC_DVS_REG1, [0x00002160] */
#define BIT_ANA_UMP9621_SRAM2_GAP(x)                        ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_DVS_REG2, [0x00002164] */
#define BIT_ANA_UMP9621_DELAY_TIME_UP(x)                    ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9621_DCDC_DVS_REG3, [0x00002168] */
#define BIT_ANA_UMP9621_DELAY_TIME_DOWN(x)                  ( (x) << 0  & (0x0000FFFF) )

/* bits definitions for REG_ANA_UMP9621_DCDC_DVS_REG4, [0x0000216C] */
#define BIT_ANA_UMP9621_CPU0_GAP(x)                         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG6, [0x00002170] */
#define BIT_ANA_UMP9621_BUCKBOOST_DETALV_SEL(x)             ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_BUCKBOOST_OCP_FLAG                  ( BIT(6) )
#define BIT_ANA_UMP9621_BUCKBOOST_PFMMODE_FLAG              ( BIT(5) )
#define BIT_ANA_UMP9621_BUCKBOOST_SHORT_FLAG                ( BIT(4) )
#define BIT_ANA_UMP9621_BUCKBOOST_OVP_FLAG                  ( BIT(3) )
#define BIT_ANA_UMP9621_BUCKBOOST_MODE_FLAG(x)              ( (x) << 1  & (BIT(1)|BIT(2)) )
#define BIT_ANA_UMP9621_BUCKBOOST_SOFTSTARTDONE_FLAG        ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_REG0, [0x00002174] */
#define BIT_ANA_UMP9621_DCDC_MM_DEADTIME(x)                 ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_MM_OS_C(x)                     ( (x) << 8  & (BIT(8)|BIT(9)) )
#define BIT_ANA_UMP9621_DCDC_MM_PDRSLOW(x)                  ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_MM_PFMB                        ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_MM_DCMB                        ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_REG1, [0x00002178] */
#define BIT_ANA_UMP9621_DCDC_MM_CF(x)                       ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_MM_CL_CTRL(x)                  ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_REG2, [0x0000217C] */
#define BIT_ANA_UMP9621_DCDC_MM_STBOP(x)                    ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_MM_ZCD(x)                      ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_MM_PFMAD(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_VOL, [0x00002180] */
#define BIT_ANA_UMP9621_FRACTION_DIV_MM(x)                  ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_INTEGER_DIV_MM(x)                   ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_MM_CTRL(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_SLP_CTRL0, [0x00002184] */
#define BIT_ANA_UMP9621_DCDC_MM_SLP_STEP_DELAY(x)           ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_DCDC_MM_SLP_STEP_VOL(x)             ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SLP_MM_CLK6M_SW_EN                  ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_MM_SLP_STEP_EN                 ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_SLP_CTRL1, [0x00002188] */
#define BIT_ANA_UMP9621_DCDC_MM_CTRL_DS_SW(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_MM_REG3, [0x0000218C] */
#define BIT_ANA_UMP9621_DCDC_MM_DP_EN                       ( BIT(7) )
#define BIT_ANA_UMP9621_DCDC_MM_INDP_CTRL(x)                ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_ANA_UMP9621_DCDC_MM_INSP_CTRL(x)                ( (x) << 3  & (BIT(3)|BIT(4)) )
#define BIT_ANA_UMP9621_DCDC_MM_DP_EN_DEB(x)                ( (x) << 1  & (BIT(1)|BIT(2)) )
#define BIT_ANA_UMP9621_DCDC_MM_PSHLD_EN                    ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_MM, [0x00002190] */
#define BIT_ANA_UMP9621_MM_STEP_DELAY(x)                    ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_MM_STEP_NUM(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9621_MM_STEP_VOL(x)                      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_MM_VOL_TUNE_START                   ( BIT(2) )
#define BIT_ANA_UMP9621_MM_VOL_TUNE_FLAG                    ( BIT(1) )
#define BIT_ANA_UMP9621_MM_VOL_TUNE_EN                      ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_AI_REG0, [0x00002194] */
#define BIT_ANA_UMP9621_DCDC_AI_DEADTIME(x)                 ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_AI_PDRSLOW(x)                  ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_DCDC_AI_PFMB                        ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_AI_DCMB                        ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_AI_REG1, [0x00002198] */
#define BIT_ANA_UMP9621_DCDC_AI_CF(x)                       ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_AI_CL_CTRL(x)                  ( (x) << 0  & (BIT(0)|BIT(1)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_AI_REG2, [0x0000219C] */
#define BIT_ANA_UMP9621_DCDC_AI_STBOP(x)                    ( (x) << 6  & (BIT(6)|BIT(7)|BIT(8)|BIT(9)|BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_AI_ZCD(x)                      ( (x) << 4  & (BIT(4)|BIT(5)) )
#define BIT_ANA_UMP9621_DCDC_AI_PFMAD(x)                    ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_AI_VOL, [0x000021A0] */
#define BIT_ANA_UMP9621_FRACTION_DIV_AI(x)                  ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_INTEGER_DIV_AI(x)                   ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_AI_CTRL(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_AI_SLP_CTRL0, [0x000021A4] */
#define BIT_ANA_UMP9621_DCDC_AI_SLP_STEP_DELAY(x)           ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_DCDC_AI_SLP_STEP_VOL(x)             ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_SLP_AI_CLK6M_SW_EN                  ( BIT(1) )
#define BIT_ANA_UMP9621_DCDC_AI_SLP_STEP_EN                 ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_AI_SLP_CTRL1, [0x000021A8] */
#define BIT_ANA_UMP9621_DCDC_AI_CTRL_DS_SW(x)               ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_VOL_TUNE_CTRL_AI, [0x000021AC] */
#define BIT_ANA_UMP9621_AI_STEP_DELAY(x)                    ( (x) << 12 & (BIT(12)|BIT(13)) )
#define BIT_ANA_UMP9621_AI_STEP_NUM(x)                      ( (x) << 8  & (BIT(8)|BIT(9)|BIT(10)|BIT(11)) )
#define BIT_ANA_UMP9621_AI_STEP_VOL(x)                      ( (x) << 3  & (BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )
#define BIT_ANA_UMP9621_AI_VOL_TUNE_START                   ( BIT(2) )
#define BIT_ANA_UMP9621_AI_VOL_TUNE_FLAG                    ( BIT(1) )
#define BIT_ANA_UMP9621_AI_VOL_TUNE_EN                      ( BIT(0) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG0, [0x000021B0] */
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_DEADTIME(x)          ( (x) << 14 & (BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_PFMB                 ( BIT(2) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_DCMB                 ( BIT(1) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG1, [0x000021B4] */
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_BST_EMI(x)           ( (x) << 13 & (BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_BUCK_EMI(x)          ( (x) << 10 & (BIT(10)|BIT(11)|BIT(12)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_ZCD_SEL(x)           ( (x) << 7  & (BIT(7)|BIT(8)|BIT(9)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_CF(x)                ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_CL_CTRL(x)           ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG2, [0x000021B8] */
#define BIT_ANA_UMP9621_BUCKBOOST_BYPASS_EN                 ( BIT(9) )
#define BIT_ANA_UMP9621_BUCKBOOST_RES_CAL(x)                ( (x) << 5  & (BIT(5)|BIT(6)|BIT(7)|BIT(8)) )
#define BIT_ANA_UMP9621_BUCKBOOST_RES_CAL_EN                ( BIT(4) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_PFMAD(x)             ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_VOL, [0x000021BC] */
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_CTRL(x)              ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG41, [0x000021C0] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG42, [0x000021C4] */

/* bits definitions for REG_ANA_UMP9621_RESERVED_REG_RTC, [0x000021C8] */
#define BIT_ANA_UMP9621_RESERVED_RTC(x)                     ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG3, [0x000021CC] */
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_STB_OP(x)            ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)|BIT(3)|BIT(4)|BIT(5)|BIT(6)|BIT(7)|BIT(8)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG4, [0x000021D0] */
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_FORCEBYPASS          ( BIT(15) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_FORCEBYPASS_OPT(x)   ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_SFST_T(x)            ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_EAGM_SEL(x)          ( (x) << 7  & (BIT(7)|BIT(8)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_VREFH_SEL(x)         ( (x) << 4  & (BIT(4)|BIT(5)|BIT(6)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_VREFL_SEL(x)         ( (x) << 1  & (BIT(1)|BIT(2)|BIT(3)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_BUCKBOOST_REG5, [0x000021D4] */
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_SLOPE_SEL(x)         ( (x) << 11 & (BIT(11)|BIT(12)|BIT(13)|BIT(14)|BIT(15)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_OVP_DBC(x)           ( (x) << 9  & (BIT(9)|BIT(10)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_OVP_V(x)             ( (x) << 7  & (BIT(7)|BIT(8)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_OCP_SEL(x)           ( (x) << 5  & (BIT(5)|BIT(6)) )
#define BIT_ANA_UMP9621_DCDC_BUCKBOOST_OCP_DBC(x)           ( (x) << 3  & (BIT(3)|BIT(4)) )

/* bits definitions for REG_ANA_UMP9621_DCDC_REV_REG, [0x000021D8] */
#define BIT_ANA_UMP9621_DCDC_REV(x)                         ( (x) << 0  & (BIT(0)|BIT(1)|BIT(2)) )

/* vars definitions for controller CTL_ANA */

#endif /* _UMP9621_GLB_H */
