Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Apr 22 01:39:10 2022
| Host         : fernandes420 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file HDMI_test_timing_summary_routed.rpt -pb HDMI_test_timing_summary_routed.pb -rpx HDMI_test_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_test
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.110        0.000                      0                  119        0.132        0.000                      0                  119        1.500        0.000                       0                    98  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk               {0.000 4.000}        8.000           125.000         
  DCM_TMDS_CLKFX  {0.000 2.000}        4.000           250.000         
  MMCM_pix_clock  {0.000 20.000}       40.000          25.000          
  clkfb_in        {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                 2.000        0.000                       0                     1  
  DCM_TMDS_CLKFX        1.640        0.000                      0                   39        0.191        0.000                      0                   39        1.500        0.000                       0                    37  
  MMCM_pix_clock       36.144        0.000                      0                   80        0.155        0.000                      0                   80       19.500        0.000                       0                    57  
  clkfb_in                                                                                                                                                          5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        1.110        0.000                      0                   30        0.132        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.739    -0.619    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.163 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.663     0.500    TMDS_mod10[2]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.650     3.381    
                         clock uncertainty           -0.066     3.315    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.429     2.886    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.739    -0.619    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.163 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.663     0.500    TMDS_mod10[2]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.650     3.381    
                         clock uncertainty           -0.066     3.315    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.429     2.886    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.739    -0.619    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.163 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.663     0.500    TMDS_mod10[2]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.650     3.381    
                         clock uncertainty           -0.066     3.315    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.429     2.886    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.580ns (31.096%)  route 1.285ns (68.904%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.739    -0.619    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.163 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.663     0.500    TMDS_mod10[2]
    SLICE_X39Y97         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.650     3.381    
                         clock uncertainty           -0.066     3.315    
    SLICE_X39Y97         FDRE (Setup_fdre_C_R)       -0.429     2.886    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.886    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.608ns (29.185%)  route 1.475ns (70.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           1.475     1.314    encode_G/Q[7]
    SLICE_X41Y97         LUT3 (Prop_lut3_I2_O)        0.152     1.466 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.466    encode_G_n_1
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.629     3.361    
                         clock uncertainty           -0.066     3.295    
    SLICE_X41Y97         FDRE (Setup_fdre_C_D)        0.075     3.370    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.370    
                         arrival time                          -1.466    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.580ns (28.432%)  route 1.460ns (71.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.460     1.299    encode_R/TMDS_shift_load
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.124     1.423 r  encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.423    encode_R_n_1
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.031     3.348    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.348    
                         arrival time                          -1.423    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.608ns (29.401%)  route 1.460ns (70.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.460     1.299    encode_R/TMDS_shift_load
    SLICE_X40Y97         LUT3 (Prop_lut3_I1_O)        0.152     1.451 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     1.451    encode_R_n_5
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.075     3.392    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.796ns  (logic 0.580ns (32.291%)  route 1.216ns (67.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.216     1.055    encode_R/TMDS_shift_load
    SLICE_X42Y98         LUT3 (Prop_lut3_I1_O)        0.124     1.179 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.179    encode_R_n_9
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.626     3.358    
                         clock uncertainty           -0.066     3.292    
    SLICE_X42Y98         FDRE (Setup_fdre_C_D)        0.081     3.373    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          3.373    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 0.608ns (33.331%)  route 1.216ns (66.669%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.216     1.055    encode_R/TMDS_shift_load
    SLICE_X42Y98         LUT3 (Prop_lut3_I1_O)        0.152     1.207 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.207    encode_R_n_7
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.626     3.358    
                         clock uncertainty           -0.066     3.292    
    SLICE_X42Y98         FDRE (Setup_fdre_C_D)        0.118     3.410    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          3.410    
                         arrival time                          -1.207    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 TMDS_shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.609ns (34.399%)  route 1.161ns (65.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.741    -0.617    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.161 r  TMDS_shift_blue_reg[5]/Q
                         net (fo=1, routed)           1.161     1.000    encode_B/Q[4]
    SLICE_X40Y98         LUT3 (Prop_lut3_I2_O)        0.153     1.153 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.153    encode_B_n_5
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.651     3.383    
                         clock uncertainty           -0.066     3.317    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.075     3.392    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          3.392    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.743%)  route 0.122ns (39.257%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.122    -0.208    encode_G/TMDS_shift_load
    SLICE_X41Y97         LUT3 (Prop_lut3_I1_O)        0.048    -0.160 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    encode_G_n_1
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.245    -0.458    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.107    -0.351    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.361%)  route 0.122ns (39.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.122    -0.208    encode_G/TMDS_shift_load
    SLICE_X41Y97         LUT3 (Prop_lut3_I1_O)        0.045    -0.163 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.163    encode_G_n_5
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.245    -0.458    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091    -0.367    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.249ns (73.396%)  route 0.090ns (26.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y97         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.090    -0.233    encode_G/Q[5]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.101    -0.132 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.132    encode_G_n_3
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131    -0.340    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.231ns (62.469%)  route 0.139ns (37.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TMDS_shift_green_reg[7]/Q
                         net (fo=1, routed)           0.139    -0.205    encode_G/Q[6]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.103    -0.102 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    encode_G_n_2
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131    -0.324    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.230ns (69.493%)  route 0.101ns (30.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.242    encode_B/Q[3]
    SLICE_X40Y98         LUT3 (Prop_lut3_I2_O)        0.102    -0.140 r  encode_B/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    encode_B_n_6
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.107    -0.364    TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.228%)  route 0.177ns (48.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.587    -0.473    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.177    -0.155    TMDS_mod10[2]
    SLICE_X40Y97         LUT4 (Prop_lut4_I0_O)        0.045    -0.110 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.110    TMDS_shift_load_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.268    -0.435    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.091    -0.344    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.587    -0.473    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.151    TMDS_mod10[0]
    SLICE_X39Y97         LUT4 (Prop_lut4_I1_O)        0.043    -0.108 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.108    TMDS_mod10[3]_i_2_n_0
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.857    -0.706    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.107    -0.366    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.230ns (55.204%)  route 0.187ns (44.796%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.343 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.187    -0.157    encode_R/TMDS_shift_red_reg[8][5]
    SLICE_X42Y97         LUT3 (Prop_lut3_I2_O)        0.102    -0.055 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.055    encode_R_n_6
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131    -0.324    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.662%)  route 0.181ns (49.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.587    -0.473    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.181    -0.151    TMDS_mod10[0]
    SLICE_X39Y97         LUT3 (Prop_lut3_I0_O)        0.045    -0.106 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.106    TMDS_mod10[2]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.857    -0.706    clk_TMDS
    SLICE_X39Y97         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.232    -0.473    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.092    -0.381    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.177%)  route 0.200ns (51.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.589    -0.471    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.200    -0.130    encode_R/TMDS_shift_red_reg[8][6]
    SLICE_X40Y97         LUT3 (Prop_lut3_I2_O)        0.045    -0.085 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    encode_R_n_5
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.232    -0.471    
    SLICE_X40Y97         FDRE (Hold_fdre_C_D)         0.107    -0.364    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y97     TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y97     TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y97     TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X39Y97     TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y98     TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y98     TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y98     TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y98     TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y98     TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y98     TMDS_shift_blue_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X38Y98     TMDS_shift_green_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X39Y97     TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y98     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y98     TMDS_shift_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       36.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.144ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.842ns (24.622%)  route 2.578ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.791     2.801    CounterY
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.488    38.656    pixclk
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[0]/C
                         clock pessimism              0.588    39.244    
                         clock uncertainty           -0.094    39.150    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.205    38.945    CounterY_reg[0]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 36.144    

Slack (MET) :             36.144ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.842ns (24.622%)  route 2.578ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.791     2.801    CounterY
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.488    38.656    pixclk
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.588    39.244    
                         clock uncertainty           -0.094    39.150    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.205    38.945    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 36.144    

Slack (MET) :             36.144ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.842ns (24.622%)  route 2.578ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.791     2.801    CounterY
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.488    38.656    pixclk
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.588    39.244    
                         clock uncertainty           -0.094    39.150    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.205    38.945    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 36.144    

Slack (MET) :             36.144ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.842ns (24.622%)  route 2.578ns (75.378%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.344ns = ( 38.656 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.791     2.801    CounterY
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.488    38.656    pixclk
    SLICE_X35Y97         FDRE                                         r  CounterY_reg[4]/C
                         clock pessimism              0.588    39.244    
                         clock uncertainty           -0.094    39.150    
    SLICE_X35Y97         FDRE (Setup_fdre_C_CE)      -0.205    38.945    CounterY_reg[4]
  -------------------------------------------------------------------
                         required time                         38.945    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 36.144    

Slack (MET) :             36.350ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.842ns (25.319%)  route 2.484ns (74.681%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.697     2.706    CounterY
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.563    38.731    pixclk
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[3]/C
                         clock pessimism              0.625    39.356    
                         clock uncertainty           -0.094    39.262    
    SLICE_X36Y97         FDRE (Setup_fdre_C_CE)      -0.205    39.057    CounterY_reg[3]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 36.350    

Slack (MET) :             36.350ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.842ns (25.319%)  route 2.484ns (74.681%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.697     2.706    CounterY
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.563    38.731    pixclk
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.625    39.356    
                         clock uncertainty           -0.094    39.262    
    SLICE_X36Y97         FDRE (Setup_fdre_C_CE)      -0.205    39.057    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 36.350    

Slack (MET) :             36.350ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 0.842ns (25.319%)  route 2.484ns (74.681%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.697     2.706    CounterY
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.563    38.731    pixclk
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.625    39.356    
                         clock uncertainty           -0.094    39.262    
    SLICE_X36Y97         FDRE (Setup_fdre_C_CE)      -0.205    39.057    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.706    
  -------------------------------------------------------------------
                         slack                                 36.350    

Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.842ns (26.505%)  route 2.335ns (73.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.548     2.558    CounterY
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.563    38.731    pixclk
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.625    39.356    
                         clock uncertainty           -0.094    39.262    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    39.057    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                 36.499    

Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.842ns (26.505%)  route 2.335ns (73.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.548     2.558    CounterY
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.563    38.731    pixclk
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.625    39.356    
                         clock uncertainty           -0.094    39.262    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    39.057    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                 36.499    

Slack (MET) :             36.499ns  (required time - arrival time)
  Source:                 CounterX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MMCM_pix_clock rise@40.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.177ns  (logic 0.842ns (26.505%)  route 2.335ns (73.495%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 38.731 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  CounterX_reg[4]/Q
                         net (fo=3, routed)           0.962     0.761    CounterX[4]
    SLICE_X37Y97         LUT5 (Prop_lut5_I4_O)        0.299     1.060 f  CounterX[9]_i_2/O
                         net (fo=6, routed)           0.825     1.885    CounterX[9]_i_2_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     2.009 r  CounterY[9]_i_1/O
                         net (fo=10, routed)          0.548     2.558    CounterY
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     40.000    40.000 r  
    K17                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    35.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    37.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.168 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.563    38.731    pixclk
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.625    39.356    
                         clock uncertainty           -0.094    39.262    
    SLICE_X37Y97         FDRE (Setup_fdre_C_CE)      -0.205    39.057    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         39.057    
                         arrival time                          -2.558    
  -------------------------------------------------------------------
                         slack                                 36.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 CounterY_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterY_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.186ns (71.475%)  route 0.074ns (28.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y97         FDRE                                         r  CounterY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  CounterY_reg[5]/Q
                         net (fo=6, routed)           0.074    -0.258    CounterY_reg_n_0_[5]
    SLICE_X37Y97         LUT3 (Prop_lut3_I0_O)        0.045    -0.213 r  CounterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    CounterY[6]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y97         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y97         FDRE (Hold_fdre_C_D)         0.092    -0.368    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.065%)  route 0.087ns (31.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y99         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  counter_reg[5]/Q
                         net (fo=4, routed)           0.087    -0.245    counter_reg[5]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.200 r  blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    blue[0]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y99         FDRE                                         r  blue_reg[0]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.091    -0.369    blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.190ns (58.709%)  route 0.134ns (41.291%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X37Y98         FDRE                                         r  hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  hSync_reg/Q
                         net (fo=4, routed)           0.134    -0.199    encode_B/CD[0]
    SLICE_X38Y97         LUT4 (Prop_lut4_I0_O)        0.049    -0.150 r  encode_B/TMDS[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.150    encode_B/TMDS[9]_i_1__1_n_0
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[9]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.131    -0.326    encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.186ns (65.870%)  route 0.096ns (34.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y99         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.096    -0.236    counter_reg[3]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.191 r  green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.191    green[0]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y99         FDRE                                         r  green_reg[0]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092    -0.368    green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.448%)  route 0.098ns (34.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  CounterX_reg[9]/Q
                         net (fo=6, routed)           0.098    -0.234    CounterX[9]
    SLICE_X37Y98         LUT5 (Prop_lut5_I3_O)        0.045    -0.189 r  DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.189    DrawArea0
    SLICE_X37Y98         FDRE                                         r  DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y98         FDRE                                         r  DrawArea_reg/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.092    -0.368    DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.177%)  route 0.099ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y99         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  counter_reg[3]/Q
                         net (fo=6, routed)           0.099    -0.233    counter_reg[3]
    SLICE_X37Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.188 r  red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    red[0]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y99         FDRE                                         r  red_reg[0]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092    -0.368    red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CounterX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.219%)  route 0.099ns (34.782%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  CounterX_reg[9]/Q
                         net (fo=6, routed)           0.099    -0.233    CounterX[9]
    SLICE_X37Y98         LUT6 (Prop_lut6_I4_O)        0.045    -0.188 r  CounterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    CounterX[5]_i_1_n_0
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y98         FDRE                                         r  CounterX_reg[5]/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.091    -0.369    CounterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.192%)  route 0.134ns (41.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X37Y98         FDRE                                         r  hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  hSync_reg/Q
                         net (fo=4, routed)           0.134    -0.199    encode_B/CD[0]
    SLICE_X38Y97         LUT2 (Prop_lut2_I1_O)        0.045    -0.154 r  encode_B/TMDS[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    encode_B/TMDS[8]_i_1_n_0
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[8]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.121    -0.336    encode_B/TMDS_reg[8]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            encode_B/TMDS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.121%)  route 0.143ns (42.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X37Y98         FDRE                                         r  hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  hSync_reg/Q
                         net (fo=4, routed)           0.143    -0.190    encode_B/CD[0]
    SLICE_X38Y97         LUT4 (Prop_lut4_I3_O)        0.049    -0.141 r  encode_B/TMDS[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.141    encode_B/TMDS[2]_i_1__1_n_0
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[2]/C
                         clock pessimism              0.248    -0.457    
    SLICE_X38Y97         FDRE (Hold_fdre_C_D)         0.131    -0.326    encode_B/TMDS_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.766%)  route 0.110ns (37.234%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    pixclk
    SLICE_X36Y98         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 f  CounterX_reg[8]/Q
                         net (fo=6, routed)           0.110    -0.222    CounterX[8]
    SLICE_X37Y98         LUT6 (Prop_lut6_I5_O)        0.045    -0.177 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.177    hSync0
    SLICE_X37Y98         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.857    -0.706    pixclk
    SLICE_X37Y98         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.245    -0.460    
    SLICE_X37Y98         FDRE (Hold_fdre_C_D)         0.092    -0.368    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y97     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y97     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y97     CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y97     CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y98     CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y98     CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y98     CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y98     CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y96     encode_R/TMDS_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y98     CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y97     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y98     CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y98     CounterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y98     CounterX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y98     CounterX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y98     CounterX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y98     CounterX_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        1.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 0.799ns (33.227%)  route 1.606ns (66.773%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478    -0.141 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.606     1.464    encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.321     1.785 r  encode_B/TMDS_shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     1.785    encode_B_n_3
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[6]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.075     2.895    TMDS_shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -1.785    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.580ns (25.870%)  route 1.662ns (74.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.740    -0.618    encode_R/pixclk
    SLICE_X40Y96         FDRE                                         r  encode_R/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  encode_R/TMDS_reg[8]/Q
                         net (fo=2, routed)           1.662     1.500    encode_R/TMDS[8]
    SLICE_X40Y97         LUT3 (Prop_lut3_I0_O)        0.124     1.624 r  encode_R/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.624    encode_R_n_1
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y97         FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.031     2.851    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.167ns  (logic 0.802ns (37.002%)  route 1.365ns (62.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478    -0.141 r  encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           1.365     1.224    encode_B/TMDS_reg_n_0_[9]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.324     1.548 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.548    encode_B_n_0
    SLICE_X38Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X38Y98         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.118     2.937    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          2.937    
                         arrival time                          -1.548    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.412ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.580ns (27.505%)  route 1.529ns (72.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_G/pixclk
    SLICE_X37Y99         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.529     1.365    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     1.489 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.489    encode_G_n_7
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.081     2.901    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          2.901    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  1.412    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.030ns  (logic 0.774ns (38.125%)  route 1.256ns (61.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.478    -0.141 r  encode_B/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.256     1.115    encode_B/TMDS_reg_n_0_[2]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.296     1.411 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     1.411    encode_B_n_7
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.031     2.851    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          2.851    
                         arrival time                          -1.411    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.458ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.635ns (30.243%)  route 1.465ns (69.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_G/pixclk
    SLICE_X38Y99         FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDSE (Prop_fdse_C_Q)         0.518    -0.101 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.465     1.363    encode_G/TMDS_reg_n_0_[2]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.117     1.480 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     1.480    encode_G_n_4
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.118     2.938    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                          -1.480    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.056ns  (logic 0.580ns (28.208%)  route 1.476ns (71.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_R/pixclk
    SLICE_X37Y98         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.476     1.313    encode_R/TMDS[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     1.437 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.437    encode_R_n_11
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.079     2.899    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.899    
                         arrival time                          -1.437    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.474ns  (required time - arrival time)
  Source:                 encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.642ns (31.398%)  route 1.403ns (68.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_G/pixclk
    SLICE_X38Y99         FDSE                                         r  encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDSE (Prop_fdse_C_Q)         0.518    -0.101 r  encode_G/TMDS_reg[2]/Q
                         net (fo=3, routed)           1.403     1.301    encode_G/TMDS_reg_n_0_[2]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.124     1.425 r  encode_G/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.425    encode_G_n_6
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[2]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.079     2.899    TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.899    
                         arrival time                          -1.425    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.642ns (31.419%)  route 1.401ns (68.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 2.731 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.518    -0.101 r  encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           1.401     1.300    encode_B/TMDS_reg_n_0_[8]
    SLICE_X38Y98         LUT3 (Prop_lut3_I0_O)        0.124     1.424 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.424    encode_B_n_1
    SLICE_X38Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     2.731    clk_TMDS
    SLICE_X38Y98         FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.303     3.034    
                         clock uncertainty           -0.214     2.819    
    SLICE_X38Y98         FDRE (Setup_fdre_C_D)        0.081     2.900    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          2.900    
                         arrival time                          -1.424    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (DCM_TMDS_CLKFX rise@4.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.605ns (29.070%)  route 1.476ns (70.930%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 2.732 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=56, routed)          1.739    -0.619    encode_R/pixclk
    SLICE_X37Y98         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.456    -0.163 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           1.476     1.313    encode_R/TMDS[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.149     1.462 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.462    encode_R_n_6
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      4.000     4.000 r  
    K17                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     5.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     6.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105    -0.522 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     1.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     1.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.564     2.732    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.303     3.035    
                         clock uncertainty           -0.214     2.820    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.118     2.938    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.938    
                         arrival time                          -1.462    
  -------------------------------------------------------------------
                         slack                                  1.476    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.187ns (23.405%)  route 0.612ns (76.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_R/pixclk
    SLICE_X37Y98         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.612     0.280    encode_R/TMDS[0]
    SLICE_X42Y98         LUT3 (Prop_lut3_I0_O)        0.046     0.326 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    encode_R_n_8
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.131     0.193    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.183ns (23.491%)  route 0.596ns (76.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_G/pixclk
    SLICE_X37Y99         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.596     0.264    encode_G/TMDS_reg_n_0_[0]
    SLICE_X41Y97         LUT3 (Prop_lut3_I0_O)        0.042     0.306 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.306    encode_G_n_1
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.107     0.169    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.246ns (31.047%)  route 0.546ns (68.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_G/pixclk
    SLICE_X38Y99         FDSE                                         r  encode_G/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDSE (Prop_fdse_C_Q)         0.148    -0.325 r  encode_G/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.546     0.221    encode_G/TMDS_reg_n_0_[9]
    SLICE_X38Y98         LUT2 (Prop_lut2_I1_O)        0.098     0.319 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     0.319    encode_G_n_0
    SLICE_X38Y98         FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.857    -0.706    clk_TMDS
    SLICE_X38Y98         FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism              0.552    -0.154    
                         clock uncertainty            0.214     0.060    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.120     0.180    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.309%)  route 0.612ns (76.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_R/pixclk
    SLICE_X37Y98         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.612     0.280    encode_R/TMDS[0]
    SLICE_X42Y98         LUT3 (Prop_lut3_I0_O)        0.045     0.325 r  encode_R/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.325    encode_R_n_10
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y98         FDRE                                         r  TMDS_shift_red_reg[1]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y98         FDRE (Hold_fdre_C_D)         0.120     0.182    TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 encode_B/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.210ns (26.742%)  route 0.575ns (73.258%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_B/pixclk
    SLICE_X38Y97         FDRE                                         r  encode_B/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  encode_B/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.575     0.266    encode_B/TMDS_reg_n_0_[0]
    SLICE_X40Y98         LUT3 (Prop_lut3_I0_O)        0.046     0.312 r  encode_B/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     0.312    encode_B_n_2
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X40Y98         FDRE                                         r  TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.107     0.169    TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.187ns (23.028%)  route 0.625ns (76.972%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_G/pixclk
    SLICE_X37Y99         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.625     0.293    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.046     0.339 r  encode_G/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.339    encode_G_n_3
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[5]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     0.193    TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.227ns (29.363%)  route 0.546ns (70.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_R/pixclk
    SLICE_X39Y98         FDSE                                         r  encode_R/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDSE (Prop_fdse_C_Q)         0.128    -0.345 r  encode_R/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.546     0.201    encode_R/TMDS[9]
    SLICE_X41Y98         LUT2 (Prop_lut2_I1_O)        0.099     0.300 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.300    encode_R_n_2
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X41Y98         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.091     0.153    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.785%)  route 0.596ns (76.215%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_G/pixclk
    SLICE_X37Y99         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.596     0.264    encode_G/TMDS_reg_n_0_[0]
    SLICE_X41Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.309 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.309    encode_G_n_5
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X41Y97         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091     0.153    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.186ns (22.933%)  route 0.625ns (77.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_G/pixclk
    SLICE_X37Y99         FDRE                                         r  encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_G/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.625     0.293    encode_G/TMDS_reg_n_0_[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.045     0.338 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.338    encode_G_n_8
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.120     0.182    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.189ns (22.960%)  route 0.634ns (77.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=56, routed)          0.587    -0.473    encode_R/pixclk
    SLICE_X37Y98         FDRE                                         r  encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  encode_R/TMDS_reg[0]/Q
                         net (fo=5, routed)           0.634     0.302    encode_R/TMDS[0]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.048     0.350 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    encode_R_n_6
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.859    -0.704    clk_TMDS
    SLICE_X42Y97         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.214     0.062    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.131     0.193    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.157    





