// Seed: 4210699247
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd42
) (
    output uwire   id_0,
    input  supply0 _id_1
);
  wire  id_3;
  logic id_4 = id_1;
  module_0 modCall_1 ();
  wire [-1 : id_1] id_5;
  nor primCall (id_0, id_3, id_4);
  wire id_6;
endmodule
module module_2 #(
    parameter id_1 = 32'd12,
    parameter id_3 = 32'd4
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  wire _id_3;
  ;
  logic [7:0][1 : id_3] id_4;
  logic id_5;
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_3 #(
    parameter id_15 = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  module_0 modCall_1 ();
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout logic [7:0] id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_13;
  parameter id_14 = -1'b0;
  wire _id_15;
  assign id_4 = id_4;
  wire [1 'b0 : id_15] id_16;
  logic id_17;
  assign id_4[1] = id_8;
endmodule
