{C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/multi_standard_modulator.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/multi_standard_modulator.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Multi_Standard_Modulator
-- Compiling architecture behavior of Multi_Standard_Modulator

} {} {}} {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ddfs_lut_65536_7bit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ddfs_lut_65536_7bit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ddfs_lut_65536_7bit
-- Compiling architecture rtl of ddfs_lut_65536_7bit

} {} {}} {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ripple_carry_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ripple_carry_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ripple_carry_adder
-- Compiling architecture behavior of ripple_carry_adder

} {} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/frequency_word_calculator.vhd} {2 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/frequency_word_calculator.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity FrequencyWordCalculator
-- Compiling architecture Behavioral of FrequencyWordCalculator
** Warning: C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/frequency_word_calculator.vhd(22): (vcom-1158) Integer exponentiation has overflowed; result is 0.

} {} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/tb/testbench.vhd} {0 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/tb/testbench.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_Multi_Standard_Modulator
-- Compiling architecture testbench of tb_Multi_Standard_Modulator
** Error: C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/tb/testbench.vhd(21): near "process": (vcom-1576) expecting BEGIN.

} {9.0 10.0} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/multiplier.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/multiplier.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity multiplier
-- Compiling architecture struct of multiplier

} {} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/counter.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/counter.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Counter
-- Compiling architecture struct of Counter

} {} {}} {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/DFF_N.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/DFF_N.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity DFF_N
-- Compiling architecture struct of DFF_N

} {} {}} {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/tb/MSM_tb.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/tb/MSM_tb.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity MSM_tb
-- Compiling architecture testbench of MSM_tb

} {} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/DFF_N.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/DFF_N.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity DFF_N
-- Compiling architecture struct of DFF_N

} {} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ddfs_lut_65536_16bit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ddfs_lut_65536_16bit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ddfs_lut_65536_16bit
-- Compiling architecture rtl of ddfs_lut_65536_16bit

} {} {}} {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/multiplier_7x4_16.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/multiplier_7x4_16.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity multiplier_7x4_16
-- Compiling architecture behavior of multiplier_7x4_16

} {} {}} {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/counter.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/OneDrive/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/counter.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Counter
-- Compiling architecture behavior of Counter

} {} {}} {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ripple_carry_adder.vhd} {1 {vcom -work work -2002 -explicit -stats=none {C:/Users/fedec/Desktop/Electronics and Communications Systems/Progetto/ECS_Project/src/ripple_carry_adder.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ripple_carry_adder
-- Compiling architecture beh of ripple_carry_adder

} {} {}}
