INFO     : Efinix FPGA Synthesis.
INFO     : Version: 2024.2.294
INFO     : Compiled: Nov 14 2024.
INFO     : 
INFO     : Copyright (C) 2013 - 2024 Efinix, Inc. All rights reserved.

INFO     : Reading project database "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/verilog_learnings.xml"
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(8): compiling module 'EFX_IBUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(16): compiling module 'EFX_OBUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(23): compiling module 'EFX_IO_BUF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(33): compiling module 'EFX_CLKOUT' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(41): compiling module 'EFX_IREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(51): compiling module 'EFX_OREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(60): compiling module 'EFX_IOREG' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(75): compiling module 'EFX_IDDIO' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(87): compiling module 'EFX_ODDIO' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(99): compiling module 'EFX_GPIO_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(124): compiling module 'EFX_GPIO_V2' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(149): compiling module 'EFX_GPIO_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(186): compiling module 'EFX_PLL_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(205): compiling module 'EFX_PLL_V2' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(231): compiling module 'EFX_PLL_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(278): compiling module 'EFX_OSC_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(284): compiling module 'EFX_OSC_V3' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(293): compiling module 'EFX_FPLL_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(346): compiling module 'EFX_JTAG_V1' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v(355): compiling module 'EFX_JTAG_CTRL' [VERI-1018]
INFO     : Reading project database "/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/verilog_learnings.xml"
INFO     : ***** Beginning Analysis ... *****
INFO     : default VHDL library search path is now "/home/trinity/Downloads/efinity/2024.2/sim_models/vhdl/packages/vhdl_2008" [VHDL-1504]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_peri_lib.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/full_adder.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/half_adder.v' [VERI-1482]
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add_gate.v' [VERI-1482]
INFO     : Analysis took 0.0124564 seconds.
INFO     : 	Analysis took 0.02 seconds (approximately) in total CPU time.
INFO     : Analysis virtual memory usage: begin = 120.24 MB, end = 121.264 MB, delta = 1.024 MB
INFO     : Analysis resident set memory usage: begin = 76.472 MB, end = 77.508 MB, delta = 1.036 MB
INFO     : 	Analysis peak resident set memory usage = 361.224 MB
INFO     : ***** Ending Analysis ... *****
INFO     : ***** Beginning Elaboration ... *****
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(22): port 'uart_config_data' is not connected on this instance [VERI-2435]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(56): port 'uart_config_data' is not connected on this instance [VERI-2435]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(56): port 'o_Tx_Active' remains unconnected for this instance [VERI-1927]
INFO     : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(1): compiling module 'adder' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(61): compiling module 'uart_rx' [VERI-1018]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(83): using initial value of 'r_config_data' since it is never assigned [VERI-1220]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(146): expression size 4 truncated to fit in target size 3 [VERI-1209]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(179): expression size 9 truncated to fit in target size 8 [VERI-1209]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(81): net 'r_Rx_Byte[8]' does not have a driver [VDB-1002]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(35): expression size 4 truncated to fit in target size 1 [VERI-1209]
INFO     : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(183): compiling module 'uart_tx' [VERI-1018]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(208): using initial value of 'r_config_data' since it is never assigned [VERI-1220]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(263): expression size 4 truncated to fit in target size 3 [VERI-1209]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(11): net 'sum[3]' does not have a driver [VDB-1002]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(17): input port 'uart_config_data[31]' is not connected on this instance [VDB-1013]
WARNING  : /home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v(51): input port 'uart_config_data[31]' is not connected on this instance [VDB-1013]
INFO     : Elaboration took 0.00687562 seconds.
INFO     : 	Elaboration took 0 seconds (approximately) in total CPU time.
INFO     : Elaboration virtual memory usage: begin = 121.264 MB, end = 122.288 MB, delta = 1.024 MB
INFO     : Elaboration resident set memory usage: begin = 77.508 MB, end = 79.228 MB, delta = 1.72 MB
INFO     : 	Elaboration peak resident set memory usage = 361.224 MB
INFO     : ***** Ending Elaboration ... *****
INFO     : ... Setting Synthesis Option: mode=speed
INFO     : ***** Beginning Reading Mapping Library ... *****
INFO     : Analyzing Verilog file '/home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v' [VERI-1482]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(8): compiling module 'EFX_ADD' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(21): compiling module 'EFX_FF' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(38): compiling module 'EFX_COMB4' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(48): compiling module 'EFX_GBUFCE' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(57): compiling module 'EFX_LUT4' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(65): compiling module 'EFX_MULT' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(100): compiling module 'EFX_DSP48' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(156): compiling module 'EFX_DSP24' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(209): compiling module 'EFX_DSP12' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(262): compiling module 'EFX_RAM_4K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(322): compiling module 'EFX_RAM_5K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(394): compiling module 'EFX_DPRAM_5K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(499): compiling module 'RAMB5' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(561): compiling module 'EFX_RAM_10K' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(653): compiling module 'EFX_RAM10' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(754): compiling module 'EFX_DPRAM10' [VERI-1018]
INFO     : /home/trinity/Downloads/efinity/2024.2/sim_models/maplib/efinix_maplib.v(884): compiling module 'EFX_SRL8' [VERI-1018]
INFO     : Reading Mapping Library took 0.00894286 seconds.
INFO     : 	Reading Mapping Library took 0.01 seconds (approximately) in total CPU time.
INFO     : Reading Mapping Library virtual memory usage: begin = 122.288 MB, end = 122.288 MB, delta = 0 MB
INFO     : Reading Mapping Library resident set memory usage: begin = 79.928 MB, end = 79.928 MB, delta = 0 MB
INFO     : 	Reading Mapping Library peak resident set memory usage = 361.224 MB
INFO     : ***** Ending Reading Mapping Library ... *****
INFO     : ... Pre-synthesis checks begin
WARNING  : Removing redundant signal : uart_config_data[31]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[30]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[29]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[28]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[27]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[26]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[25]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[24]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[23]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[22]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[21]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[20]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[19]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[18]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[17]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[16]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[15]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[14]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[13]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : Removing redundant signal : uart_config_data[12]. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:66) [EFX-0200]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0200]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[31]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[30]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[29]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[28]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[27]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[26]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[25]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[24]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[23]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : Re-wiring to GND non-driven net 'uart_rx_inst.uart_config_data[22]'. (/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/add.v:17) [EFX-0201]
WARNING  : (The above message was generated too many times, subsequent similar messages will be muted.) [EFX-0201]
INFO     : ... Pre-synthesis checks end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... NameSpace init begin
INFO     : ... NameSpace init end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Mapping design "adder"
INFO     : ... Hierarchical pre-synthesis "uart_rx" begin
INFO     : ... Hierarchical pre-synthesis "uart_rx" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Hierarchical pre-synthesis "uart_tx" begin
INFO     : ... Hierarchical pre-synthesis "uart_tx" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Hierarchical pre-synthesis "adder" begin
INFO     : ... Clock Enable Synthesis Performed on 52 flops.
INFO     : ... Hierarchical pre-synthesis "adder" end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Flat synthesis begin
INFO     : ... Flat synthesis end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Flat optimizations begin
INFO     : ... Flat optimizations end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Check and break combinational loops begin
INFO     : ... Check and break combinational loops end (Real time : 0s CPU user time : 0s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Sequential Optimization begin
INFO     : ... Clock Network 'clk' with 90 loads will be considered for sequential optimization.
INFO     : ... Sequential Optimization deduced 140 equivalent points.
INFO     : ... Sequential Optimization end (Real time : 3s CPU user time : 3s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Setup for logic synthesis begin
INFO     : ... Setup for logic synthesis end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 361224KB)
INFO     : ... LUT mapping begin
INFO     : ... LS, strategy: 3, nd: 137, ed: 455, lv: 4, pw: 192.91
INFO     : ... LUT mapping end (Real time : 1s CPU user time : 3s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Post-synthesis Verific netlist creation begin
INFO     : ... Post-synthesis Verific netlist creation end (Real time : 0s CPU user time : 3s CPU sys time : 0s MEM : 361224KB)
INFO     : ... Postmap Retiming Optimization begin
INFO     : ... Clock Network 'clk~clk' with 67 loads will be considered for retiming optimization.
INFO     : ... Performed 0 retime moves.
INFO     : ... Postmap Retiming Optimization end (Real time : 3s CPU user time : 6s CPU sys time : 0s MEM : 361224KB)
INFO     : ***** Beginning VDB Netlist Checker ... *****
INFO     : VDB Netlist Checker took 0.000742974 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 219.124 MB, end = 219.124 MB, delta = 0 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 129.32 MB, end = 129.448 MB, delta = 0.128 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 361.224 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : ... Post-Map Verilog Writer begin
INFO     : Writing netlist 'adder' to Verilog file '/home/trinity/Downloads/efinity/2024.2/project/verilog_learnings/outflow/verilog_learnings.map.v' [VDB-1030]
INFO     : ... Post-Map Verilog Writer end (Real time : 0s CPU user time : 6s CPU sys time : 0s MEM : 361224KB)
INFO     : Resource Summary 
INFO     : =============================== 
INFO     : EFX_LUT4        : 	138
INFO     : EFX_FF          : 	67
INFO     : EFX_GBUFCE      : 	1
INFO     : =============================== 
INFO     : The entire flow of EFX_MAP took 7.44249 seconds.
INFO     : 	The entire flow of EFX_MAP took 6.85 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_MAP virtual memory usage: begin = 84.08 MB, end = 219.124 MB, delta = 135.044 MB
INFO     : The entire flow of EFX_MAP resident set memory usage: begin = 30.112 MB, end = 129.704 MB, delta = 99.592 MB
INFO     : 	The entire flow of EFX_MAP peak resident set memory usage = 361.224 MB
