
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/xilinx__workspace/TickTacToeFinal/pa.fromHdl.tcl
# create_project -name TickTacToeFinal -dir "C:/xilinx__workspace/TickTacToeFinal/planAhead_run_4" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main.ucf" [current_fileset -constrset]
Adding file 'C:/xilinx__workspace/TickTacToeFinal/main.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {dataToLed.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter08.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {betterBCDto7seg.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main $srcset
# add_files [list {main.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/xilinx__workspace/TickTacToeFinal/main.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/xilinx__workspace/TickTacToeFinal/main.ucf]
Finished Parsing UCF File [C:/xilinx__workspace/TickTacToeFinal/main.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 060304df
update_compile_order -fileset sim_1
startgroup
set_property package_pin P48 [get_ports P48]
endgroup
startgroup
set_property package_pin P5 [get_ports pinG0]
endgroup
set_property package_pin "" [get_ports [list  pinG1]]
startgroup
set_property package_pin P124 [get_ports pinG0]
endgroup
startgroup
set_property package_pin P127 [get_ports pinG1]
endgroup
startgroup
set_property package_pin P132 [get_ports pinG2]
endgroup
startgroup
set_property package_pin P134 [get_ports pinG3]
endgroup
startgroup
set_property package_pin P138 [get_ports pinG4]
endgroup
startgroup
set_property package_pin P140 [get_ports pinG5]
endgroup
set_property package_pin "" [get_ports [list  pinG7]]
startgroup
set_property package_pin P142 [get_ports pinG6]
endgroup
startgroup
set_property package_pin P1 [get_ports pinG7]
endgroup
startgroup
set_property package_pin P5 [get_ports pinG8]
endgroup
startgroup
set_property package_pin P126 [get_ports pinR0]
endgroup
startgroup
set_property package_pin P131 [get_ports pinR1]
endgroup
startgroup
set_property package_pin P133 [get_ports pinR2]
endgroup
startgroup
set_property package_pin P137 [get_ports pinR3]
endgroup
startgroup
set_property package_pin P139 [get_ports pinR4]
endgroup
startgroup
set_property package_pin P141 [get_ports pinR5]
endgroup
startgroup
set_property package_pin P143 [get_ports pinR6]
endgroup
startgroup
set_property package_pin P2 [get_ports pinR7]
endgroup
startgroup
set_property package_pin P6 [get_ports pinR8]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 05 17:39:28 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
