{"vcs1":{"timestamp_begin":1753752837.907712024, "rt":13.81, "ut":14.24, "st":0.58}}
{"vcselab":{"timestamp_begin":1753752851.903056699, "rt":0.39, "ut":0.30, "st":0.11}}
{"link":{"timestamp_begin":1753752852.430912861, "rt":1.22, "ut":0.92, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753752836.131357403}
{"VCS_COMP_START_TIME": 1753752836.131357403}
{"VCS_COMP_END_TIME": 1753752853.953025197}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -timescale=1ns/1ps -debug_access+all +vcs+lic+wait -lca -kdb +lint=PCWM +define+UVM_NO_DEPRECATED +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR +define+DUMP_FSDB -f ../sim/axi4_compile.f -l ./logs/compile.log"}
{"vcs1": {"peak_mem": 484000}}
{"vcselab": {"peak_mem": 182864}}
