<stg><name>padding2d_fix16.4</name>


<trans_list>

<trans id="384" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="7" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="8" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="9" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_7" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_6" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_5" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_4" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_3" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_2" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_1" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="13" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="14" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
<literal name="tmp_29_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="14" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_29_1" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="16" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="17" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="18" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="19" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="20" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="21" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_7" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_6" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_5" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_4" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_3" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_2" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_1" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="24" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="25" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="25" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="27" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6.preheader.critedge:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="21" op_0_bw="16">
<![CDATA[
.preheader6.preheader.critedge:1  %tmp_1_cast = zext i16 %output_width_read to i21

]]></Node>
<StgValue><ssdm name="tmp_1_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6.preheader.critedge:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.critedge:3  br label %.preheader5.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader5.0:0  %width = phi i5 [ %width_1, %0 ], [ 0, %.preheader6.preheader.critedge ]

]]></Node>
<StgValue><ssdm name="width"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5.0:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.0:2  %exitcond1 = icmp eq i5 %width, -2

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader5.0:3  %width_1 = add i5 %width, 1

]]></Node>
<StgValue><ssdm name="width_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.0:4  br i1 %exitcond1, label %.preheader4.0.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_s = zext i5 %width to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_addr = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:2  store i16 0, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader5.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.0.preheader:0  br label %.preheader4.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader4.0:0  %height1 = phi i5 [ %height_3_1, %3 ], [ 1, %.preheader4.0.preheader ]

]]></Node>
<StgValue><ssdm name="height1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4.0:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32768, i64 0)

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4.0:2  %tmp_16 = icmp ult i5 %height1, -3

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.0:3  br i1 %tmp_16, label %.preheader3.preheader.0, label %.loopexit.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="21" op_0_bw="5">
<![CDATA[
.preheader3.preheader.0:1  %tmp_421_cast_cast = zext i5 %height1 to i21

]]></Node>
<StgValue><ssdm name="tmp_421_cast_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.preheader.0:2  %tmp_17 = mul i21 %tmp_421_cast_cast, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3.preheader.0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.preheader.0:3  %tmp_18 = zext i21 %tmp_17 to i64

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader.0:4  %output_addr_1 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_18

]]></Node>
<StgValue><ssdm name="output_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.preheader.0:5  store i16 0, i16* %output_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.preheader.0:6  %tmp1 = add i5 %height1, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3.preheader.0:7  %p_shl2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="10">
<![CDATA[
.preheader3.preheader.0:8  %p_shl2_cast = zext i10 %p_shl2 to i11

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader3.preheader.0:9  %p_shl3 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="7">
<![CDATA[
.preheader3.preheader.0:10  %p_shl3_cast = zext i7 %p_shl3 to i11

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.preheader.0:11  %tmp5 = sub i11 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.0:12  br label %.preheader3.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader3.0.0:0  %width3 = phi i6 [ %width_3_0_7, %2 ], [ 1, %.preheader3.preheader.0 ]

]]></Node>
<StgValue><ssdm name="width3"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.0.0:1  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8192, i64 0)

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.0:2  %tmp_43_cast = zext i6 %width3 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.0:3  %tmp_19 = icmp ult i6 %width3, 29

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.0:4  br i1 %tmp_19, label %.preheader3.0.1, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.1:0  %tmp3 = add i6 -1, %width3

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.0.1:1  %tmp3_cast = zext i6 %tmp3 to i11

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.1:2  %tmp_20 = add i11 %tmp5, %tmp3_cast

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.1:3  %tmp_49_cast = sext i11 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.1:4  %tmp_21 = zext i32 %tmp_49_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.1:5  %input_0_addr = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_21

]]></Node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.1:6  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="71" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.1:6  %input_0_load = load i16* %input_0_addr, align 2

]]></Node>
<StgValue><ssdm name="input_0_load"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.1:7  %tmp_22 = add i21 %tmp_43_cast, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.1:8  %tmp_23 = zext i21 %tmp_22 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.1:9  %output_addr_2 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="output_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.1:10  store i16 %input_0_load, i16* %output_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="6">
<![CDATA[
.preheader3.0.1:11  %tmp_1 = trunc i6 %width3 to i5

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.1:12  %width_3 = add i6 1, %width3

]]></Node>
<StgValue><ssdm name="width_3"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.0.1:13  %width_3_cast = add i5 1, %tmp_1

]]></Node>
<StgValue><ssdm name="width_3_cast"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.1:14  %tmp_43_0_1_cast = zext i6 %width_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_1_cast"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.0.1:15  %tmp_44_0_1 = icmp ult i5 %width_3_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_44_0_1"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.1:16  br i1 %tmp_44_0_1, label %.preheader3.0.2, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.0.2:0  %tmp4_cast = zext i5 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.2:1  %tmp_49_0_1 = add i11 %tmp5, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp_49_0_1"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.2:2  %tmp_49_0_1_cast = sext i11 %tmp_49_0_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_1_cast"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.2:3  %tmp_50_0_1 = zext i32 %tmp_49_0_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.2:4  %input_0_addr_1 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_1

]]></Node>
<StgValue><ssdm name="input_0_addr_1"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.2:5  %input_0_load_1 = load i16* %input_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="88" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.2:5  %input_0_load_1 = load i16* %input_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_1"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.2:6  %tmp_51_0_1 = add i21 %tmp_43_0_1_cast, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_51_0_1"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.2:7  %tmp_52_0_1 = zext i21 %tmp_51_0_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_1"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.2:8  %output_addr_3 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_1

]]></Node>
<StgValue><ssdm name="output_addr_3"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.2:9  store i16 %input_0_load_1, i16* %output_addr_3, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.2:10  %width_3_0_1 = add i6 %width3, 2

]]></Node>
<StgValue><ssdm name="width_3_0_1"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.0.2:11  %width_3_0_1_cast = add i5 %tmp_1, 2

]]></Node>
<StgValue><ssdm name="width_3_0_1_cast"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.2:12  %tmp_43_0_2_cast = zext i6 %width_3_0_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_2_cast"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.0.2:13  %tmp_44_0_2 = icmp ult i5 %width_3_0_1_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_44_0_2"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.2:14  br i1 %tmp_44_0_2, label %.preheader3.0.3, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.0.3:0  %tmp6_cast = zext i5 %width_3_cast to i11

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.3:1  %tmp_49_0_2 = add i11 %tmp5, %tmp6_cast

]]></Node>
<StgValue><ssdm name="tmp_49_0_2"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.3:2  %tmp_49_0_2_cast = sext i11 %tmp_49_0_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_2_cast"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.3:3  %tmp_50_0_2 = zext i32 %tmp_49_0_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.3:4  %input_0_addr_2 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_2

]]></Node>
<StgValue><ssdm name="input_0_addr_2"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.3:5  %input_0_load_2 = load i16* %input_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.0.3:11  %width_3_0_2_cast = add i5 %tmp_1, 3

]]></Node>
<StgValue><ssdm name="width_3_0_2_cast"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.0.3:13  %tmp_44_0_3 = icmp ult i5 %width_3_0_2_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_44_0_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.3:5  %input_0_load_2 = load i16* %input_0_addr_2, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_2"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.3:6  %tmp_51_0_2 = add i21 %tmp_43_0_2_cast, %tmp_17

]]></Node>
<StgValue><ssdm name="tmp_51_0_2"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.3:7  %tmp_52_0_2 = zext i21 %tmp_51_0_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_2"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.3:8  %output_addr_4 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_2

]]></Node>
<StgValue><ssdm name="output_addr_4"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.3:9  store i16 %input_0_load_2, i16* %output_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.3:10  %width_3_0_2 = add i6 %width3, 3

]]></Node>
<StgValue><ssdm name="width_3_0_2"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.3:12  %tmp_43_0_3_cast = zext i6 %width_3_0_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_3_cast"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.3:14  br i1 %tmp_44_0_3, label %.preheader3.0.4, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.0.4:0  %tmp7_cast = zext i5 %width_3_0_1_cast to i11

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.4:1  %tmp_49_0_3 = add i11 %tmp7_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_49_0_3"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.4:2  %tmp_49_0_3_cast = sext i11 %tmp_49_0_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_3_cast"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.4:3  %tmp_50_0_3 = zext i32 %tmp_49_0_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_3"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.4:4  %input_0_addr_3 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_3

]]></Node>
<StgValue><ssdm name="input_0_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.4:5  %input_0_load_3 = load i16* %input_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.4:5  %input_0_load_3 = load i16* %input_0_addr_3, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_3"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.4:6  %tmp_51_0_3 = add i21 %tmp_17, %tmp_43_0_3_cast

]]></Node>
<StgValue><ssdm name="tmp_51_0_3"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.4:7  %tmp_52_0_3 = zext i21 %tmp_51_0_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_3"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.4:8  %output_addr_5 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_3

]]></Node>
<StgValue><ssdm name="output_addr_5"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.4:9  store i16 %input_0_load_3, i16* %output_addr_5, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.4:10  %width_3_0_3 = add i6 %width3, 4

]]></Node>
<StgValue><ssdm name="width_3_0_3"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.4:11  %tmp_43_0_4_cast = zext i6 %width_3_0_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_4_cast"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.4:12  %tmp_44_0_4 = icmp ult i6 %width_3_0_3, 29

]]></Node>
<StgValue><ssdm name="tmp_44_0_4"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.4:13  br i1 %tmp_44_0_4, label %.preheader3.0.5, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.0.5:0  %tmp8_cast = zext i6 %width_3_0_2 to i11

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.5:1  %tmp_49_0_4 = add i11 %tmp8_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_49_0_4"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.5:2  %tmp_49_0_4_cast = sext i11 %tmp_49_0_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_4_cast"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.5:3  %tmp_50_0_4 = zext i32 %tmp_49_0_4_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_4"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.5:4  %input_0_addr_4 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_4

]]></Node>
<StgValue><ssdm name="input_0_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.5:5  %input_0_load_4 = load i16* %input_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="135" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.5:5  %input_0_load_4 = load i16* %input_0_addr_4, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_4"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.5:6  %tmp_51_0_4 = add i21 %tmp_17, %tmp_43_0_4_cast

]]></Node>
<StgValue><ssdm name="tmp_51_0_4"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.5:7  %tmp_52_0_4 = zext i21 %tmp_51_0_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_4"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.5:8  %output_addr_6 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_4

]]></Node>
<StgValue><ssdm name="output_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.5:9  store i16 %input_0_load_4, i16* %output_addr_6, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.5:10  %width_3_0_4 = add i6 %width3, 5

]]></Node>
<StgValue><ssdm name="width_3_0_4"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.5:11  %tmp_43_0_5_cast = zext i6 %width_3_0_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_5_cast"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.5:12  %tmp_44_0_5 = icmp ult i6 %width_3_0_4, 29

]]></Node>
<StgValue><ssdm name="tmp_44_0_5"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.5:13  br i1 %tmp_44_0_5, label %.preheader3.0.6, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.0.6:0  %tmp9_cast = zext i6 %width_3_0_3 to i11

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.6:1  %tmp_49_0_5 = add i11 %tmp9_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_49_0_5"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.6:2  %tmp_49_0_5_cast = sext i11 %tmp_49_0_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_5_cast"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.6:3  %tmp_50_0_5 = zext i32 %tmp_49_0_5_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_5"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.6:4  %input_0_addr_5 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_5

]]></Node>
<StgValue><ssdm name="input_0_addr_5"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.6:5  %input_0_load_5 = load i16* %input_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="150" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.6:5  %input_0_load_5 = load i16* %input_0_addr_5, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_5"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.6:6  %tmp_51_0_5 = add i21 %tmp_17, %tmp_43_0_5_cast

]]></Node>
<StgValue><ssdm name="tmp_51_0_5"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.6:7  %tmp_52_0_5 = zext i21 %tmp_51_0_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_5"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.6:8  %output_addr_7 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_5

]]></Node>
<StgValue><ssdm name="output_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.6:9  store i16 %input_0_load_5, i16* %output_addr_7, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.6:10  %width_3_0_5 = add i6 %width3, 6

]]></Node>
<StgValue><ssdm name="width_3_0_5"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.6:11  %tmp_43_0_6_cast = zext i6 %width_3_0_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_6_cast"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.6:12  %tmp_44_0_6 = icmp ult i6 %width_3_0_5, 29

]]></Node>
<StgValue><ssdm name="tmp_44_0_6"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.6:13  br i1 %tmp_44_0_6, label %.preheader3.0.7, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.0.7:0  %tmp10_cast = zext i6 %width_3_0_4 to i11

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.0.7:1  %tmp_49_0_6 = add i11 %tmp10_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_49_0_6"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.0.7:2  %tmp_49_0_6_cast = sext i11 %tmp_49_0_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_6_cast"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.0.7:3  %tmp_50_0_6 = zext i32 %tmp_49_0_6_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_6"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.7:4  %input_0_addr_6 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_6

]]></Node>
<StgValue><ssdm name="input_0_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.7:5  %input_0_load_6 = load i16* %input_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.0.7:5  %input_0_load_6 = load i16* %input_0_addr_6, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_6"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.0.7:6  %tmp_51_0_6 = add i21 %tmp_17, %tmp_43_0_6_cast

]]></Node>
<StgValue><ssdm name="tmp_51_0_6"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.0.7:7  %tmp_52_0_6 = zext i21 %tmp_51_0_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_6"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.0.7:8  %output_addr_8 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_6

]]></Node>
<StgValue><ssdm name="output_addr_8"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.0.7:9  store i16 %input_0_load_6, i16* %output_addr_8, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.7:10  %width_3_0_6 = add i6 %width3, 7

]]></Node>
<StgValue><ssdm name="width_3_0_6"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.0.7:11  %tmp_43_0_7_cast = zext i6 %width_3_0_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_0_7_cast"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.0.7:12  %tmp_44_0_7 = icmp ult i6 %width_3_0_6, 29

]]></Node>
<StgValue><ssdm name="tmp_44_0_7"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.0.7:13  br i1 %tmp_44_0_7, label %2, label %.preheader2.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="11" op_0_bw="6">
<![CDATA[
:0  %tmp11_cast = zext i6 %width_3_0_5 to i11

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_49_0_7 = add i11 %tmp11_cast, %tmp5

]]></Node>
<StgValue><ssdm name="tmp_49_0_7"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_49_0_7_cast = sext i11 %tmp_49_0_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_0_7_cast"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_50_0_7 = zext i32 %tmp_49_0_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_0_7"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_0_addr_7 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_0_7

]]></Node>
<StgValue><ssdm name="input_0_addr_7"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="10">
<![CDATA[
:5  %input_0_load_7 = load i16* %input_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_19" val="1"/>
<literal name="tmp_44_0_1" val="1"/>
<literal name="tmp_44_0_2" val="1"/>
<literal name="tmp_44_0_3" val="1"/>
<literal name="tmp_44_0_4" val="1"/>
<literal name="tmp_44_0_5" val="1"/>
<literal name="tmp_44_0_6" val="1"/>
<literal name="tmp_44_0_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %width_3_0_7 = add i6 %width3, 8

]]></Node>
<StgValue><ssdm name="width_3_0_7"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_0_7" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_6" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_5" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_4" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_3" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_2" val="0"/>
</and_exp><and_exp><literal name="tmp_44_0_1" val="0"/>
</and_exp><and_exp><literal name="tmp_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.0:0  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="182" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="10">
<![CDATA[
:5  %input_0_load_7 = load i16* %input_0_addr_7, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_7"/></StgValue>
</operation>

<operation id="183" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %tmp_51_0_7 = add i21 %tmp_17, %tmp_43_0_7_cast

]]></Node>
<StgValue><ssdm name="tmp_51_0_7"/></StgValue>
</operation>

<operation id="184" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="21">
<![CDATA[
:7  %tmp_52_0_7 = zext i21 %tmp_51_0_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_0_7"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr_9 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_0_7

]]></Node>
<StgValue><ssdm name="output_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %input_0_load_7, i16* %output_addr_9, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader3.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2.0:0  %width4_0_in = phi i3 [ %phitmp, %1 ], [ -3, %.preheader2.preheader.0 ]

]]></Node>
<StgValue><ssdm name="width4_0_in"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="3">
<![CDATA[
.preheader2.0:1  %width4_0_in_cast = sext i3 %width4_0_in to i5

]]></Node>
<StgValue><ssdm name="width4_0_in_cast"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="21" op_0_bw="5">
<![CDATA[
.preheader2.0:2  %tmp_24_cast = zext i5 %width4_0_in_cast to i21

]]></Node>
<StgValue><ssdm name="tmp_24_cast"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.0:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.0:4  %exitcond3 = icmp eq i3 %width4_0_in, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.0:5  br i1 %exitcond3, label %.preheader4.1, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_24 = add i21 %tmp_17, %tmp_24_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_25 = zext i21 %tmp_24 to i64

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_10 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="output_addr_10"/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_10, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %phitmp = add i3 %width4_0_in, 1

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader4.1:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4.1:1  %height_3 = add i5 %height1, 1

]]></Node>
<StgValue><ssdm name="height_3"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4.1:2  %tmp_29_1 = icmp ult i5 %height_3, -3

]]></Node>
<StgValue><ssdm name="tmp_29_1"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4.1:3  br i1 %tmp_29_1, label %.preheader3.preheader.1, label %.loopexit.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
<literal name="tmp_29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="21" op_0_bw="5">
<![CDATA[
.preheader3.preheader.1:1  %tmp_422_cast_cast = zext i5 %height_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_422_cast_cast"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_16" val="1"/>
<literal name="exitcond3" val="1"/>
<literal name="tmp_29_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.preheader.1:2  %tmp_33_1 = mul i21 %tmp_422_cast_cast, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
<literal name="tmp_29_1" val="0"/>
</and_exp><and_exp><literal name="tmp_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.preheader:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader3.preheader.1:0  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.preheader.1:3  %tmp_41_1 = zext i21 %tmp_33_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_41_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.preheader.1:4  %output_addr_11 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_41_1

]]></Node>
<StgValue><ssdm name="output_addr_11"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.preheader.1:5  store i16 0, i16* %output_addr_11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader3.preheader.1:6  %p_shl4 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %height1, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="10">
<![CDATA[
.preheader3.preheader.1:7  %p_shl4_cast = zext i10 %p_shl4 to i11

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader3.preheader.1:8  %p_shl5 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %height1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="7">
<![CDATA[
.preheader3.preheader.1:9  %p_shl5_cast = zext i7 %p_shl5 to i11

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.preheader.1:10  %tmp5_1 = sub i11 %p_shl4_cast, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp5_1"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader.1:11  br label %.preheader3.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="217" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader3.1.0:0  %width3_1 = phi i6 [ %width_3_1_7, %5 ], [ 1, %.preheader3.preheader.1 ]

]]></Node>
<StgValue><ssdm name="width3_1"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3.1.0:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 8192, i64 0)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.0:2  %tmp_43_1_cast = zext i6 %width3_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_cast"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.0:3  %tmp_44_1 = icmp ult i6 %width3_1, 29

]]></Node>
<StgValue><ssdm name="tmp_44_1"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.0:4  br i1 %tmp_44_1, label %.preheader3.1.1, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.1:0  %tmp2 = add i6 -1, %width3_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.1.1:1  %tmp12_cast = zext i6 %tmp2 to i11

]]></Node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.1:2  %tmp_49_1 = add i11 %tmp5_1, %tmp12_cast

]]></Node>
<StgValue><ssdm name="tmp_49_1"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.1:3  %tmp_49_1_cast = sext i11 %tmp_49_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_cast"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.1:4  %tmp_50_1 = zext i32 %tmp_49_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.1:5  %input_0_addr_8 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1

]]></Node>
<StgValue><ssdm name="input_0_addr_8"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.1:6  %input_0_load_8 = load i16* %input_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="229" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.1:6  %input_0_load_8 = load i16* %input_0_addr_8, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_8"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.1:7  %tmp_51_1 = add i21 %tmp_43_1_cast, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp_51_1"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.1:8  %tmp_52_1 = zext i21 %tmp_51_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.1:9  %output_addr_12 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1

]]></Node>
<StgValue><ssdm name="output_addr_12"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.1:10  store i16 %input_0_load_8, i16* %output_addr_12, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="5" op_0_bw="6">
<![CDATA[
.preheader3.1.1:11  %tmp_2 = trunc i6 %width3_1 to i5

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.1:12  %width_3_1 = add i6 1, %width3_1

]]></Node>
<StgValue><ssdm name="width_3_1"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.1.1:13  %width_3_1_cast = add i5 1, %tmp_2

]]></Node>
<StgValue><ssdm name="width_3_1_cast"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.1:14  %tmp_43_1_1_cast = zext i6 %width_3_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_1_cast"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.1.1:15  %tmp_44_1_1 = icmp ult i5 %width_3_1_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_44_1_1"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.1:16  br i1 %tmp_44_1_1, label %.preheader3.1.2, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.1.2:0  %tmp13_cast = zext i5 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.2:1  %tmp_49_1_1 = add i11 %tmp5_1, %tmp13_cast

]]></Node>
<StgValue><ssdm name="tmp_49_1_1"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.2:2  %tmp_49_1_1_cast = sext i11 %tmp_49_1_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_1_cast"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.2:3  %tmp_50_1_1 = zext i32 %tmp_49_1_1_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_1"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.2:4  %input_0_addr_9 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_1

]]></Node>
<StgValue><ssdm name="input_0_addr_9"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.2:5  %input_0_load_9 = load i16* %input_0_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="246" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.2:5  %input_0_load_9 = load i16* %input_0_addr_9, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_9"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.2:6  %tmp_51_1_1 = add i21 %tmp_43_1_1_cast, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp_51_1_1"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.2:7  %tmp_52_1_1 = zext i21 %tmp_51_1_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_1"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.2:8  %output_addr_13 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_1

]]></Node>
<StgValue><ssdm name="output_addr_13"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.2:9  store i16 %input_0_load_9, i16* %output_addr_13, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.2:10  %width_3_1_1 = add i6 %width3_1, 2

]]></Node>
<StgValue><ssdm name="width_3_1_1"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.1.2:11  %width_3_1_1_cast = add i5 %tmp_2, 2

]]></Node>
<StgValue><ssdm name="width_3_1_1_cast"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.2:12  %tmp_43_1_2_cast = zext i6 %width_3_1_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_2_cast"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.1.2:13  %tmp_44_1_2 = icmp ult i5 %width_3_1_1_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_44_1_2"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.2:14  br i1 %tmp_44_1_2, label %.preheader3.1.3, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.1.3:0  %tmp14_cast = zext i5 %width_3_1_cast to i11

]]></Node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.3:1  %tmp_49_1_2 = add i11 %tmp5_1, %tmp14_cast

]]></Node>
<StgValue><ssdm name="tmp_49_1_2"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.3:2  %tmp_49_1_2_cast = sext i11 %tmp_49_1_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_2_cast"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.3:3  %tmp_50_1_2 = zext i32 %tmp_49_1_2_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_2"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.3:4  %input_0_addr_10 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_2

]]></Node>
<StgValue><ssdm name="input_0_addr_10"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.3:5  %input_0_load_10 = load i16* %input_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.1.3:11  %width_3_1_2_cast = add i5 %tmp_2, 3

]]></Node>
<StgValue><ssdm name="width_3_1_2_cast"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3.1.3:13  %tmp_44_1_3 = icmp ult i5 %width_3_1_2_cast, -3

]]></Node>
<StgValue><ssdm name="tmp_44_1_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="264" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.3:5  %input_0_load_10 = load i16* %input_0_addr_10, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_10"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.3:6  %tmp_51_1_2 = add i21 %tmp_43_1_2_cast, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp_51_1_2"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.3:7  %tmp_52_1_2 = zext i21 %tmp_51_1_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_2"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.3:8  %output_addr_14 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_2

]]></Node>
<StgValue><ssdm name="output_addr_14"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.3:9  store i16 %input_0_load_10, i16* %output_addr_14, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.3:10  %width_3_1_2 = add i6 %width3_1, 3

]]></Node>
<StgValue><ssdm name="width_3_1_2"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.3:12  %tmp_43_1_3_cast = zext i6 %width_3_1_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_3_cast"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.3:14  br i1 %tmp_44_1_3, label %.preheader3.1.4, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="5">
<![CDATA[
.preheader3.1.4:0  %tmp15_cast = zext i5 %width_3_1_1_cast to i11

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.4:1  %tmp_49_1_3 = add i11 %tmp15_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_49_1_3"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.4:2  %tmp_49_1_3_cast = sext i11 %tmp_49_1_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_3_cast"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.4:3  %tmp_50_1_3 = zext i32 %tmp_49_1_3_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_3"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.4:4  %input_0_addr_11 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_3

]]></Node>
<StgValue><ssdm name="input_0_addr_11"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.4:5  %input_0_load_11 = load i16* %input_0_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="278" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.4:5  %input_0_load_11 = load i16* %input_0_addr_11, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_11"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.4:6  %tmp_51_1_3 = add i21 %tmp_33_1, %tmp_43_1_3_cast

]]></Node>
<StgValue><ssdm name="tmp_51_1_3"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.4:7  %tmp_52_1_3 = zext i21 %tmp_51_1_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_3"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.4:8  %output_addr_16 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_3

]]></Node>
<StgValue><ssdm name="output_addr_16"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.4:9  store i16 %input_0_load_11, i16* %output_addr_16, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.4:10  %width_3_1_3 = add i6 %width3_1, 4

]]></Node>
<StgValue><ssdm name="width_3_1_3"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.4:11  %tmp_43_1_4_cast = zext i6 %width_3_1_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_4_cast"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.4:12  %tmp_44_1_4 = icmp ult i6 %width_3_1_3, 29

]]></Node>
<StgValue><ssdm name="tmp_44_1_4"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.4:13  br i1 %tmp_44_1_4, label %.preheader3.1.5, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.1.5:0  %tmp16_cast = zext i6 %width_3_1_2 to i11

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.5:1  %tmp_49_1_4 = add i11 %tmp16_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_49_1_4"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.5:2  %tmp_49_1_4_cast = sext i11 %tmp_49_1_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_4_cast"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.5:3  %tmp_50_1_4 = zext i32 %tmp_49_1_4_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_4"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.5:4  %input_0_addr_12 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_4

]]></Node>
<StgValue><ssdm name="input_0_addr_12"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.5:5  %input_0_load_12 = load i16* %input_0_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="293" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.5:5  %input_0_load_12 = load i16* %input_0_addr_12, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_12"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.5:6  %tmp_51_1_4 = add i21 %tmp_33_1, %tmp_43_1_4_cast

]]></Node>
<StgValue><ssdm name="tmp_51_1_4"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.5:7  %tmp_52_1_4 = zext i21 %tmp_51_1_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_4"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.5:8  %output_addr_17 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_4

]]></Node>
<StgValue><ssdm name="output_addr_17"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.5:9  store i16 %input_0_load_12, i16* %output_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.5:10  %width_3_1_4 = add i6 %width3_1, 5

]]></Node>
<StgValue><ssdm name="width_3_1_4"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.5:11  %tmp_43_1_5_cast = zext i6 %width_3_1_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_5_cast"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.5:12  %tmp_44_1_5 = icmp ult i6 %width_3_1_4, 29

]]></Node>
<StgValue><ssdm name="tmp_44_1_5"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.5:13  br i1 %tmp_44_1_5, label %.preheader3.1.6, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.1.6:0  %tmp17_cast = zext i6 %width_3_1_3 to i11

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.6:1  %tmp_49_1_5 = add i11 %tmp17_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_49_1_5"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.6:2  %tmp_49_1_5_cast = sext i11 %tmp_49_1_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_5_cast"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.6:3  %tmp_50_1_5 = zext i32 %tmp_49_1_5_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_5"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.6:4  %input_0_addr_13 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_5

]]></Node>
<StgValue><ssdm name="input_0_addr_13"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.6:5  %input_0_load_13 = load i16* %input_0_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="308" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.6:5  %input_0_load_13 = load i16* %input_0_addr_13, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_13"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.6:6  %tmp_51_1_5 = add i21 %tmp_33_1, %tmp_43_1_5_cast

]]></Node>
<StgValue><ssdm name="tmp_51_1_5"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.6:7  %tmp_52_1_5 = zext i21 %tmp_51_1_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_5"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.6:8  %output_addr_18 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_5

]]></Node>
<StgValue><ssdm name="output_addr_18"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.6:9  store i16 %input_0_load_13, i16* %output_addr_18, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.6:10  %width_3_1_5 = add i6 %width3_1, 6

]]></Node>
<StgValue><ssdm name="width_3_1_5"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.6:11  %tmp_43_1_6_cast = zext i6 %width_3_1_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_6_cast"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.6:12  %tmp_44_1_6 = icmp ult i6 %width_3_1_5, 29

]]></Node>
<StgValue><ssdm name="tmp_44_1_6"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.6:13  br i1 %tmp_44_1_6, label %.preheader3.1.7, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="11" op_0_bw="6">
<![CDATA[
.preheader3.1.7:0  %tmp18_cast = zext i6 %width_3_1_4 to i11

]]></Node>
<StgValue><ssdm name="tmp18_cast"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader3.1.7:1  %tmp_49_1_6 = add i11 %tmp18_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_49_1_6"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="11">
<![CDATA[
.preheader3.1.7:2  %tmp_49_1_6_cast = sext i11 %tmp_49_1_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_6_cast"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="32">
<![CDATA[
.preheader3.1.7:3  %tmp_50_1_6 = zext i32 %tmp_49_1_6_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_6"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.7:4  %input_0_addr_14 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_6

]]></Node>
<StgValue><ssdm name="input_0_addr_14"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.7:5  %input_0_load_14 = load i16* %input_0_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="323" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="10">
<![CDATA[
.preheader3.1.7:5  %input_0_load_14 = load i16* %input_0_addr_14, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_14"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader3.1.7:6  %tmp_51_1_6 = add i21 %tmp_33_1, %tmp_43_1_6_cast

]]></Node>
<StgValue><ssdm name="tmp_51_1_6"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="21">
<![CDATA[
.preheader3.1.7:7  %tmp_52_1_6 = zext i21 %tmp_51_1_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_6"/></StgValue>
</operation>

<operation id="326" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3.1.7:8  %output_addr_19 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_6

]]></Node>
<StgValue><ssdm name="output_addr_19"/></StgValue>
</operation>

<operation id="327" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
.preheader3.1.7:9  store i16 %input_0_load_14, i16* %output_addr_19, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.7:10  %width_3_1_6 = add i6 %width3_1, 7

]]></Node>
<StgValue><ssdm name="width_3_1_6"/></StgValue>
</operation>

<operation id="329" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="21" op_0_bw="6">
<![CDATA[
.preheader3.1.7:11  %tmp_43_1_7_cast = zext i6 %width_3_1_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_43_1_7_cast"/></StgValue>
</operation>

<operation id="330" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader3.1.7:12  %tmp_44_1_7 = icmp ult i6 %width_3_1_6, 29

]]></Node>
<StgValue><ssdm name="tmp_44_1_7"/></StgValue>
</operation>

<operation id="331" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3.1.7:13  br i1 %tmp_44_1_7, label %5, label %.preheader2.preheader.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="11" op_0_bw="6">
<![CDATA[
:0  %tmp19_cast = zext i6 %width_3_1_5 to i11

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %tmp_49_1_7 = add i11 %tmp19_cast, %tmp5_1

]]></Node>
<StgValue><ssdm name="tmp_49_1_7"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="11">
<![CDATA[
:2  %tmp_49_1_7_cast = sext i11 %tmp_49_1_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_49_1_7_cast"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_50_1_7 = zext i32 %tmp_49_1_7_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_50_1_7"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_0_addr_15 = getelementptr [784 x i16]* %input_0, i64 0, i64 %tmp_50_1_7

]]></Node>
<StgValue><ssdm name="input_0_addr_15"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
:5  %input_0_load_15 = load i16* %input_0_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1" val="1"/>
<literal name="tmp_44_1_1" val="1"/>
<literal name="tmp_44_1_2" val="1"/>
<literal name="tmp_44_1_3" val="1"/>
<literal name="tmp_44_1_4" val="1"/>
<literal name="tmp_44_1_5" val="1"/>
<literal name="tmp_44_1_6" val="1"/>
<literal name="tmp_44_1_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:10  %width_3_1_7 = add i6 %width3_1, 8

]]></Node>
<StgValue><ssdm name="width_3_1_7"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44_1_7" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_6" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_5" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_4" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_3" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_2" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1_1" val="0"/>
</and_exp><and_exp><literal name="tmp_44_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.1:0  br label %.preheader2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="340" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="10">
<![CDATA[
:5  %input_0_load_15 = load i16* %input_0_addr_15, align 2

]]></Node>
<StgValue><ssdm name="input_0_load_15"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:6  %tmp_51_1_7 = add i21 %tmp_33_1, %tmp_43_1_7_cast

]]></Node>
<StgValue><ssdm name="tmp_51_1_7"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="21">
<![CDATA[
:7  %tmp_52_1_7 = zext i21 %tmp_51_1_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_1_7"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr_20 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_52_1_7

]]></Node>
<StgValue><ssdm name="output_addr_20"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %input_0_load_15, i16* %output_addr_20, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader3.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="346" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader2.1:0  %width4_0_in_1 = phi i3 [ %phitmp1, %4 ], [ -3, %.preheader2.preheader.1 ]

]]></Node>
<StgValue><ssdm name="width4_0_in_1"/></StgValue>
</operation>

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="5" op_0_bw="3">
<![CDATA[
.preheader2.1:1  %width4_0_in_1_cast = sext i3 %width4_0_in_1 to i5

]]></Node>
<StgValue><ssdm name="width4_0_in_1_cast"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="21" op_0_bw="5">
<![CDATA[
.preheader2.1:2  %tmp_56_1_cast = zext i5 %width4_0_in_1_cast to i21

]]></Node>
<StgValue><ssdm name="tmp_56_1_cast"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.1:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader2.1:4  %exitcond5 = icmp eq i3 %width4_0_in_1, -2

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.1:5  br i1 %exitcond5, label %3, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_58_1 = add i21 %tmp_33_1, %tmp_56_1_cast

]]></Node>
<StgValue><ssdm name="tmp_58_1"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_59_1 = zext i21 %tmp_58_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_59_1"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_21 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_59_1

]]></Node>
<StgValue><ssdm name="output_addr_21"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_21, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %phitmp1 = add i3 %width4_0_in_1, 1

]]></Node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="357" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="359" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %height_3_1 = add i5 %height1, 2

]]></Node>
<StgValue><ssdm name="height_3_1"/></StgValue>
</operation>

<operation id="360" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader4.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.loopexit:0  %height = phi i3 [ -3, %.loopexit.preheader ], [ %phitmp2, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="height"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="5" op_0_bw="3">
<![CDATA[
.loopexit:1  %height_cast = sext i3 %height to i5

]]></Node>
<StgValue><ssdm name="height_cast"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="21" op_0_bw="5">
<![CDATA[
.loopexit:2  %tmp_7_cast = zext i5 %height_cast to i21

]]></Node>
<StgValue><ssdm name="tmp_7_cast"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit:4  %exitcond4 = icmp eq i3 %height, -2

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %exitcond4, label %7, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:0  %tmp_9 = mul i21 %tmp_7_cast, %tmp_1_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %width6 = phi i5 [ %width_2, %6 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="width6"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="21" op_0_bw="5">
<![CDATA[
.preheader:1  %tmp_10_cast = zext i5 %width6 to i21

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %exitcond = icmp eq i5 %width6, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4  %width_2 = add i5 %width6, 1

]]></Node>
<StgValue><ssdm name="width_2"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond, label %.loopexit.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp4 = add i21 %tmp_9, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="21">
<![CDATA[
:1  %tmp_15 = zext i21 %tmp4 to i64

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr_15 = getelementptr [900 x i16]* %output_r, i64 0, i64 %tmp_15

]]></Node>
<StgValue><ssdm name="output_addr_15"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:3  store i16 0, i16* %output_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit.loopexit:0  %phitmp2 = add i3 %height, 1

]]></Node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:1  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
