{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1378747702392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1378747702393 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 09 14:28:22 2013 " "Processing started: Mon Sep 09 14:28:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1378747702393 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1378747702393 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controle -c controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off controle -c controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1378747702393 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1378747702961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-maquina_estados " "Found design unit 1: controle-maquina_estados" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1378747703932 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1378747703932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1378747703932 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle " "Elaborating entity \"controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1378747703988 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instrucao controle.vhd(39) " "VHDL Process Statement warning at controle.vhd(39): inferring latch(es) for signal or variable \"instrucao\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1378747703991 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[0\] controle.vhd(39) " "Inferred latch for \"instrucao\[0\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704023 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[1\] controle.vhd(39) " "Inferred latch for \"instrucao\[1\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704024 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[2\] controle.vhd(39) " "Inferred latch for \"instrucao\[2\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704024 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[3\] controle.vhd(39) " "Inferred latch for \"instrucao\[3\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704024 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[4\] controle.vhd(39) " "Inferred latch for \"instrucao\[4\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704024 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[5\] controle.vhd(39) " "Inferred latch for \"instrucao\[5\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704024 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[6\] controle.vhd(39) " "Inferred latch for \"instrucao\[6\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704025 "|controle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instrucao\[7\] controle.vhd(39) " "Inferred latch for \"instrucao\[7\]\" at controle.vhd(39)" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1378747704025 "|controle"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 13 -1 0 } } { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1378747705681 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1378747705681 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "mRam_en GND " "Pin \"mRam_en\" is stuck at GND" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378747706084 "|controle|mRam_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "B_en GND " "Pin \"B_en\" is stuck at GND" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378747706084 "|controle|B_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "ULA_en VCC " "Pin \"ULA_en\" is stuck at VCC" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378747706084 "|controle|ULA_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "Buss_C_ctrl GND " "Pin \"Buss_C_ctrl\" is stuck at GND" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378747706084 "|controle|Buss_C_ctrl"} { "Warning" "WMLS_MLS_STUCK_PIN" "Buss_D_ctrl GND " "Pin \"Buss_D_ctrl\" is stuck at GND" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1378747706084 "|controle|Buss_D_ctrl"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1378747706084 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1378747707127 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1378747707319 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1378747707319 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Z " "No output dependent on input pin \"Z\"" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378747707412 "|controle|Z"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "N " "No output dependent on input pin \"N\"" {  } { { "controle.vhd" "" { Text "C:/Sites/Dropbox/temporaria/trabalho_microprocessadores/processador_pires/Controle/controle.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1378747707412 "|controle|N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1378747707412 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1378747707412 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1378747707412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "135 " "Implemented 135 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1378747707412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1378747707412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "333 " "Peak virtual memory: 333 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1378747707462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 09 14:28:27 2013 " "Processing ended: Mon Sep 09 14:28:27 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1378747707462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1378747707462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1378747707462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1378747707462 ""}
