Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 11:32:37 2022
****************************************


  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          9.9129                     5.0572 &   7.0572 r
  la_data_in[24] (net)                                   2   0.3435 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0572 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.3964   9.9214   0.9500  -4.8260  -4.8944 &   2.1628 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2905   0.9500            0.1194 &   2.2822 r
  mprj/buf_i[152] (net)                                  2   0.0141 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2905   0.9500   0.0000   0.0005 &   2.2827 r
  data arrival time                                                                                                  2.2827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4060   1.0500   0.0000   4.7530 &   9.3363 r
  clock reconvergence pessimism                                                                           0.0000     9.3363
  clock uncertainty                                                                                       0.1000     9.4363
  library hold time                                                                     1.0000            0.2694     9.7056
  data required time                                                                                                 9.7056
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7056
  data arrival time                                                                                                 -2.2827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.4229

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4446 
  total derate : arrival time                                                                             0.2567 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7013 

  slack (with derating applied) (VIOLATED)                                                               -7.4229 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.7216 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          9.8364                     5.0149 &   7.0149 r
  la_data_in[25] (net)                                   2   0.3407 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0149 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.2018   9.8452   0.9500  -4.7023  -4.7634 &   2.2515 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2820   0.9500            0.1152 &   2.3667 r
  mprj/buf_i[153] (net)                                  2   0.0121 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0795   0.2820   0.9500  -0.0362  -0.0376 &   2.3291 r
  data arrival time                                                                                                  2.3291

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4049   1.0500   0.0000   4.7714 &   9.3547 r
  clock reconvergence pessimism                                                                           0.0000     9.3547
  clock uncertainty                                                                                       0.1000     9.4547
  library hold time                                                                     1.0000            0.2696     9.7243
  data required time                                                                                                 9.7243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7243
  data arrival time                                                                                                 -2.3291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -7.3953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4455 
  total derate : arrival time                                                                             0.2522 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6976 

  slack (with derating applied) (VIOLATED)                                                               -7.3953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.6976 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             9.6809                     4.9564 &   6.9564 r
  la_oenb[21] (net)                                      2   0.3361 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9564 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.1354   9.6870   0.9500  -4.6687  -4.7510 &   2.2054 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2934   0.9500            0.1347 &   2.3401 r
  mprj/buf_i[85] (net)                                   2   0.0161 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0949   0.2934   0.9500  -0.0442  -0.0459 &   2.2942 r
  data arrival time                                                                                                  2.2942

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3823   1.0500   0.0000   4.2735 &   8.8568 r
  clock reconvergence pessimism                                                                           0.0000     8.8568
  clock uncertainty                                                                                       0.1000     8.9568
  library hold time                                                                     1.0000            0.2693     9.2261
  data required time                                                                                                 9.2261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2261
  data arrival time                                                                                                 -2.2942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4218 
  total derate : arrival time                                                                             0.2507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6725 

  slack (with derating applied) (VIOLATED)                                                               -6.9319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.2595 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[31] (in)                                                         11.3928                     5.7948 &   7.7948 r
  la_data_in[31] (net)                                   2   0.3943 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.7948 r
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.9830  11.4060   0.9500  -5.0163  -5.0372 &   2.7577 r
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2910   0.9500            0.0387 &   2.7964 r
  mprj/buf_i[159] (net)                                  1   0.0088 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2910   0.9500   0.0000   0.0003 &   2.7967 r
  data arrival time                                                                                                  2.7967

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4062   1.0500   0.0000   4.7507 &   9.3339 r
  clock reconvergence pessimism                                                                           0.0000     9.3339
  clock uncertainty                                                                                       0.1000     9.4339
  library hold time                                                                     1.0000            0.2694     9.7033
  data required time                                                                                                 9.7033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7033
  data arrival time                                                                                                 -2.7967
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.9066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4445 
  total derate : arrival time                                                                             0.2650 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7094 

  slack (with derating applied) (VIOLATED)                                                               -6.9066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1972 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[24] (in)                                                             9.8354                     5.0204 &   7.0204 r
  la_oenb[24] (net)                                      2   0.3409 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0204 r
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.2036   9.8435   0.9500  -4.1753  -4.2139 &   2.8066 r
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2784   0.9500            0.1118 &   2.9184 r
  mprj/buf_i[88] (net)                                   2   0.0111 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0342   0.2784   0.9500  -0.0150  -0.0154 &   2.9030 r
  data arrival time                                                                                                  2.9030

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4056   1.0500   0.0000   4.7609 &   9.3442 r
  clock reconvergence pessimism                                                                           0.0000     9.3442
  clock uncertainty                                                                                       0.1000     9.4442
  library hold time                                                                     1.0000            0.2697     9.7139
  data required time                                                                                                 9.7139
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7139
  data arrival time                                                                                                 -2.9030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8109

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4450 
  total derate : arrival time                                                                             0.2244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6693 

  slack (with derating applied) (VIOLATED)                                                               -6.8109 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1415 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             9.5455                     4.8693 &   6.8693 r
  la_oenb[22] (net)                                      2   0.3307 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.8693 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0679   9.5537   0.9500  -4.0327  -4.0686 &   2.8006 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3232   0.9500            0.1693 &   2.9699 r
  mprj/buf_i[86] (net)                                   2   0.0274 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0951   0.3232   0.9500  -0.0468  -0.0478 &   2.9220 r
  data arrival time                                                                                                  2.9220

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4048   1.0500   0.0000   4.7734 &   9.3567 r
  clock reconvergence pessimism                                                                           0.0000     9.3567
  clock uncertainty                                                                                       0.1000     9.4567
  library hold time                                                                     1.0000            0.2684     9.7250
  data required time                                                                                                 9.7250
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7250
  data arrival time                                                                                                 -2.9220
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.8030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4456 
  total derate : arrival time                                                                             0.2217 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6672 

  slack (with derating applied) (VIOLATED)                                                               -6.8030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1358 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             9.5449                     4.8694 &   6.8694 r
  la_oenb[23] (net)                                      2   0.3307 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.8694 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0164   9.5530   0.9500  -4.0466  -4.0835 &   2.7859 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3038   0.9500            0.1514 &   2.9373 r
  mprj/buf_i[87] (net)                                   2   0.0205 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3038   0.9500   0.0000   0.0008 &   2.9381 r
  data arrival time                                                                                                  2.9381

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4060   1.0500   0.0000   4.7545 &   9.3378 r
  clock reconvergence pessimism                                                                           0.0000     9.3378
  clock uncertainty                                                                                       0.1000     9.4378
  library hold time                                                                     1.0000            0.2690     9.7068
  data required time                                                                                                 9.7068
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7068
  data arrival time                                                                                                 -2.9381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.7686

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4447 
  total derate : arrival time                                                                             0.2191 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6637 

  slack (with derating applied) (VIOLATED)                                                               -6.7686 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -6.1049 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                            10.4074                     5.2975 &   7.2975 r
  la_oenb[11] (net)                                      2   0.3602 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.2975 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.4018  10.4181   0.9500  -4.7145  -4.7515 &   2.5460 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3239   0.9500            0.1242 &   2.6702 r
  mprj/buf_i[75] (net)                                   2   0.0235 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0967   0.3239   0.9500  -0.0460  -0.0475 &   2.6227 r
  data arrival time                                                                                                  2.6227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3817   1.0500   0.0000   4.2919 &   8.8752 r
  clock reconvergence pessimism                                                                           0.0000     8.8752
  clock uncertainty                                                                                       0.1000     8.9752
  library hold time                                                                     1.0000            0.2684     9.2435
  data required time                                                                                                 9.2435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2435
  data arrival time                                                                                                 -2.6227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.6208

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.2551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6777 

  slack (with derating applied) (VIOLATED)                                                               -6.6208 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.9431 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[43] (in)                                                            11.2699                     5.7055 &   7.7055 r
  la_oenb[43] (net)                                      2   0.3889 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.7055 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.3632  11.2866   0.9500  -4.6256  -4.6012 &   3.1044 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3703   0.9500            0.1200 &   3.2243 r
  mprj/buf_i[107] (net)                                  2   0.0350 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1864   0.3704   0.9500  -0.0905  -0.0924 &   3.1319 r
  data arrival time                                                                                                  3.1319

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4076   1.0500   0.0000   4.7139 &   9.2971 r
  clock reconvergence pessimism                                                                           0.0000     9.2971
  clock uncertainty                                                                                       0.1000     9.3971
  library hold time                                                                     1.0000            0.2669     9.6641
  data required time                                                                                                 9.6641
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6641
  data arrival time                                                                                                 -3.1319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.5322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4427 
  total derate : arrival time                                                                             0.2557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6984 

  slack (with derating applied) (VIOLATED)                                                               -6.5322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8337 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             9.2857                     4.7398 &   6.7398 r
  la_oenb[20] (net)                                      2   0.3218 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7398 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0619   9.2934   0.9500  -4.0255  -4.0702 &   2.6696 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2987   0.9500            0.1606 &   2.8302 r
  mprj/buf_i[84] (net)                                   2   0.0199 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1231   0.2987   0.9500  -0.0571  -0.0592 &   2.7710 r
  data arrival time                                                                                                  2.7710

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3819   1.0500   0.0000   4.2861 &   8.8694 r
  clock reconvergence pessimism                                                                           0.0000     8.8694
  clock uncertainty                                                                                       0.1000     8.9694
  library hold time                                                                     1.0000            0.2691     9.2385
  data required time                                                                                                 9.2385
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2385
  data arrival time                                                                                                 -2.7710
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4223 
  total derate : arrival time                                                                             0.2209 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6432 

  slack (with derating applied) (VIOLATED)                                                               -6.4675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.8243 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[31] (in)                                                             9.7714                     4.9710 &   6.9710 r
  la_oenb[31] (net)                                      2   0.3380 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9710 r
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.4960   9.7817   0.9500  -3.7993  -3.8020 &   3.1690 r
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2522   0.9500            0.0898 &   3.2587 r
  mprj/buf_i[95] (net)                                   1   0.0041 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2522   0.9500   0.0000   0.0001 &   3.2588 r
  data arrival time                                                                                                  3.2588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4062   1.0500   0.0000   4.7500 &   9.3333 r
  clock reconvergence pessimism                                                                           0.0000     9.3333
  clock uncertainty                                                                                       0.1000     9.4333
  library hold time                                                                     1.0000            0.2705     9.7039
  data required time                                                                                                 9.7039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7039
  data arrival time                                                                                                 -3.2588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4444 
  total derate : arrival time                                                                             0.2045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6490 

  slack (with derating applied) (VIOLATED)                                                               -6.4450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7960 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                            10.1858                     5.1889 &   7.1889 r
  la_oenb[13] (net)                                      2   0.3527 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1889 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -8.0224  10.1958   0.9500  -4.4927  -4.5281 &   2.6608 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3288   0.9500            0.1406 &   2.8015 r
  mprj/buf_i[77] (net)                                   2   0.0263 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0337   0.3288   0.9500  -0.0171  -0.0168 &   2.7846 r
  data arrival time                                                                                                  2.7846

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3824   1.0500   0.0000   4.2714 &   8.8547 r
  clock reconvergence pessimism                                                                           0.0000     8.8547
  clock uncertainty                                                                                       0.1000     8.9547
  library hold time                                                                     1.0000            0.2682     9.2229
  data required time                                                                                                 9.2229
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2229
  data arrival time                                                                                                 -2.7846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4217 
  total derate : arrival time                                                                             0.2429 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6646 

  slack (with derating applied) (VIOLATED)                                                               -6.4383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7737 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          9.8314                     5.0077 &   7.0077 r
  la_data_in[15] (net)                                   2   0.3403 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0077 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.4364   9.8408   0.9500  -4.2918  -4.3261 &   2.6816 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3349   0.9500            0.1650 &   2.8466 r
  mprj/buf_i[143] (net)                                  2   0.0302 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0720   0.3349   0.9500  -0.0375  -0.0382 &   2.8084 r
  data arrival time                                                                                                  2.8084

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3819   1.0500   0.0000   4.2860 &   8.8693 r
  clock reconvergence pessimism                                                                           0.0000     8.8693
  clock uncertainty                                                                                       0.1000     8.9693
  library hold time                                                                     1.0000            0.2680     9.2373
  data required time                                                                                                 9.2373
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2373
  data arrival time                                                                                                 -2.8084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4289

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4223 
  total derate : arrival time                                                                             0.2347 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6570 

  slack (with derating applied) (VIOLATED)                                                               -6.4289 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7719 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                            10.0945                     5.1343 &   7.1343 r
  la_oenb[12] (net)                                      2   0.3492 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1343 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.7256  10.1053   0.9500  -4.3782  -4.4013 &   2.7329 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3169   0.9500            0.1343 &   2.8672 r
  mprj/buf_i[76] (net)                                   2   0.0225 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0997   0.3169   0.9500  -0.0479  -0.0493 &   2.8179 r
  data arrival time                                                                                                  2.8179

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3818   1.0500   0.0000   4.2908 &   8.8741 r
  clock reconvergence pessimism                                                                           0.0000     8.8741
  clock uncertainty                                                                                       0.1000     8.9741
  library hold time                                                                     1.0000            0.2686     9.2427
  data required time                                                                                                 9.2427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2427
  data arrival time                                                                                                 -2.8179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4248

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.2387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6613 

  slack (with derating applied) (VIOLATED)                                                               -6.4248 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7635 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          9.3280                     4.7743 &   6.7743 r
  la_data_in[21] (net)                                   2   0.3238 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7743 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.0701   9.3340   0.9500  -4.0281  -4.0830 &   2.6913 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2949   0.9500            0.1549 &   2.8462 r
  mprj/buf_i[149] (net)                                  2   0.0184 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0824   0.2949   0.9500  -0.0379  -0.0392 &   2.8070 r
  data arrival time                                                                                                  2.8070

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3824   1.0500   0.0000   4.2710 &   8.8543 r
  clock reconvergence pessimism                                                                           0.0000     8.8543
  clock uncertainty                                                                                       0.1000     8.9543
  library hold time                                                                     1.0000            0.2692     9.2235
  data required time                                                                                                 9.2235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2235
  data arrival time                                                                                                 -2.8070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.4165

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4216 
  total derate : arrival time                                                                             0.2192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6408 

  slack (with derating applied) (VIOLATED)                                                               -6.4165 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7756 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[32] (in)                                                            10.0706                     5.1208 &   7.1208 r
  la_oenb[32] (net)                                      2   0.3483 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.1208 r
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.7267  10.0816   0.9500  -3.8882  -3.8845 &   3.2363 r
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2862   0.9500            0.1064 &   3.3427 r
  mprj/buf_i[96] (net)                                   1   0.0123 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1031   0.2862   0.9500  -0.0482  -0.0501 &   3.2926 r
  data arrival time                                                                                                  3.2926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4068   1.0500   0.0000   4.7363 &   9.3196 r
  clock reconvergence pessimism                                                                           0.0000     9.3196
  clock uncertainty                                                                                       0.1000     9.4196
  library hold time                                                                     1.0000            0.2695     9.6891
  data required time                                                                                                 9.6891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6891
  data arrival time                                                                                                 -3.2926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4438 
  total derate : arrival time                                                                             0.2129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6567 

  slack (with derating applied) (VIOLATED)                                                               -6.3965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7398 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          9.5931                     4.8959 &   6.8959 r
  la_data_in[22] (net)                                   2   0.3324 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8959 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.8619   9.6009   0.9500  -4.1162  -4.1587 &   2.7372 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3048   0.9500            0.1498 &   2.8870 r
  mprj/buf_i[150] (net)                                  2   0.0206 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0450   0.3048   0.9500  -0.0224  -0.0228 &   2.8643 r
  data arrival time                                                                                                  2.8643

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3826   1.0500   0.0000   4.2564 &   8.8397 r
  clock reconvergence pessimism                                                                           0.0000     8.8397
  clock uncertainty                                                                                       0.1000     8.9397
  library hold time                                                                     1.0000            0.2689     9.2086
  data required time                                                                                                 9.2086
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2086
  data arrival time                                                                                                 -2.8643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4209 
  total derate : arrival time                                                                             0.2234 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6444 

  slack (with derating applied) (VIOLATED)                                                               -6.3444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.7000 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[33] (in)                                                            10.3821                     5.2790 &   7.2790 r
  la_oenb[33] (net)                                      2   0.3591 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.2790 r
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.7799  10.3937   0.9500  -3.9606  -3.9521 &   3.3269 r
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2827   0.9500            0.0860 &   3.4129 r
  mprj/buf_i[97] (net)                                   1   0.0102 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0983   0.2827   0.9500  -0.0459  -0.0478 &   3.3651 r
  data arrival time                                                                                                  3.3651

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4070   1.0500   0.0000   4.7305 &   9.3138 r
  clock reconvergence pessimism                                                                           0.0000     9.3138
  clock uncertainty                                                                                       0.1000     9.4138
  library hold time                                                                     1.0000            0.2696     9.6834
  data required time                                                                                                 9.6834
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6834
  data arrival time                                                                                                 -3.3651
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.3183

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4435 
  total derate : arrival time                                                                             0.2157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6593 

  slack (with derating applied) (VIOLATED)                                                               -6.3183 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6590 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[34] (in)                                                         10.3075                     5.2654 &   7.2654 r
  la_data_in[34] (net)                                   2   0.3575 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2654 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.8139  10.3156   0.9500  -3.9587  -3.9744 &   3.2909 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2939   0.9500            0.1013 &   3.3922 r
  mprj/buf_i[162] (net)                                  2   0.0136 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2939   0.9500   0.0000   0.0005 &   3.3927 r
  data arrival time                                                                                                  3.3927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4070   1.0500   0.0000   4.7304 &   9.3137 r
  clock reconvergence pessimism                                                                           0.0000     9.3137
  clock uncertainty                                                                                       0.1000     9.4137
  library hold time                                                                     1.0000            0.2693     9.6830
  data required time                                                                                                 9.6830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6830
  data arrival time                                                                                                 -3.3927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4435 
  total derate : arrival time                                                                             0.2129 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6564 

  slack (with derating applied) (VIOLATED)                                                               -6.2903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6339 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[55] (in)                                                            13.3100                     6.7651 &   8.7651 r
  la_oenb[55] (net)                                      2   0.4607 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   8.7651 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -10.2154  13.3260   0.9500  -5.8214  -5.8188 &   2.9463 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5042   0.9500            0.1336 &   3.0798 r
  mprj/buf_i[119] (net)                                  2   0.0718 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.3839   0.5046   0.9500  -0.2000  -0.2012 &   2.8786 r
  data arrival time                                                                                                  2.8786

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3827   1.0500   0.0000   4.2130 &   8.7963 r
  clock reconvergence pessimism                                                                           0.0000     8.7963
  clock uncertainty                                                                                       0.1000     8.8963
  library hold time                                                                     1.0000            0.2629     9.1592
  data required time                                                                                                 9.1592
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.1592
  data arrival time                                                                                                 -2.8786
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4189 
  total derate : arrival time                                                                             0.3240 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7429 

  slack (with derating applied) (VIOLATED)                                                               -6.2805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5377 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[28] (in)                                                          9.5739                     4.8643 &   6.8643 r
  la_data_in[28] (net)                                   2   0.3309 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.8643 r
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.7006   9.5847   0.9500  -3.5087  -3.4968 &   3.3675 r
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2942   0.9500            0.1409 &   3.5084 r
  mprj/buf_i[156] (net)                                  2   0.0169 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0858   0.2942   0.9500  -0.0401  -0.0415 &   3.4669 r
  data arrival time                                                                                                  3.4669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4049   1.0500   0.0000   4.7723 &   9.3556 r
  clock reconvergence pessimism                                                                           0.0000     9.3556
  clock uncertainty                                                                                       0.1000     9.4556
  library hold time                                                                     1.0000            0.2693     9.7249
  data required time                                                                                                 9.7249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7249
  data arrival time                                                                                                 -3.4669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.2580

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4455 
  total derate : arrival time                                                                             0.1947 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6402 

  slack (with derating applied) (VIOLATED)                                                               -6.2580 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.6178 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             9.8598                     5.0350 &   7.0350 r
  la_oenb[16] (net)                                      2   0.3418 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.0350 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.8661   9.8677   0.9500  -4.0661  -4.1002 &   2.9348 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2917   0.9500            0.1235 &   3.0583 r
  mprj/buf_i[80] (net)                                   2   0.0147 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0172   0.2917   0.9500  -0.0023  -0.0019 &   3.0564 r
  data arrival time                                                                                                  3.0564

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3818   1.0500   0.0000   4.2913 &   8.8746 r
  clock reconvergence pessimism                                                                           0.0000     8.8746
  clock uncertainty                                                                                       0.1000     8.9746
  library hold time                                                                     1.0000            0.2693     9.2439
  data required time                                                                                                 9.2439
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2439
  data arrival time                                                                                                 -3.0564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.2188 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6414 

  slack (with derating applied) (VIOLATED)                                                               -6.1875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.5461 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[33] (in)                                                         10.3457                     5.2711 &   7.2711 r
  la_data_in[33] (net)                                   2   0.3583 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.2711 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3595  10.3556   0.9500  -3.8005  -3.7956 &   3.4754 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2646   0.9500            0.0704 &   3.5458 r
  mprj/buf_i[161] (net)                                  1   0.0055 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2646   0.9500   0.0000   0.0002 &   3.5460 r
  data arrival time                                                                                                  3.5460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4070   1.0500   0.0000   4.7305 &   9.3138 r
  clock reconvergence pessimism                                                                           0.0000     9.3138
  clock uncertainty                                                                                       0.1000     9.4138
  library hold time                                                                     1.0000            0.2702     9.6839
  data required time                                                                                                 9.6839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6839
  data arrival time                                                                                                 -3.5460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -6.1379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4435 
  total derate : arrival time                                                                             0.2040 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6475 

  slack (with derating applied) (VIOLATED)                                                               -6.1379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.4904 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[34] (in)                                                             9.4474                     4.7963 &   6.7963 r
  la_oenb[34] (net)                                      2   0.3263 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7963 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.5112   9.4585   0.9500  -3.2113  -3.1801 &   3.6162 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3118   0.9500            0.1637 &   3.7800 r
  mprj/buf_i[98] (net)                                   2   0.0238 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0380   0.3118   0.9500  -0.0194  -0.0194 &   3.7606 r
  data arrival time                                                                                                  3.7606

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4062   1.0500   0.0000   4.7496 &   9.3329 r
  clock reconvergence pessimism                                                                           0.0000     9.3329
  clock uncertainty                                                                                       0.1000     9.4329
  library hold time                                                                     1.0000            0.2687     9.7016
  data required time                                                                                                 9.7016
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7016
  data arrival time                                                                                                 -3.7606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4444 
  total derate : arrival time                                                                             0.1803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6247 

  slack (with derating applied) (VIOLATED)                                                               -5.9410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3163 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[27] (in)                                                             9.7460                     4.9822 &   6.9822 r
  la_oenb[27] (net)                                      2   0.3381 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9822 r
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.3097   9.7531   0.9500  -3.7267  -3.7501 &   3.2322 r
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3059   0.9500            0.1427 &   3.3748 r
  mprj/buf_i[91] (net)                                   2   0.0202 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1591   0.3059   0.9500  -0.0733  -0.0763 &   3.2986 r
  data arrival time                                                                                                  3.2986

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3828   1.0500   0.0000   4.2471 &   8.8304 r
  clock reconvergence pessimism                                                                           0.0000     8.8304
  clock uncertainty                                                                                       0.1000     8.9304
  library hold time                                                                     1.0000            0.2689     9.1993
  data required time                                                                                                 9.1993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.1993
  data arrival time                                                                                                 -3.2986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4205 
  total derate : arrival time                                                                             0.2061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6266 

  slack (with derating applied) (VIOLATED)                                                               -5.9007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2741 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             6.7797                     3.4502 &   5.4502 r
  la_oenb[15] (net)                                      2   0.2341 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.4502 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.1729   6.7858   0.9500  -2.3635  -2.3603 &   3.0899 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2638   0.9500            0.2617 &   3.3516 r
  mprj/buf_i[79] (net)                                   2   0.0196 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0343   0.2638   0.9500  -0.0065  -0.0062 &   3.3455 r
  data arrival time                                                                                                  3.3455

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3818   1.0500   0.0000   4.2899 &   8.8731 r
  clock reconvergence pessimism                                                                           0.0000     8.8731
  clock uncertainty                                                                                       0.1000     8.9731
  library hold time                                                                     1.0000            0.2702     9.2433
  data required time                                                                                                 9.2433
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2433
  data arrival time                                                                                                 -3.3455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4225 
  total derate : arrival time                                                                             0.1387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5612 

  slack (with derating applied) (VIOLATED)                                                               -5.8979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3366 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             9.3896                     4.7906 &   6.7906 r
  la_oenb[25] (net)                                      2   0.3253 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7906 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.8809   9.3974   0.9500  -3.5275  -3.5415 &   3.2491 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2511   0.9500            0.1098 &   3.3589 r
  mprj/buf_i[89] (net)                                   1   0.0052 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0769   0.2511   0.9500  -0.0335  -0.0350 &   3.3239 r
  data arrival time                                                                                                  3.3239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3825   1.0500   0.0000   4.2648 &   8.8481 r
  clock reconvergence pessimism                                                                           0.0000     8.8481
  clock uncertainty                                                                                       0.1000     8.9481
  library hold time                                                                     1.0000            0.2706     9.2187
  data required time                                                                                                 9.2187
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2187
  data arrival time                                                                                                 -3.3239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4213 
  total derate : arrival time                                                                             0.1924 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6137 

  slack (with derating applied) (VIOLATED)                                                               -5.8948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2811 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                          12.6093                     6.3814 &   8.3814 r
  la_data_in[3] (net)                                    2   0.4352 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   8.3814 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -10.0794  12.6297   0.9500  -5.5523  -5.5353 &   2.8461 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3240   0.9500            0.0045 &   2.8506 r
  mprj/buf_i[131] (net)                                  2   0.0132 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0202   0.3240   0.9500  -0.0083  -0.0083 &   2.8423 r
  data arrival time                                                                                                  2.8423

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7780 &   8.3613 r
  clock reconvergence pessimism                                                                           0.0000     8.3613
  clock uncertainty                                                                                       0.1000     8.4613
  library hold time                                                                     1.0000            0.2684     8.7297
  data required time                                                                                                 8.7297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7297
  data arrival time                                                                                                 -2.8423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3982 
  total derate : arrival time                                                                             0.2938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6919 

  slack (with derating applied) (VIOLATED)                                                               -5.8874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1954 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[35] (in)                                                          9.4116                     4.7692 &   6.7692 r
  la_data_in[35] (net)                                   2   0.3247 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7692 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3248   9.4241   0.9500  -3.0936  -3.0513 &   3.7179 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2663   0.9500            0.1230 &   3.8409 r
  mprj/buf_i[163] (net)                                  2   0.0093 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2663   0.9500   0.0000   0.0003 &   3.8412 r
  data arrival time                                                                                                  3.8412

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4070   1.0500   0.0000   4.7305 &   9.3138 r
  clock reconvergence pessimism                                                                           0.0000     9.3138
  clock uncertainty                                                                                       0.1000     9.4138
  library hold time                                                                     1.0000            0.2701     9.6839
  data required time                                                                                                 9.6839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6839
  data arrival time                                                                                                 -3.8412
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4435 
  total derate : arrival time                                                                             0.1715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6151 

  slack (with derating applied) (VIOLATED)                                                               -5.8426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2276 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.6710                     0.8917 &   2.8917 f
  io_in[19] (net)                                        2   0.0975 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8917 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.6725   0.9500   0.0000   0.0283 &   2.9199 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2292   0.9500            0.7212 &   3.6411 f
  mprj/buf_i[211] (net)                                  2   0.0469 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2295   0.9500   0.0000   0.0049 &   3.6460 f
  data arrival time                                                                                                  3.6460

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3365 &   8.9198 r
  clock reconvergence pessimism                                                                           0.0000     8.9198
  clock uncertainty                                                                                       0.1000     9.0198
  library hold time                                                                     1.0000            0.4392     9.4590
  data required time                                                                                                 9.4590
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4590
  data arrival time                                                                                                 -3.6460
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.8130

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4248 
  total derate : arrival time                                                                             0.0397 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4645 

  slack (with derating applied) (VIOLATED)                                                               -5.8130 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.3485 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[48] (in)                                                            10.7000                     5.3978 &   7.3978 r
  la_oenb[48] (net)                                      2   0.3684 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.3978 r
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3986  10.7189   0.9500  -3.6625  -3.5858 &   3.8120 r
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3777   0.9500            0.1559 &   3.9679 r
  mprj/buf_i[112] (net)                                  2   0.0401 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0528   0.3778   0.9500  -0.0322  -0.0301 &   3.9378 r
  data arrival time                                                                                                  3.9378

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4041   1.0500   0.0000   4.7831 &   9.3663 r
  clock reconvergence pessimism                                                                           0.0000     9.3663
  clock uncertainty                                                                                       0.1000     9.4663
  library hold time                                                                     1.0000            0.2667     9.7331
  data required time                                                                                                 9.7331
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7331
  data arrival time                                                                                                 -3.9378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4460 
  total derate : arrival time                                                                             0.2068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6528 

  slack (with derating applied) (VIOLATED)                                                               -5.7953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1424 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[19] (in)                                                          9.8929                     5.0597 &   7.0597 r
  la_data_in[19] (net)                                   2   0.3433 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.0597 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.0122   9.8999   0.9500  -4.0216  -4.0591 &   3.0006 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3036   0.9500            0.1328 &   3.1334 r
  mprj/buf_i[147] (net)                                  2   0.0187 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1038   0.3036   0.9500  -0.0489  -0.0507 &   3.0827 r
  data arrival time                                                                                                  3.0827

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3003   1.0500   0.0000   3.9077 &   8.4910 r
  clock reconvergence pessimism                                                                           0.0000     8.4910
  clock uncertainty                                                                                       0.1000     8.5910
  library hold time                                                                     1.0000            0.2690     8.8600
  data required time                                                                                                 8.8600
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8600
  data arrival time                                                                                                 -3.0827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7773

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.2192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6235 

  slack (with derating applied) (VIOLATED)                                                               -5.7773 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1538 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[20] (in)                                                          6.1699                     3.1336 &   5.1336 r
  la_data_in[20] (net)                                   2   0.2127 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.1336 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.3351   6.1760   0.9500  -1.9124  -1.8951 &   3.2386 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2579   0.9500            0.2884 &   3.5270 r
  mprj/buf_i[148] (net)                                  2   0.0204 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0889   0.2579   0.9500  -0.0440  -0.0455 &   3.4815 r
  data arrival time                                                                                                  3.4815

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3819   1.0500   0.0000   4.2861 &   8.8694 r
  clock reconvergence pessimism                                                                           0.0000     8.8694
  clock uncertainty                                                                                       0.1000     8.9694
  library hold time                                                                     1.0000            0.2704     9.2398
  data required time                                                                                                 9.2398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2398
  data arrival time                                                                                                 -3.4815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4224 
  total derate : arrival time                                                                             0.1190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5413 

  slack (with derating applied) (VIOLATED)                                                               -5.7583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2170 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          9.3507                     4.7472 &   6.7472 r
  la_data_in[13] (net)                                   2   0.3230 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7472 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.8728   9.3616   0.9500  -3.4226  -3.4075 &   3.3397 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2985   0.9500            0.1567 &   3.4964 r
  mprj/buf_i[141] (net)                                  2   0.0195 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0125   0.2985   0.9500  -0.0010  -0.0003 &   3.4960 r
  data arrival time                                                                                                  3.4960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3818   1.0500   0.0000   4.2910 &   8.8743 r
  clock reconvergence pessimism                                                                           0.0000     8.8743
  clock uncertainty                                                                                       0.1000     8.9743
  library hold time                                                                     1.0000            0.2691     9.2434
  data required time                                                                                                 9.2434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2434
  data arrival time                                                                                                 -3.4960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7474

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.1893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6118 

  slack (with derating applied) (VIOLATED)                                                               -5.7474 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1355 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          9.2715                     4.7223 &   6.7223 r
  la_data_in[27] (net)                                   2   0.3208 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7223 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.6266   9.2802   0.9500  -3.3427  -3.3426 &   3.3797 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2846   0.9500            0.1484 &   3.5281 r
  mprj/buf_i[155] (net)                                  2   0.0150 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0955   0.2846   0.9500  -0.0460  -0.0478 &   3.4803 r
  data arrival time                                                                                                  3.4803

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3825   1.0500   0.0000   4.2639 &   8.8472 r
  clock reconvergence pessimism                                                                           0.0000     8.8472
  clock uncertainty                                                                                       0.1000     8.9472
  library hold time                                                                     1.0000            0.2696     9.2168
  data required time                                                                                                 9.2168
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2168
  data arrival time                                                                                                 -3.4803
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4213 
  total derate : arrival time                                                                             0.1861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6074 

  slack (with derating applied) (VIOLATED)                                                               -5.7364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.1291 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                            11.0897                     5.6515 &   7.6515 r
  la_oenb[36] (net)                                      2   0.3842 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.6515 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.2319  11.1005   0.9500  -3.7154  -3.6897 &   3.9618 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3201   0.9500            0.0841 &   4.0459 r
  mprj/buf_i[100] (net)                                  2   0.0188 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1390   0.3201   0.9500  -0.0634  -0.0658 &   3.9800 r
  data arrival time                                                                                                  3.9800

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4068   1.0500   0.0000   4.7357 &   9.3189 r
  clock reconvergence pessimism                                                                           0.0000     9.3189
  clock uncertainty                                                                                       0.1000     9.4189
  library hold time                                                                     1.0000            0.2685     9.6874
  data required time                                                                                                 9.6874
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6874
  data arrival time                                                                                                 -3.9800
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.7074

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4438 
  total derate : arrival time                                                                             0.2045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6483 

  slack (with derating applied) (VIOLATED)                                                               -5.7074 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0591 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             9.6231                     4.9062 &   6.9062 r
  la_oenb[14] (net)                                      2   0.3333 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9062 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6622   9.6317   0.9500  -3.4796  -3.4805 &   3.4257 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3288   0.9500            0.1702 &   3.5959 r
  mprj/buf_i[78] (net)                                   2   0.0290 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0916   0.3288   0.9500  -0.0488  -0.0501 &   3.5458 r
  data arrival time                                                                                                  3.5458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3821   1.0500   0.0000   4.2813 &   8.8646 r
  clock reconvergence pessimism                                                                           0.0000     8.8646
  clock uncertainty                                                                                       0.1000     8.9646
  library hold time                                                                     1.0000            0.2682     9.2328
  data required time                                                                                                 9.2328
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2328
  data arrival time                                                                                                 -3.5458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.6870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4221 
  total derate : arrival time                                                                             0.1945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6167 

  slack (with derating applied) (VIOLATED)                                                               -5.6870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0703 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               2.2804                     1.2211 &   3.2211 f
  io_in[18] (net)                                        2   0.1337 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.2211 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2950   2.2831   0.9500  -0.1689  -0.1304 &   3.0907 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2317   0.9500            0.8228 &   3.9135 f
  mprj/buf_i[210] (net)                                  2   0.0388 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2319   0.9500   0.0000   0.0036 &   3.9171 f
  data arrival time                                                                                                  3.9171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3351 &   8.9184 r
  clock reconvergence pessimism                                                                           0.0000     8.9184
  clock uncertainty                                                                                       0.1000     9.0184
  library hold time                                                                     1.0000            0.4389     9.4574
  data required time                                                                                                 9.4574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4574
  data arrival time                                                                                                 -3.9171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4247 
  total derate : arrival time                                                                             0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4791 

  slack (with derating applied) (VIOLATED)                                                               -5.5402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.0611 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             9.2108                     4.6776 &   6.6776 r
  la_oenb[35] (net)                                      2   0.3182 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6776 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5216   9.2219   0.9500  -2.6987  -2.6453 &   4.0322 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2480   0.9500            0.1164 &   4.1486 r
  mprj/buf_i[99] (net)                                   1   0.0050 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2480   0.9500   0.0000   0.0001 &   4.1487 r
  data arrival time                                                                                                  4.1487

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4070   1.0500   0.0000   4.7303 &   9.3136 r
  clock reconvergence pessimism                                                                           0.0000     9.3136
  clock uncertainty                                                                                       0.1000     9.4136
  library hold time                                                                     1.0000            0.2707     9.6843
  data required time                                                                                                 9.6843
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6843
  data arrival time                                                                                                 -4.1487
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4435 
  total derate : arrival time                                                                             0.1510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5945 

  slack (with derating applied) (VIOLATED)                                                               -5.5356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9411 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[39] (in)                                                             9.6486                     4.9111 &   6.9111 r
  la_oenb[39] (net)                                      2   0.3338 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.9111 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4194   9.6596   0.9500  -2.9050  -2.8542 &   4.0570 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2899   0.9500            0.1329 &   4.1899 r
  mprj/buf_i[103] (net)                                  2   0.0150 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0351   0.2899   0.9500  -0.0193  -0.0197 &   4.1702 r
  data arrival time                                                                                                  4.1702

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4073   1.0500   0.0000   4.7227 &   9.3060 r
  clock reconvergence pessimism                                                                           0.0000     9.3060
  clock uncertainty                                                                                       0.1000     9.4060
  library hold time                                                                     1.0000            0.2694     9.6754
  data required time                                                                                                 9.6754
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6754
  data arrival time                                                                                                 -4.1702
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.5052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4431 
  total derate : arrival time                                                                             0.1635 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6067 

  slack (with derating applied) (VIOLATED)                                                               -5.5052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8985 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              9.0251                     4.5892 &   6.5892 r
  la_oenb[7] (net)                                       2   0.3120 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.5892 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0569   9.0351   0.9500  -3.4659  -3.4572 &   3.1320 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2558   0.9500            0.1341 &   3.2661 r
  mprj/buf_i[71] (net)                                   1   0.0079 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2558   0.9500   0.0000   0.0003 &   3.2663 r
  data arrival time                                                                                                  3.2663

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2643   1.0500   0.0000   3.8018 &   8.3851 r
  clock reconvergence pessimism                                                                           0.0000     8.3851
  clock uncertainty                                                                                       0.1000     8.4851
  library hold time                                                                     1.0000            0.2704     8.7555
  data required time                                                                                                 8.7555
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7555
  data arrival time                                                                                                 -3.2663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3993 
  total derate : arrival time                                                                             0.1899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5892 

  slack (with derating applied) (VIOLATED)                                                               -5.4892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9000 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               2.1383                     1.1356 &   3.1356 f
  io_in[20] (net)                                        2   0.1247 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1356 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.1419   0.9500   0.0000   0.0513 &   3.1868 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2486   0.9500            0.8136 &   4.0004 f
  mprj/buf_i[212] (net)                                  2   0.0484 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2494   0.9500   0.0000   0.0073 &   4.0077 f
  data arrival time                                                                                                  4.0077

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3360 &   8.9193 r
  clock reconvergence pessimism                                                                           0.0000     8.9193
  clock uncertainty                                                                                       0.1000     9.0193
  library hold time                                                                     1.0000            0.4344     9.4537
  data required time                                                                                                 9.4537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4537
  data arrival time                                                                                                 -4.0077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4247 
  total derate : arrival time                                                                             0.0459 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4706 

  slack (with derating applied) (VIOLATED)                                                               -5.4460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9754 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[23] (in)                                                          3.0819                     1.6180 &   3.6180 f
  la_data_in[23] (net)                                   2   0.1786 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6180 f
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2730   3.0916   0.9500  -0.1801  -0.0871 &   3.5309 f
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2208   0.9500            0.9347 &   4.4656 f
  mprj/buf_i[151] (net)                                  2   0.0229 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0435   0.2208   0.9500  -0.0045  -0.0039 &   4.4617 f
  data arrival time                                                                                                  4.4617

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4048   1.0500   0.0000   4.7728 &   9.3561 r
  clock reconvergence pessimism                                                                           0.0000     9.3561
  clock uncertainty                                                                                       0.1000     9.4561
  library hold time                                                                     1.0000            0.4402     9.8963
  data required time                                                                                                 9.8963
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8963
  data arrival time                                                                                                 -4.4617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.4345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4455 
  total derate : arrival time                                                                             0.0638 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5094 

  slack (with derating applied) (VIOLATED)                                                               -5.4345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.9252 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[9] (in)                                                             10.2737                     5.2262 &   7.2262 r
  la_oenb[9] (net)                                       2   0.3554 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.2262 r
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.8262  10.2845   0.9500  -3.9989  -3.9997 &   3.2265 r
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3049   0.9500            0.1135 &   3.3399 r
  mprj/buf_i[73] (net)                                   2   0.0174 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0137   0.3049   0.9500  -0.0011  -0.0005 &   3.3395 r
  data arrival time                                                                                                  3.3395

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3074   1.0500   0.0000   3.7720 &   8.3553 r
  clock reconvergence pessimism                                                                           0.0000     8.3553
  clock uncertainty                                                                                       0.1000     8.4553
  library hold time                                                                     1.0000            0.2689     8.7242
  data required time                                                                                                 8.7242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7242
  data arrival time                                                                                                 -3.3395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3979 
  total derate : arrival time                                                                             0.2165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6144 

  slack (with derating applied) (VIOLATED)                                                               -5.3848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7704 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          6.3377                     3.2214 &   5.2214 r
  la_data_in[16] (net)                                   2   0.2186 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.2214 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6705   6.3438   0.9500  -1.6341  -1.5996 &   3.6218 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2498   0.9500            0.2733 &   3.8950 r
  mprj/buf_i[144] (net)                                  2   0.0169 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2498   0.9500   0.0000   0.0006 &   3.8956 r
  data arrival time                                                                                                  3.8956

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3817   1.0500   0.0000   4.2915 &   8.8748 r
  clock reconvergence pessimism                                                                           0.0000     8.8748
  clock uncertainty                                                                                       0.1000     8.9748
  library hold time                                                                     1.0000            0.2706     9.2454
  data required time                                                                                                 9.2454
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2454
  data arrival time                                                                                                 -3.8956
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.1022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5248 

  slack (with derating applied) (VIOLATED)                                                               -5.3498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8249 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             2.9750                     1.5595 &   3.5595 f
  la_oenb[29] (net)                                      2   0.1748 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5595 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2489   2.9844   0.9500  -0.0439   0.0557 &   3.6152 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2055   0.9500            0.9037 &   4.5189 f
  mprj/buf_i[93] (net)                                   2   0.0161 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0476   0.2055   0.9500  -0.0046  -0.0043 &   4.5146 f
  data arrival time                                                                                                  4.5146

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4076   1.0500   0.0000   4.7132 &   9.2965 r
  clock reconvergence pessimism                                                                           0.0000     9.2965
  clock uncertainty                                                                                       0.1000     9.3965
  library hold time                                                                     1.0000            0.4419     9.8384
  data required time                                                                                                 9.8384
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8384
  data arrival time                                                                                                 -4.5146
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3237

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4427 
  total derate : arrival time                                                                             0.0554 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4981 

  slack (with derating applied) (VIOLATED)                                                               -5.3237 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8257 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             3.2652                     1.7151 &   3.7151 f
  la_oenb[28] (net)                                      2   0.1922 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7151 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3586   3.2757   0.9500  -0.1560  -0.0528 &   3.6623 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1957   0.9500            0.9341 &   4.5964 f
  mprj/buf_i[92] (net)                                   1   0.0094 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0414   0.1957   0.9500  -0.0039  -0.0038 &   4.5926 f
  data arrival time                                                                                                  4.5926

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4043   1.0500   0.0000   4.7809 &   9.3642 r
  clock reconvergence pessimism                                                                           0.0000     9.3642
  clock uncertainty                                                                                       0.1000     9.4642
  library hold time                                                                     1.0000            0.4430     9.9072
  data required time                                                                                                 9.9072
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.9072
  data arrival time                                                                                                 -4.5926
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3146

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4459 
  total derate : arrival time                                                                             0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5089 

  slack (with derating applied) (VIOLATED)                                                               -5.3146 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.8056 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[39] (in)                                                          8.2361                     4.1288 &   6.1288 r
  la_data_in[39] (net)                                   2   0.2848 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1288 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9847   8.2543   0.9500  -2.0192  -1.9094 &   4.2194 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2596   0.9500            0.1802 &   4.3995 r
  mprj/buf_i[167] (net)                                  2   0.0118 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0494   0.2596   0.9500  -0.0235  -0.0243 &   4.3752 r
  data arrival time                                                                                                  4.3752

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4073   1.0500   0.0000   4.7239 &   9.3071 r
  clock reconvergence pessimism                                                                           0.0000     9.3071
  clock uncertainty                                                                                       0.1000     9.4071
  library hold time                                                                     1.0000            0.2703     9.6775
  data required time                                                                                                 9.6775
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6775
  data arrival time                                                                                                 -4.3752
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.3022

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4432 
  total derate : arrival time                                                                             0.1227 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5659 

  slack (with derating applied) (VIOLATED)                                                               -5.3022 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.7363 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             9.1602                     4.6241 &   6.6241 r
  la_oenb[41] (net)                                      2   0.3153 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.6241 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.0935   9.1758   0.9500  -2.3968  -2.3035 &   4.3207 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2829   0.9500            0.1525 &   4.4731 r
  mprj/buf_i[105] (net)                                  2   0.0149 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1214   0.2829   0.9500  -0.0561  -0.0583 &   4.4148 r
  data arrival time                                                                                                  4.4148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4079   1.0500   0.0000   4.6997 &   9.2829 r
  clock reconvergence pessimism                                                                           0.0000     9.2829
  clock uncertainty                                                                                       0.1000     9.3829
  library hold time                                                                     1.0000            0.2696     9.6525
  data required time                                                                                                 9.6525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6525
  data arrival time                                                                                                 -4.4148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.2378

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4420 
  total derate : arrival time                                                                             0.1419 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5840 

  slack (with derating applied) (VIOLATED)                                                               -5.2378 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6538 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             6.8033                     3.4617 &   5.4617 r
  la_oenb[19] (net)                                      2   0.2349 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.4617 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5355   6.8096   0.9500  -1.9738  -1.9478 &   3.5139 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2428   0.9500            0.2425 &   3.7564 r
  mprj/buf_i[83] (net)                                   2   0.0127 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0333   0.2428   0.9500  -0.0102  -0.0102 &   3.7461 r
  data arrival time                                                                                                  3.7461

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3119   1.0500   0.0000   3.9743 &   8.5576 r
  clock reconvergence pessimism                                                                           0.0000     8.5576
  clock uncertainty                                                                                       0.1000     8.6576
  library hold time                                                                     1.0000            0.2708     8.9284
  data required time                                                                                                 8.9284
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9284
  data arrival time                                                                                                 -3.7461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4075 
  total derate : arrival time                                                                             0.1185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5260 

  slack (with derating applied) (VIOLATED)                                                               -5.1823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6563 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          3.3052                     1.7354 &   3.7354 f
  la_data_in[29] (net)                                   2   0.1946 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7354 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3188   3.3159   0.9500  -0.0998   0.0081 &   3.7435 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1950   0.9500            0.9389 &   4.6824 f
  mprj/buf_i[157] (net)                                  1   0.0088 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1950   0.9500   0.0000   0.0002 &   4.6826 f
  data arrival time                                                                                                  4.6826

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4076   1.0500   0.0000   4.7139 &   9.2972 r
  clock reconvergence pessimism                                                                           0.0000     9.2972
  clock uncertainty                                                                                       0.1000     9.3972
  library hold time                                                                     1.0000            0.4431     9.8403
  data required time                                                                                                 9.8403
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8403
  data arrival time                                                                                                 -4.6826
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1577

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4427 
  total derate : arrival time                                                                             0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5031 

  slack (with derating applied) (VIOLATED)                                                               -5.1577 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6546 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[31] (in)                                                              11.8667                     5.8969 &   7.8969 r
  io_in[31] (net)                                        2   0.4099 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.8969 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.9058  11.9067   0.9500  -3.8027  -3.6144 &   4.2825 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3934   0.9500            0.1094 &   4.3919 r
  mprj/buf_i[223] (net)                                  2   0.0402 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3935   0.9500   0.0000   0.0036 &   4.3955 r
  data arrival time                                                                                                  4.3955

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4074   1.0500   0.0000   4.5903 &   9.1736 r
  clock reconvergence pessimism                                                                           0.0000     9.1736
  clock uncertainty                                                                                       0.1000     9.2736
  library hold time                                                                     1.0000            0.2662     9.5398
  data required time                                                                                                 9.5398
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.5398
  data arrival time                                                                                                 -4.3955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4368 
  total derate : arrival time                                                                             0.2160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6528 

  slack (with derating applied) (VIOLATED)                                                               -5.1443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4914 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[58] (in)                                                            10.7587                     5.5071 &   7.5071 r
  la_oenb[58] (net)                                      2   0.3737 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.5071 r
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1328  10.7658   0.9500  -3.6409  -3.6215 &   3.8855 r
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4740   0.9500            0.2307 &   4.1162 r
  mprj/buf_i[122] (net)                                  2   0.0720 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2482   0.4744   0.9500  -0.1284  -0.1250 &   3.9912 r
  data arrival time                                                                                                  3.9912

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3804   1.0500   0.0000   4.1877 &   8.7710 r
  clock reconvergence pessimism                                                                           0.0000     8.7710
  clock uncertainty                                                                                       0.1000     8.8710
  library hold time                                                                     1.0000            0.2638     9.1348
  data required time                                                                                                 9.1348
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.1348
  data arrival time                                                                                                 -3.9912
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1436

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4177 
  total derate : arrival time                                                                             0.2117 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6294 

  slack (with derating applied) (VIOLATED)                                                               -5.1436 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5142 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[9] (in)                                                           7.3034                     3.7129 &   5.7129 r
  la_data_in[9] (net)                                    2   0.2521 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   5.7129 r
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2321   7.3109   0.9500  -1.8902  -1.8419 &   3.8710 r
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2615   0.9500            0.2324 &   4.1034 r
  mprj/buf_i[137] (net)                                  2   0.0164 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2615   0.9500   0.0000   0.0005 &   4.1040 r
  data arrival time                                                                                                  4.1040

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3817   1.0500   0.0000   4.2914 &   8.8747 r
  clock reconvergence pessimism                                                                           0.0000     8.8747
  clock uncertainty                                                                                       0.1000     8.9747
  library hold time                                                                     1.0000            0.2703     9.2450
  data required time                                                                                                 9.2450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2450
  data arrival time                                                                                                 -4.1040
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.1143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5369 

  slack (with derating applied) (VIOLATED)                                                               -5.1410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6041 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[51] (in)                                                             8.6491                     4.3336 &   6.3336 r
  la_oenb[51] (net)                                      2   0.2991 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3336 r
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5168   8.6692   0.9500  -2.0227  -1.8964 &   4.4372 r
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3831   0.9500            0.2636 &   4.7008 r
  mprj/buf_i[115] (net)                                  2   0.0509 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1961   0.3833   0.9500  -0.1054  -0.1060 &   4.5948 r
  data arrival time                                                                                                  4.5948

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4040   1.0500   0.0000   4.7838 &   9.3671 r
  clock reconvergence pessimism                                                                           0.0000     9.3671
  clock uncertainty                                                                                       0.1000     9.4671
  library hold time                                                                     1.0000            0.2666     9.7337
  data required time                                                                                                 9.7337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7337
  data arrival time                                                                                                 -4.5948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1388

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4461 
  total derate : arrival time                                                                             0.1325 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5785 

  slack (with derating applied) (VIOLATED)                                                               -5.1388 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5603 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[21] (in)                                                               3.1903                     1.7065 &   3.7065 f
  io_in[21] (net)                                        2   0.1874 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7065 f
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7152   3.1956   0.9500  -0.4482  -0.3890 &   3.3176 f
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2679   0.9500            0.9907 &   4.3083 f
  mprj/buf_i[213] (net)                                  2   0.0430 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2685   0.9500   0.0000   0.0066 &   4.3148 f
  data arrival time                                                                                                  4.3148

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3329 &   8.9161 r
  clock reconvergence pessimism                                                                           0.0000     8.9161
  clock uncertainty                                                                                       0.1000     9.0161
  library hold time                                                                     1.0000            0.4281     9.4442
  data required time                                                                                                 9.4442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4442
  data arrival time                                                                                                 -4.3148
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4246 
  total derate : arrival time                                                                             0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5038 

  slack (with derating applied) (VIOLATED)                                                               -5.1294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.6256 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[44] (in)                                                          8.1789                     4.1197 &   6.1197 r
  la_data_in[44] (net)                                   2   0.2810 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1197 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1656   8.1949   0.9500  -1.8294  -1.7204 &   4.3993 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3540   0.9500            0.2628 &   4.6621 r
  mprj/buf_i[172] (net)                                  2   0.0433 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2074   0.3541   0.9500  -0.1015  -0.1034 &   4.5588 r
  data arrival time                                                                                                  4.5588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4076   1.0500   0.0000   4.7139 &   9.2972 r
  clock reconvergence pessimism                                                                           0.0000     9.2972
  clock uncertainty                                                                                       0.1000     9.3972
  library hold time                                                                     1.0000            0.2674     9.6646
  data required time                                                                                                 9.6646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6646
  data arrival time                                                                                                 -4.5588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1059

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4427 
  total derate : arrival time                                                                             0.1211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5638 

  slack (with derating applied) (VIOLATED)                                                               -5.1059 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5421 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[56] (in)                                                            11.3090                     5.7874 &   7.7874 r
  la_oenb[56] (net)                                      2   0.3928 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   7.7874 r
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.6375  11.3172   0.9500  -3.8254  -3.8019 &   3.9855 r
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4895   0.9500            0.2159 &   4.2014 r
  mprj/buf_i[120] (net)                                  2   0.0742 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.3055   0.4899   0.9500  -0.1608  -0.1594 &   4.0420 r
  data arrival time                                                                                                  4.0420

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3814   1.0500   0.0000   4.1978 &   8.7810 r
  clock reconvergence pessimism                                                                           0.0000     8.7810
  clock uncertainty                                                                                       0.1000     8.8810
  library hold time                                                                     1.0000            0.2633     9.1443
  data required time                                                                                                 9.1443
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.1443
  data arrival time                                                                                                 -4.0420
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.1023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4181 
  total derate : arrival time                                                                             0.2225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6406 

  slack (with derating applied) (VIOLATED)                                                               -5.1023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4617 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          3.8352                     1.9976 &   3.9976 f
  la_data_in[37] (net)                                   2   0.2252 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9976 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6338   3.8516   0.9500  -0.3983  -0.2689 &   3.7288 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2171   0.9500            1.0362 &   4.7649 f
  mprj/buf_i[165] (net)                                  2   0.0122 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0147   0.2171   0.9500  -0.0012  -0.0009 &   4.7641 f
  data arrival time                                                                                                  4.7641

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4069   1.0500   0.0000   4.7352 &   9.3185 r
  clock reconvergence pessimism                                                                           0.0000     9.3185
  clock uncertainty                                                                                       0.1000     9.4185
  library hold time                                                                     1.0000            0.4406     9.8591
  data required time                                                                                                 9.8591
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8591
  data arrival time                                                                                                 -4.7641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0950

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4437 
  total derate : arrival time                                                                             0.0824 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5261 

  slack (with derating applied) (VIOLATED)                                                               -5.0950 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5689 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[1] (in)                                                              9.8758                     4.9949 &   6.9949 r
  la_oenb[1] (net)                                       2   0.3404 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.9949 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0707   9.8909   0.9500  -3.5037  -3.4583 &   3.5366 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2725   0.9500            0.1035 &   3.6401 r
  mprj/buf_i[65] (net)                                   2   0.0093 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2725   0.9500   0.0000   0.0003 &   3.6404 r
  data arrival time                                                                                                  3.6404

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3074   1.0500   0.0000   3.7791 &   8.3624 r
  clock reconvergence pessimism                                                                           0.0000     8.3624
  clock uncertainty                                                                                       0.1000     8.4624
  library hold time                                                                     1.0000            0.2699     8.7323
  data required time                                                                                                 8.7323
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7323
  data arrival time                                                                                                 -3.6404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3982 
  total derate : arrival time                                                                             0.1923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5905 

  slack (with derating applied) (VIOLATED)                                                               -5.0920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5015 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              3.9971                     2.0983 &   4.0983 f
  la_oenb[8] (net)                                       2   0.2354 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0983 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5197   4.0106   0.9500  -0.9156  -0.8193 &   3.2791 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2235   0.9500            1.0636 &   4.3426 f
  mprj/buf_i[72] (net)                                   2   0.0133 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0269   0.2235   0.9500  -0.0025  -0.0022 &   4.3405 f
  data arrival time                                                                                                  4.3405

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3818   1.0500   0.0000   4.2912 &   8.8744 r
  clock reconvergence pessimism                                                                           0.0000     8.8744
  clock uncertainty                                                                                       0.1000     8.9744
  library hold time                                                                     1.0000            0.4399     9.4143
  data required time                                                                                                 9.4143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4143
  data arrival time                                                                                                 -4.3405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0739

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5320 

  slack (with derating applied) (VIOLATED)                                                               -5.0739 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5419 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          4.6176                     2.3797 &   4.3797 f
  la_data_in[36] (net)                                   2   0.2704 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3797 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5883   4.6459   0.9500  -0.8888  -0.7239 &   3.6558 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2243   0.9500            1.1469 &   4.8027 f
  mprj/buf_i[164] (net)                                  1   0.0090 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0357   0.2243   0.9500  -0.0038  -0.0037 &   4.7990 f
  data arrival time                                                                                                  4.7990

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4070   1.0500   0.0000   4.7303 &   9.3136 r
  clock reconvergence pessimism                                                                           0.0000     9.3136
  clock uncertainty                                                                                       0.1000     9.4136
  library hold time                                                                     1.0000            0.4398     9.8534
  data required time                                                                                                 9.8534
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8534
  data arrival time                                                                                                 -4.7990
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0544

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4435 
  total derate : arrival time                                                                             0.1160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5595 

  slack (with derating applied) (VIOLATED)                                                               -5.0544 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4949 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          4.7330                     2.4749 &   4.4749 f
  la_data_in[30] (net)                                   2   0.2789 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4749 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7211   4.7542   0.9500  -0.9972  -0.8596 &   3.6153 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2323   0.9500            1.1692 &   4.7845 f
  mprj/buf_i[158] (net)                                  2   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0279   0.2323   0.9500  -0.0025  -0.0022 &   4.7823 f
  data arrival time                                                                                                  4.7823

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4076   1.0500   0.0000   4.7120 &   9.2953 r
  clock reconvergence pessimism                                                                           0.0000     9.2953
  clock uncertainty                                                                                       0.1000     9.3953
  library hold time                                                                     1.0000            0.4389     9.8342
  data required time                                                                                                 9.8342
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8342
  data arrival time                                                                                                 -4.7823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0519

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4426 
  total derate : arrival time                                                                             0.1214 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5640 

  slack (with derating applied) (VIOLATED)                                                               -5.0519 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4879 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             4.2061                     2.1890 &   4.1890 f
  la_oenb[47] (net)                                      2   0.2471 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1890 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0499   4.2253   0.9500  -0.5914  -0.4472 &   3.7418 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3369   0.9500            1.2053 &   4.9471 f
  mprj/buf_i[111] (net)                                  2   0.0657 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2426   0.3373   0.9500  -0.1332  -0.1330 &   4.8141 f
  data arrival time                                                                                                  4.8141

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4047   1.0500   0.0000   4.7754 &   9.3587 r
  clock reconvergence pessimism                                                                           0.0000     9.3587
  clock uncertainty                                                                                       0.1000     9.4587
  library hold time                                                                     1.0000            0.4059     9.8646
  data required time                                                                                                 9.8646
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8646
  data arrival time                                                                                                 -4.8141
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0505

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4457 
  total derate : arrival time                                                                             0.1092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5548 

  slack (with derating applied) (VIOLATED)                                                               -5.0505 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4957 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             3.8957                     2.0294 &   4.0294 f
  la_oenb[38] (net)                                      2   0.2288 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0294 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6990   3.9126   0.9500  -0.4169  -0.2838 &   3.7455 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2290   0.9500            1.0565 &   4.8021 f
  mprj/buf_i[102] (net)                                  2   0.0166 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0533   0.2290   0.9500  -0.0051  -0.0048 &   4.7973 f
  data arrival time                                                                                                  4.7973

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4073   1.0500   0.0000   4.7227 &   9.3060 r
  clock reconvergence pessimism                                                                           0.0000     9.3060
  clock uncertainty                                                                                       0.1000     9.4060
  library hold time                                                                     1.0000            0.4393     9.8453
  data required time                                                                                                 9.8453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8453
  data arrival time                                                                                                 -4.7973
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4431 
  total derate : arrival time                                                                             0.0848 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5280 

  slack (with derating applied) (VIOLATED)                                                               -5.0480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5200 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          4.4486                     2.3111 &   4.3111 f
  la_data_in[32] (net)                                   2   0.2614 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3111 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2176   4.4712   0.9500  -0.7510  -0.6043 &   3.7067 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2099   0.9500            1.1095 &   4.8162 f
  mprj/buf_i[160] (net)                                  1   0.0053 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2099   0.9500   0.0000   0.0002 &   4.8164 f
  data arrival time                                                                                                  4.8164

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4068   1.0500   0.0000   4.7361 &   9.3194 r
  clock reconvergence pessimism                                                                           0.0000     9.3194
  clock uncertainty                                                                                       0.1000     9.4194
  library hold time                                                                     1.0000            0.4414     9.8609
  data required time                                                                                                 9.8609
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8609
  data arrival time                                                                                                 -4.8164
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0444

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4438 
  total derate : arrival time                                                                             0.1057 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5494 

  slack (with derating applied) (VIOLATED)                                                               -5.0444 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4950 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             3.3642                     1.7647 &   3.7647 f
  la_oenb[30] (net)                                      2   0.1980 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7647 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   3.3752   0.9500   0.0000   0.1165 &   3.8812 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2030   0.9500            0.9554 &   4.8366 f
  mprj/buf_i[94] (net)                                   2   0.0113 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0211   0.2030   0.9500  -0.0018  -0.0015 &   4.8351 f
  data arrival time                                                                                                  4.8351

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.4062   1.0500   0.0000   4.7507 &   9.3339 r
  clock reconvergence pessimism                                                                           0.0000     9.3339
  clock uncertainty                                                                                       0.1000     9.4339
  library hold time                                                                     1.0000            0.4422     9.8761
  data required time                                                                                                 9.8761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8761
  data arrival time                                                                                                 -4.8351
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4445 
  total derate : arrival time                                                                             0.0565 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5010 

  slack (with derating applied) (VIOLATED)                                                               -5.0410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5400 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[17] (in)                                                          3.2564                     1.7159 &   3.7159 f
  la_data_in[17] (net)                                   2   0.1919 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7159 f
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4774   3.2658   0.9500  -0.3638  -0.2750 &   3.4409 f
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2143   0.9500            0.9520 &   4.3929 f
  mprj/buf_i[145] (net)                                  2   0.0172 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0192   0.2143   0.9500  -0.0016  -0.0010 &   4.3919 f
  data arrival time                                                                                                  4.3919

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3818   1.0500   0.0000   4.2913 &   8.8746 r
  clock reconvergence pessimism                                                                           0.0000     8.8746
  clock uncertainty                                                                                       0.1000     8.9746
  library hold time                                                                     1.0000            0.4409     9.4155
  data required time                                                                                                 9.4155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4155
  data arrival time                                                                                                 -4.3919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0236

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4966 

  slack (with derating applied) (VIOLATED)                                                               -5.0236 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5270 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[26] (in)                                                             3.3106                     1.7431 &   3.7431 f
  la_oenb[26] (net)                                      2   0.1951 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7431 f
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6532   3.3208   0.9500  -0.3940  -0.3025 &   3.4406 f
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1903   0.9500            0.9348 &   4.3755 f
  mprj/buf_i[90] (net)                                   1   0.0070 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0268   0.1903   0.9500  -0.0025  -0.0023 &   4.3731 f
  data arrival time                                                                                                  4.3731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3826   1.0500   0.0000   4.2559 &   8.8392 r
  clock reconvergence pessimism                                                                           0.0000     8.8392
  clock uncertainty                                                                                       0.1000     8.9392
  library hold time                                                                     1.0000            0.4436     9.3828
  data required time                                                                                                 9.3828
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3828
  data arrival time                                                                                                 -4.3731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.0097

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4209 
  total derate : arrival time                                                                             0.0749 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4958 

  slack (with derating applied) (VIOLATED)                                                               -5.0097 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.5139 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          4.7154                     2.4469 &   4.4469 f
  la_data_in[38] (net)                                   2   0.2770 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4469 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5543   4.7382   0.9500  -0.9205  -0.7726 &   3.6743 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2348   0.9500            1.1696 &   4.8439 f
  mprj/buf_i[166] (net)                                  2   0.0120 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0359   0.2348   0.9500  -0.0034  -0.0032 &   4.8407 f
  data arrival time                                                                                                  4.8407

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4077   1.0500   0.0000   4.7102 &   9.2934 r
  clock reconvergence pessimism                                                                           0.0000     9.2934
  clock uncertainty                                                                                       0.1000     9.3934
  library hold time                                                                     1.0000            0.4386     9.8321
  data required time                                                                                                 9.8321
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8321
  data arrival time                                                                                                 -4.8407
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4425 
  total derate : arrival time                                                                             0.1180 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5605 

  slack (with derating applied) (VIOLATED)                                                               -4.9913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4308 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          4.5023                     2.3217 &   4.3217 f
  la_data_in[41] (net)                                   2   0.2639 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3217 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3077   4.5292   0.9500  -0.7844  -0.6236 &   3.6981 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2276   0.9500            1.1352 &   4.8332 f
  mprj/buf_i[169] (net)                                  2   0.0110 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0167   0.2276   0.9500  -0.0015  -0.0012 &   4.8320 f
  data arrival time                                                                                                  4.8320

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4079   1.0500   0.0000   4.6992 &   9.2825 r
  clock reconvergence pessimism                                                                           0.0000     9.2825
  clock uncertainty                                                                                       0.1000     9.3825
  library hold time                                                                     1.0000            0.4394     9.8220
  data required time                                                                                                 9.8220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8220
  data arrival time                                                                                                 -4.8320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4420 
  total derate : arrival time                                                                             0.1096 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5516 

  slack (with derating applied) (VIOLATED)                                                               -4.9899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4383 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          3.3811                     1.7857 &   3.7857 f
  la_data_in[14] (net)                                   2   0.1995 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7857 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6566   3.3904   0.9500  -0.4513  -0.3638 &   3.4219 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2304   0.9500            0.9862 &   4.4082 f
  mprj/buf_i[142] (net)                                  2   0.0240 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2304   0.9500   0.0000   0.0009 &   4.4091 f
  data arrival time                                                                                                  4.4091

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3824   1.0500   0.0000   4.2714 &   8.8546 r
  clock reconvergence pessimism                                                                           0.0000     8.8546
  clock uncertainty                                                                                       0.1000     8.9546
  library hold time                                                                     1.0000            0.4391     9.3938
  data required time                                                                                                 9.3938
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3938
  data arrival time                                                                                                 -4.4091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4216 
  total derate : arrival time                                                                             0.0803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5020 

  slack (with derating applied) (VIOLATED)                                                               -4.9847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4827 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             4.1075                     2.1359 &   4.1359 f
  la_oenb[40] (net)                                      2   0.2412 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1359 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8118   4.1267   0.9500  -0.5045  -0.3623 &   3.7735 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2201   0.9500            1.0752 &   4.8487 f
  mprj/buf_i[104] (net)                                  2   0.0113 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0305   0.2201   0.9500  -0.0029  -0.0026 &   4.8461 f
  data arrival time                                                                                                  4.8461

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4079   1.0500   0.0000   4.6992 &   9.2825 r
  clock reconvergence pessimism                                                                           0.0000     9.2825
  clock uncertainty                                                                                       0.1000     9.3825
  library hold time                                                                     1.0000            0.4403     9.8228
  data required time                                                                                                 9.8228
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8228
  data arrival time                                                                                                 -4.8461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4420 
  total derate : arrival time                                                                             0.0908 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5328 

  slack (with derating applied) (VIOLATED)                                                               -4.9767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4439 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          4.5967                     2.3757 &   4.3757 f
  la_data_in[47] (net)                                   2   0.2697 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3757 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2667   4.6228   0.9500  -0.7426  -0.5763 &   3.7994 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3348   0.9500            1.2567 &   5.0560 f
  mprj/buf_i[175] (net)                                  2   0.0594 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2835   0.3350   0.9500  -0.1534  -0.1561 &   4.8999 f
  data arrival time                                                                                                  4.8999

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4048   1.0500   0.0000   4.7734 &   9.3567 r
  clock reconvergence pessimism                                                                           0.0000     9.3567
  clock uncertainty                                                                                       0.1000     9.4567
  library hold time                                                                     1.0000            0.4066     9.8633
  data required time                                                                                                 9.8633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8633
  data arrival time                                                                                                 -4.8999
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4456 
  total derate : arrival time                                                                             0.1219 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5675 

  slack (with derating applied) (VIOLATED)                                                               -4.9634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3959 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          4.5971                     2.3788 &   4.3788 f
  la_data_in[42] (net)                                   2   0.2698 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3788 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4481   4.6225   0.9500  -0.8179  -0.6608 &   3.7180 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2530   0.9500            1.1741 &   4.8921 f
  mprj/buf_i[170] (net)                                  2   0.0211 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1255   0.2531   0.9500  -0.0120  -0.0119 &   4.8802 f
  data arrival time                                                                                                  4.8802

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4079   1.0500   0.0000   4.6991 &   9.2824 r
  clock reconvergence pessimism                                                                           0.0000     9.2824
  clock uncertainty                                                                                       0.1000     9.3824
  library hold time                                                                     1.0000            0.4332     9.8156
  data required time                                                                                                 9.8156
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8156
  data arrival time                                                                                                 -4.8802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4420 
  total derate : arrival time                                                                             0.1138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5558 

  slack (with derating applied) (VIOLATED)                                                               -4.9353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3796 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          4.1610                     2.1577 &   4.1577 f
  la_data_in[40] (net)                                   2   0.2441 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1577 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8514   4.1821   0.9500  -0.4935  -0.3434 &   3.8144 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2425   0.9500            1.1059 &   4.9202 f
  mprj/buf_i[168] (net)                                  2   0.0206 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1467   0.2426   0.9500  -0.0342  -0.0353 &   4.8849 f
  data arrival time                                                                                                  4.8849

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4079   1.0500   0.0000   4.6992 &   9.2824 r
  clock reconvergence pessimism                                                                           0.0000     9.2824
  clock uncertainty                                                                                       0.1000     9.3824
  library hold time                                                                     1.0000            0.4366     9.8191
  data required time                                                                                                 9.8191
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8191
  data arrival time                                                                                                 -4.8849
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9341

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4420 
  total derate : arrival time                                                                             0.0938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5358 

  slack (with derating applied) (VIOLATED)                                                               -4.9341 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3983 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          4.3170                     2.2358 &   4.2358 f
  la_data_in[48] (net)                                   2   0.2533 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2358 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0766   4.3402   0.9500  -0.6017  -0.4437 &   3.7921 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3108   0.9500            1.1926 &   4.9847 f
  mprj/buf_i[176] (net)                                  2   0.0504 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1398   0.3112   0.9500  -0.0421  -0.0384 &   4.9463 f
  data arrival time                                                                                                  4.9463

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4045   1.0500   0.0000   4.7783 &   9.3616 r
  clock reconvergence pessimism                                                                           0.0000     9.3616
  clock uncertainty                                                                                       0.1000     9.4616
  library hold time                                                                     1.0000            0.4140     9.8756
  data required time                                                                                                 9.8756
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8756
  data arrival time                                                                                                 -4.9463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4458 
  total derate : arrival time                                                                             0.1052 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5510 

  slack (with derating applied) (VIOLATED)                                                               -4.9293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3783 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               7.6114                     3.8697 &   5.8697 r
  io_in[22] (net)                                        2   0.2628 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8697 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5166   7.6188   0.9500  -1.8538  -1.8033 &   4.0664 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3456   0.9500            0.2814 &   4.3478 r
  mprj/buf_i[214] (net)                                  2   0.0421 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3461   0.9500   0.0000   0.0064 &   4.3542 r
  data arrival time                                                                                                  4.3542

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3298 &   8.9131 r
  clock reconvergence pessimism                                                                           0.0000     8.9131
  clock uncertainty                                                                                       0.1000     9.0131
  library hold time                                                                     1.0000            0.2677     9.2808
  data required time                                                                                                 9.2808
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2808
  data arrival time                                                                                                 -4.3542
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4244 
  total derate : arrival time                                                                             0.1154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5398 

  slack (with derating applied) (VIOLATED)                                                               -4.9266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3868 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[37] (in)                                                             3.9360                     2.0473 &   4.0473 f
  la_oenb[37] (net)                                      2   0.2310 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0473 f
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4828   3.9540   0.9500  -0.3071  -0.1656 &   3.8817 f
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2201   0.9500            1.0527 &   4.9344 f
  mprj/buf_i[101] (net)                                  2   0.0125 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0102   0.2201   0.9500  -0.0008  -0.0005 &   4.9339 f
  data arrival time                                                                                                  4.9339

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4069   1.0500   0.0000   4.7338 &   9.3171 r
  clock reconvergence pessimism                                                                           0.0000     9.3171
  clock uncertainty                                                                                       0.1000     9.4171
  library hold time                                                                     1.0000            0.4403     9.8574
  data required time                                                                                                 9.8574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8574
  data arrival time                                                                                                 -4.9339
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9235

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4437 
  total derate : arrival time                                                                             0.0791 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5227 

  slack (with derating applied) (VIOLATED)                                                               -4.9235 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.4007 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          4.6376                     2.3883 &   4.3883 f
  la_data_in[45] (net)                                   2   0.2715 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3883 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3390   4.6664   0.9500  -0.7745  -0.6001 &   3.7883 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3221   0.9500            1.2486 &   5.0369 f
  mprj/buf_i[173] (net)                                  2   0.0527 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1953   0.3224   0.9500  -0.0843  -0.0832 &   4.9537 f
  data arrival time                                                                                                  4.9537

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4047   1.0500   0.0000   4.7754 &   9.3587 r
  clock reconvergence pessimism                                                                           0.0000     9.3587
  clock uncertainty                                                                                       0.1000     9.4587
  library hold time                                                                     1.0000            0.4104     9.8691
  data required time                                                                                                 9.8691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8691
  data arrival time                                                                                                 -4.9537
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4457 
  total derate : arrival time                                                                             0.1202 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5658 

  slack (with derating applied) (VIOLATED)                                                               -4.9154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3496 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          9.2885                     4.7315 &   6.7315 r
  la_data_in[10] (net)                                   2   0.3215 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.7315 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1145   9.2969   0.9500  -3.0730  -3.0561 &   3.6754 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3033   0.9500            0.1646 &   3.8400 r
  mprj/buf_i[138] (net)                                  2   0.0216 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0548   0.3033   0.9500  -0.0256  -0.0260 &   3.8140 r
  data arrival time                                                                                                  3.8140

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7751 &   8.3584 r
  clock reconvergence pessimism                                                                           0.0000     8.3584
  clock uncertainty                                                                                       0.1000     8.4584
  library hold time                                                                     1.0000            0.2690     8.7273
  data required time                                                                                                 8.7273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7273
  data arrival time                                                                                                 -3.8140
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9134

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3980 
  total derate : arrival time                                                                             0.1726 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5706 

  slack (with derating applied) (VIOLATED)                                                               -4.9134 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3428 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[52] (in)                                                          4.4559                     2.3040 &   4.3040 f
  la_data_in[52] (net)                                   2   0.2614 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3040 f
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2059   4.4808   0.9500  -0.6930  -0.5285 &   3.7755 f
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3328   0.9500            1.2350 &   5.0105 f
  mprj/buf_i[180] (net)                                  2   0.0598 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1366   0.3332   0.9500  -0.0477  -0.0441 &   4.9663 f
  data arrival time                                                                                                  4.9663

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4041   1.0500   0.0000   4.7835 &   9.3668 r
  clock reconvergence pessimism                                                                           0.0000     9.3668
  clock uncertainty                                                                                       0.1000     9.4668
  library hold time                                                                     1.0000            0.4072     9.8739
  data required time                                                                                                 9.8739
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8739
  data arrival time                                                                                                 -4.9663
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9076

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4460 
  total derate : arrival time                                                                             0.1128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5589 

  slack (with derating applied) (VIOLATED)                                                               -4.9076 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3487 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[60] (in)                                                            12.6037                     6.4377 &   8.4377 r
  la_oenb[60] (net)                                      2   0.4374 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   8.4377 r
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -8.0876  12.6144   0.9500  -4.4901  -4.4606 &   3.9771 r
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5867   0.9500            0.2166 &   4.1937 r
  mprj/buf_i[124] (net)                                  2   0.0993 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.4890   0.5876   0.9500  -0.2520  -0.2502 &   3.9435 r
  data arrival time                                                                                                  3.9435

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2993   1.0500   0.0000   3.9013 &   8.4846 r
  clock reconvergence pessimism                                                                           0.0000     8.4846
  clock uncertainty                                                                                       0.1000     8.5846
  library hold time                                                                     1.0000            0.2595     8.8441
  data required time                                                                                                 8.8441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8441
  data arrival time                                                                                                 -3.9435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.9006

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4040 
  total derate : arrival time                                                                             0.2626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6667 

  slack (with derating applied) (VIOLATED)                                                               -4.9006 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2339 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          4.4851                     2.3126 &   4.3126 f
  la_data_in[49] (net)                                   2   0.2628 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3126 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1498   4.5115   0.9500  -0.6456  -0.4747 &   3.8379 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2972   0.9500            1.2032 &   5.0410 f
  mprj/buf_i[177] (net)                                  2   0.0428 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1402   0.2973   0.9500  -0.0355  -0.0333 &   5.0077 f
  data arrival time                                                                                                  5.0077

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4042   1.0500   0.0000   4.7810 &   9.3643 r
  clock reconvergence pessimism                                                                           0.0000     9.3643
  clock uncertainty                                                                                       0.1000     9.4643
  library hold time                                                                     1.0000            0.4186     9.8829
  data required time                                                                                                 9.8829
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8829
  data arrival time                                                                                                 -5.0077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4459 
  total derate : arrival time                                                                             0.1083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5542 

  slack (with derating applied) (VIOLATED)                                                               -4.8752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3210 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             6.2663                     3.1801 &   5.1801 r
  la_oenb[18] (net)                                      2   0.2159 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.1801 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.4620   6.2728   0.9500  -1.4825  -1.4384 &   3.7417 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2547   0.9500            0.2808 &   4.0226 r
  mprj/buf_i[82] (net)                                   2   0.0189 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0705   0.2547   0.9500  -0.0337  -0.0348 &   3.9878 r
  data arrival time                                                                                                  3.9878

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3002   1.0500   0.0000   3.9078 &   8.4911 r
  clock reconvergence pessimism                                                                           0.0000     8.4911
  clock uncertainty                                                                                       0.1000     8.5911
  library hold time                                                                     1.0000            0.2705     8.8616
  data required time                                                                                                 8.8616
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8616
  data arrival time                                                                                                 -3.9878
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8738

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.0969 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5012 

  slack (with derating applied) (VIOLATED)                                                               -4.8738 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3726 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             4.0694                     2.1079 &   4.1079 f
  la_oenb[50] (net)                                      2   0.2386 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1079 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7259   4.0905   0.9500  -0.4286  -0.2729 &   3.8349 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2661   0.9500            1.1158 &   4.9507 f
  mprj/buf_i[114] (net)                                  2   0.0322 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0191   0.2662   0.9500  -0.0016   0.0015 &   4.9522 f
  data arrival time                                                                                                  4.9522

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4081   1.0500   0.0000   4.6876 &   9.2708 r
  clock reconvergence pessimism                                                                           0.0000     9.2708
  clock uncertainty                                                                                       0.1000     9.3708
  library hold time                                                                     1.0000            0.4288     9.7997
  data required time                                                                                                 9.7997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7997
  data arrival time                                                                                                 -4.9522
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4415 
  total derate : arrival time                                                                             0.0897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5312 

  slack (with derating applied) (VIOLATED)                                                               -4.8475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3163 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               2.4706                     1.3029 &   3.3029 f
  io_in[17] (net)                                        2   0.1451 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.3029 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.4761   0.9500   0.0000   0.0685 &   3.3714 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2520   0.9500            0.8725 &   4.2438 f
  mprj/buf_i[209] (net)                                  2   0.0461 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2524   0.9500   0.0000   0.0046 &   4.2484 f
  data arrival time                                                                                                  4.2484

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3101   1.0500   0.0000   3.9683 &   8.5516 r
  clock reconvergence pessimism                                                                           0.0000     8.5516
  clock uncertainty                                                                                       0.1000     8.6516
  library hold time                                                                     1.0000            0.4333     9.0849
  data required time                                                                                                 9.0849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0849
  data arrival time                                                                                                 -4.2484
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4072 
  total derate : arrival time                                                                             0.0498 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4570 

  slack (with derating applied) (VIOLATED)                                                               -4.8365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.3795 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[2] (in)                                                             10.0092                     5.0800 &   7.0800 r
  la_oenb[2] (net)                                       2   0.3458 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.0800 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4516  10.0214   0.9500  -3.2949  -3.2541 &   3.8260 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2772   0.9500            0.1010 &   3.9269 r
  mprj/buf_i[66] (net)                                   2   0.0101 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0227   0.2772   0.9500  -0.0083  -0.0084 &   3.9186 r
  data arrival time                                                                                                  3.9186

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3074   1.0500   0.0000   3.7788 &   8.3621 r
  clock reconvergence pessimism                                                                           0.0000     8.3621
  clock uncertainty                                                                                       0.1000     8.4621
  library hold time                                                                     1.0000            0.2698     8.7318
  data required time                                                                                                 8.7318
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7318
  data arrival time                                                                                                 -3.9186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.8133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3982 
  total derate : arrival time                                                                             0.1813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5795 

  slack (with derating applied) (VIOLATED)                                                               -4.8133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2338 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             4.9966                     2.5746 &   4.5746 f
  la_oenb[42] (net)                                      2   0.2941 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.5746 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6785   5.0299   0.9500  -0.9681  -0.7867 &   3.7879 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2828   0.9500            1.2568 &   5.0446 f
  mprj/buf_i[106] (net)                                  2   0.0305 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0482   0.2828   0.9500  -0.0049  -0.0030 &   5.0416 f
  data arrival time                                                                                                  5.0416

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4078   1.0500   0.0000   4.7050 &   9.2882 r
  clock reconvergence pessimism                                                                           0.0000     9.2882
  clock uncertainty                                                                                       0.1000     9.3882
  library hold time                                                                     1.0000            0.4233     9.8116
  data required time                                                                                                 9.8116
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8116
  data arrival time                                                                                                 -5.0416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4423 
  total derate : arrival time                                                                             0.1270 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5693 

  slack (with derating applied) (VIOLATED)                                                               -4.7700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2007 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[46] (in)                                                          8.2751                     4.1544 &   6.1544 r
  la_data_in[46] (net)                                   2   0.2863 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1544 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.4278   8.2922   0.9500  -1.9522  -1.8459 &   4.3084 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3819   0.9500            0.2813 &   4.5897 r
  mprj/buf_i[174] (net)                                  2   0.0521 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2885   0.3820   0.9500  -0.1487  -0.1519 &   4.4378 r
  data arrival time                                                                                                  4.4378

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3828   1.0500   0.0000   4.2374 &   8.8207 r
  clock reconvergence pessimism                                                                           0.0000     8.8207
  clock uncertainty                                                                                       0.1000     8.9207
  library hold time                                                                     1.0000            0.2666     9.1872
  data required time                                                                                                 9.1872
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.1872
  data arrival time                                                                                                 -4.4378
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7494

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4200 
  total derate : arrival time                                                                             0.1308 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5508 

  slack (with derating applied) (VIOLATED)                                                               -4.7494 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1986 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             4.3494                     2.2617 &   4.2617 f
  la_oenb[44] (net)                                      2   0.2555 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2617 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8731   4.3703   0.9500  -0.4587  -0.2978 &   3.9639 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2920   0.9500            1.1786 &   5.1425 f
  mprj/buf_i[108] (net)                                  2   0.0416 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0671   0.2922   0.9500  -0.0072  -0.0030 &   5.1396 f
  data arrival time                                                                                                  5.1396

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4043   1.0500   0.0000   4.7810 &   9.3643 r
  clock reconvergence pessimism                                                                           0.0000     9.3643
  clock uncertainty                                                                                       0.1000     9.4643
  library hold time                                                                     1.0000            0.4203     9.8845
  data required time                                                                                                 9.8845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8845
  data arrival time                                                                                                 -5.1396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4459 
  total derate : arrival time                                                                             0.0952 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5412 

  slack (with derating applied) (VIOLATED)                                                               -4.7450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.2038 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                             10.8331                     5.5036 &   7.5036 r
  la_oenb[4] (net)                                       2   0.3746 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.5036 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.6630  10.8461   0.9500  -4.3736  -4.3696 &   3.1341 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2652   0.9500            0.0440 &   3.1781 r
  mprj/buf_i[68] (net)                                   1   0.0039 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2652   0.9500   0.0000   0.0001 &   3.1782 r
  data arrival time                                                                                                  3.1782

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.9974   1.0500   0.0000   2.9695 &   7.5528 r
  clock reconvergence pessimism                                                                           0.0000     7.5528
  clock uncertainty                                                                                       0.1000     7.6528
  library hold time                                                                     1.0000            0.2702     7.9230
  data required time                                                                                                 7.9230
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9230
  data arrival time                                                                                                 -3.1782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3597 
  total derate : arrival time                                                                             0.2327 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5924 

  slack (with derating applied) (VIOLATED)                                                               -4.7447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1523 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             4.5854                     2.3670 &   4.3670 f
  la_oenb[49] (net)                                      2   0.2689 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3670 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2315   4.6125   0.9500  -0.6839  -0.5097 &   3.8573 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2965   0.9500            1.2140 &   5.0713 f
  mprj/buf_i[113] (net)                                  2   0.0407 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1021   0.2968   0.9500  -0.0101  -0.0055 &   5.0658 f
  data arrival time                                                                                                  5.0658

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4080   1.0500   0.0000   4.6965 &   9.2798 r
  clock reconvergence pessimism                                                                           0.0000     9.2798
  clock uncertainty                                                                                       0.1000     9.3798
  library hold time                                                                     1.0000            0.4187     9.7985
  data required time                                                                                                 9.7985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7985
  data arrival time                                                                                                 -5.0658
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.7327

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4419 
  total derate : arrival time                                                                             0.1098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5517 

  slack (with derating applied) (VIOLATED)                                                               -4.7327 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1810 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               4.7123                     2.4667 &   4.4667 f
  io_in[27] (net)                                        2   0.2776 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.4667 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4988   4.7303   0.9500  -0.9446  -0.8186 &   3.6482 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3108   0.9500            1.2460 &   4.8941 f
  mprj/buf_i[219] (net)                                  2   0.0468 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3110   0.9500   0.0000   0.0046 &   4.8987 f
  data arrival time                                                                                                  4.8987

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4037   1.0500   0.0000   4.4838 &   9.0671 r
  clock reconvergence pessimism                                                                           0.0000     9.0671
  clock uncertainty                                                                                       0.1000     9.1671
  library hold time                                                                     1.0000            0.4141     9.5812
  data required time                                                                                                 9.5812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.5812
  data arrival time                                                                                                 -4.8987
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6825

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4318 
  total derate : arrival time                                                                             0.1222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5539 

  slack (with derating applied) (VIOLATED)                                                               -4.6825 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1286 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[10] (in)                                                             7.3103                     3.7285 &   5.7285 r
  la_oenb[10] (net)                                      2   0.2529 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.7285 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4245   7.3161   0.9500  -1.9533  -1.9206 &   3.8080 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2726   0.9500            0.2416 &   4.0495 r
  mprj/buf_i[74] (net)                                   2   0.0202 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0112   0.2726   0.9500  -0.0009  -0.0002 &   4.0494 r
  data arrival time                                                                                                  4.0494

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3074   1.0500   0.0000   3.7757 &   8.3589 r
  clock reconvergence pessimism                                                                           0.0000     8.3589
  clock uncertainty                                                                                       0.1000     8.4589
  library hold time                                                                     1.0000            0.2699     8.7289
  data required time                                                                                                 8.7289
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7289
  data arrival time                                                                                                 -4.0494
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6795

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3980 
  total derate : arrival time                                                                             0.1173 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5154 

  slack (with derating applied) (VIOLATED)                                                               -4.6795 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1641 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           9.9498                     5.0217 &   7.0217 r
  la_data_in[8] (net)                                    2   0.3426 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0217 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3948   9.9686   0.9500  -2.9812  -2.8865 &   4.1352 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2687   0.9500            0.0956 &   4.2308 r
  mprj/buf_i[136] (net)                                  1   0.0080 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0737   0.2687   0.9500  -0.0341  -0.0355 &   4.1953 r
  data arrival time                                                                                                  4.1953

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2993   1.0500   0.0000   3.9013 &   8.4846 r
  clock reconvergence pessimism                                                                           0.0000     8.4846
  clock uncertainty                                                                                       0.1000     8.5846
  library hold time                                                                     1.0000            0.2700     8.8546
  data required time                                                                                                 8.8546
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8546
  data arrival time                                                                                                 -4.1953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6594

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4040 
  total derate : arrival time                                                                             0.1686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5727 

  slack (with derating applied) (VIOLATED)                                                               -4.6594 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0867 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[18] (in)                                                          6.9849                     3.5634 &   5.5634 r
  la_data_in[18] (net)                                   2   0.2416 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.5634 r
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0988   6.9905   0.9500  -1.7566  -1.7201 &   3.8433 r
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2360   0.9500            0.2264 &   4.0697 r
  mprj/buf_i[146] (net)                                  2   0.0100 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0090   0.2360   0.9500  -0.0007  -0.0004 &   4.0692 r
  data arrival time                                                                                                  4.0692

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7721 &   8.3554 r
  clock reconvergence pessimism                                                                           0.0000     8.3554
  clock uncertainty                                                                                       0.1000     8.4554
  library hold time                                                                     1.0000            0.2709     8.7263
  data required time                                                                                                 8.7263
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7263
  data arrival time                                                                                                 -4.0692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3979 
  total derate : arrival time                                                                             0.1063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5042 

  slack (with derating applied) (VIOLATED)                                                               -4.6571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.1529 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          4.4661                     2.3028 &   4.3028 f
  la_data_in[43] (net)                                   2   0.2617 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3028 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8780   4.4925   0.9500  -0.4884  -0.3114 &   3.9914 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2802   0.9500            1.1832 &   5.1745 f
  mprj/buf_i[171] (net)                                  2   0.0348 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0897   0.2803   0.9500  -0.0095  -0.0067 &   5.1679 f
  data arrival time                                                                                                  5.1679

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4080   1.0500   0.0000   4.6965 &   9.2798 r
  clock reconvergence pessimism                                                                           0.0000     9.2798
  clock uncertainty                                                                                       0.1000     9.3798
  library hold time                                                                     1.0000            0.4242     9.8040
  data required time                                                                                                 9.8040
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8040
  data arrival time                                                                                                 -5.1679
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4419 
  total derate : arrival time                                                                             0.0979 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5398 

  slack (with derating applied) (VIOLATED)                                                               -4.6361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0963 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[32] (in)                                                              11.9809                     5.9243 &   7.9243 r
  io_in[32] (net)                                        2   0.4132 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.9243 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9720  12.0308   0.9500  -3.3738  -3.1222 &   4.8020 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4007   0.9500            0.1094 &   4.9115 r
  mprj/buf_i[224] (net)                                  2   0.0423 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4009   0.9500   0.0000   0.0042 &   4.9156 r
  data arrival time                                                                                                  4.9156

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5974 &   9.1807 r
  clock reconvergence pessimism                                                                           0.0000     9.1807
  clock uncertainty                                                                                       0.1000     9.2807
  library hold time                                                                     1.0000            0.2660     9.5467
  data required time                                                                                                 9.5467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.5467
  data arrival time                                                                                                 -4.9156
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.6311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4372 
  total derate : arrival time                                                                             0.1968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6340 

  slack (with derating applied) (VIOLATED)                                                               -4.6311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9972 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          4.7275                     2.4408 &   4.4408 f
  la_data_in[53] (net)                                   2   0.2773 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4408 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0115   4.7554   0.9500  -0.6016  -0.4197 &   4.0211 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3263   0.9500            1.2635 &   5.2846 f
  mprj/buf_i[181] (net)                                  2   0.0532 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0485   0.3268   0.9500  -0.0053   0.0013 &   5.2859 f
  data arrival time                                                                                                  5.2859

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4044   1.0500   0.0000   4.7786 &   9.3619 r
  clock reconvergence pessimism                                                                           0.0000     9.3619
  clock uncertainty                                                                                       0.1000     9.4619
  library hold time                                                                     1.0000            0.4091     9.8710
  data required time                                                                                                 9.8710
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8710
  data arrival time                                                                                                 -5.2859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4458 
  total derate : arrival time                                                                             0.1084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5542 

  slack (with derating applied) (VIOLATED)                                                               -4.5850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0309 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               9.4370                     4.7417 &   6.7417 r
  io_in[28] (net)                                        2   0.3269 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.7417 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5868   9.4559   0.9500  -2.1139  -1.9874 &   4.7543 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3703   0.9500            0.2116 &   4.9659 r
  mprj/buf_i[220] (net)                                  2   0.0427 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3706   0.9500   0.0000   0.0058 &   4.9717 r
  data arrival time                                                                                                  4.9717

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5972 &   9.1805 r
  clock reconvergence pessimism                                                                           0.0000     9.1805
  clock uncertainty                                                                                       0.1000     9.2805
  library hold time                                                                     1.0000            0.2669     9.5474
  data required time                                                                                                 9.5474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.5474
  data arrival time                                                                                                 -4.9717
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4372 
  total derate : arrival time                                                                             0.1294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5665 

  slack (with derating applied) (VIOLATED)                                                               -4.5757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0092 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[51] (in)                                                          4.0788                     2.1127 &   4.1127 f
  la_data_in[51] (net)                                   2   0.2392 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1127 f
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4344   4.1005   0.9500  -0.1664   0.0065 &   4.1192 f
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3015   0.9500            1.1531 &   5.2724 f
  mprj/buf_i[179] (net)                                  2   0.0492 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1418   0.3017   0.9500  -0.0509  -0.0493 &   5.2230 f
  data arrival time                                                                                                  5.2230

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4081   1.0500   0.0000   4.6857 &   9.2689 r
  clock reconvergence pessimism                                                                           0.0000     9.2689
  clock uncertainty                                                                                       0.1000     9.3689
  library hold time                                                                     1.0000            0.4171     9.7861
  data required time                                                                                                 9.7861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.7861
  data arrival time                                                                                                 -5.2230
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4414 
  total derate : arrival time                                                                             0.0813 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5227 

  slack (with derating applied) (VIOLATED)                                                               -4.5630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0403 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[26] (in)                                                          4.1180                     2.1377 &   4.1377 f
  la_data_in[26] (net)                                   2   0.2417 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1377 f
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8985   4.1385   0.9500  -0.5087  -0.3637 &   3.7740 f
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2072   0.9500            1.0636 &   4.8376 f
  mprj/buf_i[154] (net)                                  1   0.0067 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0347   0.2072   0.9500  -0.0031  -0.0030 &   4.8346 f
  data arrival time                                                                                                  4.8346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3825   1.0500   0.0000   4.2647 &   8.8480 r
  clock reconvergence pessimism                                                                           0.0000     8.8480
  clock uncertainty                                                                                       0.1000     8.9480
  library hold time                                                                     1.0000            0.4417     9.3897
  data required time                                                                                                 9.3897
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3897
  data arrival time                                                                                                 -4.8346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5552

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4213 
  total derate : arrival time                                                                             0.0906 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5119 

  slack (with derating applied) (VIOLATED)                                                               -4.5552 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0433 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[33] (in)                                                              13.1047                     6.4511 &   8.4511 r
  io_in[33] (net)                                        2   0.4515 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.4511 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.8140  13.1691   0.9500  -3.8231  -3.5178 &   4.9333 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4229   0.9500            0.0697 &   5.0030 r
  mprj/buf_i[225] (net)                                  2   0.0447 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4232   0.9500   0.0000   0.0062 &   5.0091 r
  data arrival time                                                                                                  5.0091

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4075   1.0500   0.0000   4.5963 &   9.1796 r
  clock reconvergence pessimism                                                                           0.0000     9.1796
  clock uncertainty                                                                                       0.1000     9.2796
  library hold time                                                                     1.0000            0.2653     9.5449
  data required time                                                                                                 9.5449
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.5449
  data arrival time                                                                                                 -5.0091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5358

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4371 
  total derate : arrival time                                                                             0.2213 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6584 

  slack (with derating applied) (VIOLATED)                                                               -4.5358 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8774 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[50] (in)                                                          3.8841                     2.0165 &   4.0165 f
  la_data_in[50] (net)                                   2   0.2278 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0165 f
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9028   0.9500   0.0000   0.1642 &   4.1807 f
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2804   0.9500            1.1055 &   5.2862 f
  mprj/buf_i[178] (net)                                  2   0.0412 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1203   0.2805   0.9500  -0.0165  -0.0137 &   5.2726 f
  data arrival time                                                                                                  5.2726

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4080   1.0500   0.0000   4.6965 &   9.2798 r
  clock reconvergence pessimism                                                                           0.0000     9.2798
  clock uncertainty                                                                                       0.1000     9.3798
  library hold time                                                                     1.0000            0.4241     9.8039
  data required time                                                                                                 9.8039
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8039
  data arrival time                                                                                                 -5.2726
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5313

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4419 
  total derate : arrival time                                                                             0.0678 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5097 

  slack (with derating applied) (VIOLATED)                                                               -4.5313 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0216 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               3.3322                     1.7416 &   3.7416 f
  io_in[26] (net)                                        2   0.1959 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7416 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.3453   0.9500   0.0000   0.1269 &   3.8684 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2922   0.9500            1.0392 &   4.9077 f
  mprj/buf_i[218] (net)                                  2   0.0543 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2925   0.9500   0.0000   0.0051 &   4.9128 f
  data arrival time                                                                                                  4.9128

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3263 &   8.9096 r
  clock reconvergence pessimism                                                                           0.0000     8.9096
  clock uncertainty                                                                                       0.1000     9.0096
  library hold time                                                                     1.0000            0.4201     9.4298
  data required time                                                                                                 9.4298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4298
  data arrival time                                                                                                 -4.9128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5170

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4243 
  total derate : arrival time                                                                             0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4859 

  slack (with derating applied) (VIOLATED)                                                               -4.5170 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0311 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[12] (in)                                                          3.4549                     1.8015 &   3.8015 f
  la_data_in[12] (net)                                   2   0.2031 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8015 f
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1384   3.4694   0.9500  -0.0114   0.1197 &   3.9212 f
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2184   0.9500            0.9844 &   4.9056 f
  mprj/buf_i[140] (net)                                  2   0.0167 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0285   0.2184   0.9500  -0.0027  -0.0022 &   4.9034 f
  data arrival time                                                                                                  4.9034

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3817   1.0500   0.0000   4.2914 &   8.8747 r
  clock reconvergence pessimism                                                                           0.0000     8.8747
  clock uncertainty                                                                                       0.1000     8.9747
  library hold time                                                                     1.0000            0.4405     9.4152
  data required time                                                                                                 9.4152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4152
  data arrival time                                                                                                 -4.9034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5118

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.0595 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4821 

  slack (with derating applied) (VIOLATED)                                                               -4.5118 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0297 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             4.0246                     2.0934 &   4.0934 f
  la_oenb[52] (net)                                      2   0.2363 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0934 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1859   4.0428   0.9500  -0.0153   0.1515 &   4.2449 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3194   0.9500            1.1619 &   5.4068 f
  mprj/buf_i[116] (net)                                  2   0.0578 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1444   0.3197   0.9500  -0.0442  -0.0399 &   5.3669 f
  data arrival time                                                                                                  5.3669

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4041   1.0500   0.0000   4.7831 &   9.3663 r
  clock reconvergence pessimism                                                                           0.0000     9.3663
  clock uncertainty                                                                                       0.1000     9.4663
  library hold time                                                                     1.0000            0.4112     9.8776
  data required time                                                                                                 9.8776
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.8776
  data arrival time                                                                                                 -5.3669
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4460 
  total derate : arrival time                                                                             0.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5193 

  slack (with derating applied) (VIOLATED)                                                               -4.5107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9914 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                          11.0269                     5.5924 &   7.5924 r
  wbs_dat_i[31] (net)                                    2   0.3809 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.5924 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.9666  11.0417   0.9500  -3.9978  -3.9573 &   3.6352 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3111   0.9500            0.0784 &   3.7136 r
  mprj/buf_i[31] (net)                                   2   0.0158 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.1191   0.3111   0.9500  -0.0554  -0.0577 &   3.6559 r
  data arrival time                                                                                                  3.6559

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.1129   1.0500   0.0000   3.2015 &   7.7848 r
  clock reconvergence pessimism                                                                           0.0000     7.7848
  clock uncertainty                                                                                       0.1000     7.8848
  library hold time                                                                     1.0000            0.2688     8.1535
  data required time                                                                                                 8.1535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1535
  data arrival time                                                                                                 -3.6559
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4976

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3707 
  total derate : arrival time                                                                             0.2195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5902 

  slack (with derating applied) (VIOLATED)                                                               -4.4976 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9075 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              3.5601                     1.8745 &   3.8745 f
  la_oenb[3] (net)                                       2   0.2100 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.8745 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7395   3.5709   0.9500  -0.4602  -0.3589 &   3.5156 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1982   0.9500            0.9778 &   4.4934 f
  mprj/buf_i[67] (net)                                   1   0.0078 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1982   0.9500   0.0000   0.0003 &   4.4937 f
  data arrival time                                                                                                  4.4937

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3074   1.0500   0.0000   3.7782 &   8.3614 r
  clock reconvergence pessimism                                                                           0.0000     8.3614
  clock uncertainty                                                                                       0.1000     8.4614
  library hold time                                                                     1.0000            0.4427     8.9042
  data required time                                                                                                 8.9042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9042
  data arrival time                                                                                                 -4.4937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4105

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3982 
  total derate : arrival time                                                                             0.0810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4792 

  slack (with derating applied) (VIOLATED)                                                               -4.4105 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9313 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               3.5211                     1.8352 &   3.8352 f
  io_in[25] (net)                                        2   0.2070 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8352 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5356   0.9500   0.0000   0.1416 &   3.9769 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2883   0.9500            1.0617 &   5.0386 f
  mprj/buf_i[217] (net)                                  2   0.0496 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2886   0.9500   0.0000   0.0050 &   5.0436 f
  data arrival time                                                                                                  5.0436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3256 &   8.9089 r
  clock reconvergence pessimism                                                                           0.0000     8.9089
  clock uncertainty                                                                                       0.1000     9.0089
  library hold time                                                                     1.0000            0.4215     9.4304
  data required time                                                                                                 9.4304
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4304
  data arrival time                                                                                                 -5.0436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4242 
  total derate : arrival time                                                                             0.0636 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4878 

  slack (with derating applied) (VIOLATED)                                                               -4.3868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8989 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               4.3368                     2.2685 &   4.2685 f
  io_in[23] (net)                                        2   0.2552 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2685 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8693   4.3531   0.9500  -0.5203  -0.3802 &   3.8883 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2956   0.9500            1.1806 &   5.0689 f
  mprj/buf_i[215] (net)                                  2   0.0436 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2958   0.9500   0.0000   0.0043 &   5.0732 f
  data arrival time                                                                                                  5.0732

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3313 &   8.9146 r
  clock reconvergence pessimism                                                                           0.0000     8.9146
  clock uncertainty                                                                                       0.1000     9.0146
  library hold time                                                                     1.0000            0.4191     9.4337
  data required time                                                                                                 9.4337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4337
  data arrival time                                                                                                 -5.0732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4245 
  total derate : arrival time                                                                             0.0971 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5216 

  slack (with derating applied) (VIOLATED)                                                               -4.3605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8389 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          3.7483                     1.9595 &   3.9595 f
  la_data_in[11] (net)                                   2   0.2194 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9595 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9847   3.7643   0.9500  -0.5660  -0.4511 &   3.5084 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2235   0.9500            1.0306 &   4.5390 f
  mprj/buf_i[139] (net)                                  2   0.0156 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2235   0.9500   0.0000   0.0006 &   4.5396 f
  data arrival time                                                                                                  4.5396

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7761 &   8.3594 r
  clock reconvergence pessimism                                                                           0.0000     8.3594
  clock uncertainty                                                                                       0.1000     8.4594
  library hold time                                                                     1.0000            0.4399     8.8993
  data required time                                                                                                 8.8993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8993
  data arrival time                                                                                                 -4.5396
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3981 
  total derate : arrival time                                                                             0.0901 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4882 

  slack (with derating applied) (VIOLATED)                                                               -4.3597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8715 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             4.0399                     2.0863 &   4.0863 f
  la_oenb[46] (net)                                      2   0.2367 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0863 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4637   4.0627   0.9500  -0.2212  -0.0509 &   4.0354 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3311   0.9500            1.1783 &   5.2137 f
  mprj/buf_i[110] (net)                                  2   0.0648 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2167   0.3315   0.9500  -0.1103  -0.1094 &   5.1042 f
  data arrival time                                                                                                  5.1042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3829   1.0500   0.0000   4.2261 &   8.8094 r
  clock reconvergence pessimism                                                                           0.0000     8.8094
  clock uncertainty                                                                                       0.1000     8.9094
  library hold time                                                                     1.0000            0.4077     9.3170
  data required time                                                                                                 9.3170
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3170
  data arrival time                                                                                                 -5.1042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4195 
  total derate : arrival time                                                                             0.0885 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5080 

  slack (with derating applied) (VIOLATED)                                                               -4.2128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7048 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               5.0337                     2.5914 &   4.5914 f
  io_in[29] (net)                                        2   0.2963 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5914 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0341   5.0681   0.9500  -0.6788  -0.4714 &   4.1200 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3061   0.9500            1.2835 &   5.4035 f
  mprj/buf_i[221] (net)                                  2   0.0403 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0318   0.3064   0.9500  -0.0029   0.0018 &   5.4053 f
  data arrival time                                                                                                  5.4053

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4051   1.0500   0.0000   4.5138 &   9.0971 r
  clock reconvergence pessimism                                                                           0.0000     9.0971
  clock uncertainty                                                                                       0.1000     9.1971
  library hold time                                                                     1.0000            0.4156     9.6127
  data required time                                                                                                 9.6127
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6127
  data arrival time                                                                                                 -5.4053
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.2073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4332 
  total derate : arrival time                                                                             0.1146 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5478 

  slack (with derating applied) (VIOLATED)                                                               -4.2073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6596 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             3.8239                     1.9834 &   3.9834 f
  la_oenb[45] (net)                                      2   0.2242 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9834 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2506   3.8426   0.9500  -0.0714   0.0858 &   4.0692 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2670   0.9500            1.0843 &   5.1535 f
  mprj/buf_i[109] (net)                                  2   0.0355 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0313   0.2671   0.9500  -0.0035  -0.0007 &   5.1528 f
  data arrival time                                                                                                  5.1528

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3828   1.0500   0.0000   4.2383 &   8.8216 r
  clock reconvergence pessimism                                                                           0.0000     8.8216
  clock uncertainty                                                                                       0.1000     8.9216
  library hold time                                                                     1.0000            0.4285     9.3501
  data required time                                                                                                 9.3501
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3501
  data arrival time                                                                                                 -5.1528
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1972

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4201 
  total derate : arrival time                                                                             0.0694 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4895 

  slack (with derating applied) (VIOLATED)                                                               -4.1972 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7077 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                             10.5443                     5.3723 &   7.3723 r
  la_oenb[0] (net)                                       2   0.3652 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   7.3723 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.4239  10.5543   0.9500  -3.7798  -3.7661 &   3.6062 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2789   0.9500            0.0735 &   3.6797 r
  mprj/buf_i[64] (net)                                   1   0.0086 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0294   0.2789   0.9500  -0.0128  -0.0132 &   3.6665 r
  data arrival time                                                                                                  3.6665

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.9630   1.0500   0.0000   2.9063 &   7.4895 r
  clock reconvergence pessimism                                                                           0.0000     7.4895
  clock uncertainty                                                                                       0.1000     7.5895
  library hold time                                                                     1.0000            0.2697     7.8593
  data required time                                                                                                 7.8593
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8593
  data arrival time                                                                                                 -3.6665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3566 
  total derate : arrival time                                                                             0.2042 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5608 

  slack (with derating applied) (VIOLATED)                                                               -4.1928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6319 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           3.8178                     1.9906 &   3.9906 f
  la_data_in[7] (net)                                    2   0.2242 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9906 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7809   3.8332   0.9500  -0.5177  -0.3960 &   3.5946 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2070   0.9500            1.0234 &   4.6180 f
  mprj/buf_i[135] (net)                                  1   0.0088 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2070   0.9500   0.0000   0.0003 &   4.6183 f
  data arrival time                                                                                                  4.6183

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2865   1.0500   0.0000   3.6850 &   8.2683 r
  clock reconvergence pessimism                                                                           0.0000     8.2683
  clock uncertainty                                                                                       0.1000     8.3683
  library hold time                                                                     1.0000            0.4417     8.8100
  data required time                                                                                                 8.8100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8100
  data arrival time                                                                                                 -4.6183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1917

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3937 
  total derate : arrival time                                                                             0.0875 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4813 

  slack (with derating applied) (VIOLATED)                                                               -4.1917 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7105 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[55] (in)                                                          4.5548                     2.3480 &   4.3480 f
  la_data_in[55] (net)                                   2   0.2670 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3480 f
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0883   4.5824   0.9500  -0.6397  -0.4604 &   3.8876 f
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3339   0.9500            1.2477 &   5.1354 f
  mprj/buf_i[183] (net)                                  2   0.0585 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0322   0.3345   0.9500  -0.0030   0.0044 &   5.1398 f
  data arrival time                                                                                                  5.1398

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3829   1.0500   0.0000   4.2177 &   8.8010 r
  clock reconvergence pessimism                                                                           0.0000     8.8010
  clock uncertainty                                                                                       0.1000     8.9010
  library hold time                                                                     1.0000            0.4068     9.3078
  data required time                                                                                                 9.3078
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3078
  data arrival time                                                                                                 -5.1398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4191 
  total derate : arrival time                                                                             0.1093 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5284 

  slack (with derating applied) (VIOLATED)                                                               -4.1680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6395 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[54] (in)                                                          3.7382                     1.9503 &   3.9503 f
  la_data_in[54] (net)                                   2   0.2168 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9503 f
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7540   0.9500   0.0000   0.1511 &   4.1014 f
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3320   0.9500            1.1324 &   5.2338 f
  mprj/buf_i[182] (net)                                  2   0.0680 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1673   0.3326   0.9500  -0.0692  -0.0642 &   5.1696 f
  data arrival time                                                                                                  5.1696

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3829   1.0500   0.0000   4.2237 &   8.8069 r
  clock reconvergence pessimism                                                                           0.0000     8.8069
  clock uncertainty                                                                                       0.1000     8.9069
  library hold time                                                                     1.0000            0.4073     9.3143
  data required time                                                                                                 9.3143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3143
  data arrival time                                                                                                 -5.1696
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4194 
  total derate : arrival time                                                                             0.0715 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4908 

  slack (with derating applied) (VIOLATED)                                                               -4.1447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6538 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           4.3363                     2.2421 &   4.2421 f
  la_data_in[2] (net)                                    2   0.2543 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2421 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2218   4.3589   0.9500  -0.7289  -0.5810 &   3.6612 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2247   0.9500            1.1100 &   4.7712 f
  mprj/buf_i[130] (net)                                  2   0.0112 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2247   0.9500   0.0000   0.0004 &   4.7716 f
  data arrival time                                                                                                  4.7716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7790 &   8.3623 r
  clock reconvergence pessimism                                                                           0.0000     8.3623
  clock uncertainty                                                                                       0.1000     8.4623
  library hold time                                                                     1.0000            0.4397     8.9020
  data required time                                                                                                 8.9020
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9020
  data arrival time                                                                                                 -4.7716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3982 
  total derate : arrival time                                                                             0.1046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5028 

  slack (with derating applied) (VIOLATED)                                                               -4.1305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6277 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             4.0104                     2.0781 &   4.0781 f
  la_oenb[53] (net)                                      2   0.2352 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0781 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3391   4.0314   0.9500  -0.1911  -0.0255 &   4.0526 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3317   0.9500            1.1730 &   5.2256 f
  mprj/buf_i[117] (net)                                  2   0.0648 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1297   0.3320   0.9500  -0.0392  -0.0338 &   5.1918 f
  data arrival time                                                                                                  5.1918

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3829   1.0500   0.0000   4.2250 &   8.8082 r
  clock reconvergence pessimism                                                                           0.0000     8.8082
  clock uncertainty                                                                                       0.1000     8.9082
  library hold time                                                                     1.0000            0.4075     9.3158
  data required time                                                                                                 9.3158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3158
  data arrival time                                                                                                 -5.1918
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1240

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4194 
  total derate : arrival time                                                                             0.0829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5023 

  slack (with derating applied) (VIOLATED)                                                               -4.1240 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6217 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              4.0045                     2.1124 &   4.1124 f
  la_oenb[6] (net)                                       2   0.2362 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.1124 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1395   4.0164   0.9500  -0.6375  -0.5292 &   3.5832 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2028   0.9500            1.0433 &   4.6266 f
  mprj/buf_i[70] (net)                                   1   0.0060 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2028   0.9500   0.0000   0.0002 &   4.6268 f
  data arrival time                                                                                                  4.6268

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.2649   1.0500   0.0000   3.6106 &   8.1939 r
  clock reconvergence pessimism                                                                           0.0000     8.1939
  clock uncertainty                                                                                       0.1000     8.2939
  library hold time                                                                     1.0000            0.4422     8.7360
  data required time                                                                                                 8.7360
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7360
  data arrival time                                                                                                 -4.6268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3902 
  total derate : arrival time                                                                             0.0942 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4844 

  slack (with derating applied) (VIOLATED)                                                               -4.1092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6249 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[30] (in)                                                               5.3667                     2.7442 &   4.7442 f
  io_in[30] (net)                                        2   0.3140 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7442 f
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1318   5.4110   0.9500  -0.7834  -0.5445 &   4.1997 f
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3193   0.9500            1.3433 &   5.5430 f
  mprj/buf_i[222] (net)                                  2   0.0437 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0320   0.3195   0.9500  -0.0028   0.0013 &   5.5443 f
  data arrival time                                                                                                  5.5443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4061   1.0500   0.0000   4.5401 &   9.1234 r
  clock reconvergence pessimism                                                                           0.0000     9.1234
  clock uncertainty                                                                                       0.1000     9.2234
  library hold time                                                                     1.0000            0.4113     9.6347
  data required time                                                                                                 9.6347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.6347
  data arrival time                                                                                                 -5.5443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4344 
  total derate : arrival time                                                                             0.1249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5593 

  slack (with derating applied) (VIOLATED)                                                               -4.0904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5311 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             3.9932                     2.0664 &   4.0664 f
  la_oenb[59] (net)                                      2   0.2340 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0664 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3004   4.0136   0.9500  -0.0328   0.1431 &   4.2094 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3911   0.9500            1.2176 &   5.4271 f
  mprj/buf_i[123] (net)                                  2   0.0963 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2932   0.3921   0.9500  -0.1581  -0.1530 &   5.2740 f
  data arrival time                                                                                                  5.2740

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3817   1.0500   0.0000   4.2914 &   8.8747 r
  clock reconvergence pessimism                                                                           0.0000     8.8747
  clock uncertainty                                                                                       0.1000     8.9747
  library hold time                                                                     1.0000            0.3893     9.3640
  data required time                                                                                                 9.3640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3640
  data arrival time                                                                                                 -5.2740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.0837 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5063 

  slack (with derating applied) (VIOLATED)                                                               -4.0900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5837 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[2] (in)                                                           17.6479                     8.9536 &  10.9536 r
  wbs_sel_i[2] (net)                                     2   0.6106 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &  10.9536 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -16.8698  17.6735   0.9500  -9.3386  -9.3728 &   1.5809 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3839   0.9500           -0.2349 &   1.3459 r
  mprj/buf_i[232] (net)                                  2   0.0110 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3839   0.9500   0.0000   0.0004 &   1.3464 r
  data arrival time                                                                                                  1.3464

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.7398   1.0500   0.0000   0.4773 &   5.0606 r
  clock reconvergence pessimism                                                                           0.0000     5.0606
  clock uncertainty                                                                                       0.1000     5.1606
  library hold time                                                                     1.0000            0.2665     5.4271
  data required time                                                                                                 5.4271
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4271
  data arrival time                                                                                                 -1.3464
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0808

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2410 
  total derate : arrival time                                                                             0.5009 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7419 

  slack (with derating applied) (VIOLATED)                                                               -4.0808 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3389 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             3.8403                     2.0272 &   4.0272 f
  la_oenb[17] (net)                                      2   0.2265 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0272 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5287   3.8511   0.9500  -0.3421  -0.2338 &   3.7934 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2105   0.9500            1.0294 &   4.8228 f
  mprj/buf_i[81] (net)                                   2   0.0099 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0080   0.2105   0.9500  -0.0007  -0.0004 &   4.8225 f
  data arrival time                                                                                                  4.8225

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.3074   1.0500   0.0000   3.7722 &   8.3555 r
  clock reconvergence pessimism                                                                           0.0000     8.3555
  clock uncertainty                                                                                       0.1000     8.4555
  library hold time                                                                     1.0000            0.4413     8.8968
  data required time                                                                                                 8.8968
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8968
  data arrival time                                                                                                 -4.8225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0744

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3979 
  total derate : arrival time                                                                             0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4758 

  slack (with derating applied) (VIOLATED)                                                               -4.0744 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5986 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          3.8378                     1.9941 &   3.9941 f
  la_data_in[56] (net)                                   2   0.2252 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9941 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8560   0.9500   0.0000   0.1639 &   4.1580 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2943   0.9500            1.1101 &   5.2681 f
  mprj/buf_i[184] (net)                                  2   0.0472 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0356   0.2950   0.9500  -0.0036   0.0031 &   5.2712 f
  data arrival time                                                                                                  5.2712

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3825   1.0500   0.0000   4.2102 &   8.7935 r
  clock reconvergence pessimism                                                                           0.0000     8.7935
  clock uncertainty                                                                                       0.1000     8.8935
  library hold time                                                                     1.0000            0.4193     9.3129
  data required time                                                                                                 9.3129
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3129
  data arrival time                                                                                                 -5.2712
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4187 
  total derate : arrival time                                                                             0.0676 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4863 

  slack (with derating applied) (VIOLATED)                                                               -4.0416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5553 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             4.0744                     2.0973 &   4.0973 f
  la_oenb[54] (net)                                      2   0.2382 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0973 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3185   4.0993   0.9500  -0.1523   0.0308 &   4.1281 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3009   0.9500            1.1511 &   5.2792 f
  mprj/buf_i[118] (net)                                  2   0.0484 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0707   0.3013   0.9500  -0.0077  -0.0021 &   5.2771 f
  data arrival time                                                                                                  5.2771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3829   1.0500   0.0000   4.2175 &   8.8008 r
  clock reconvergence pessimism                                                                           0.0000     8.8008
  clock uncertainty                                                                                       0.1000     8.9008
  library hold time                                                                     1.0000            0.4173     9.3181
  data required time                                                                                                 9.3181
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3181
  data arrival time                                                                                                 -5.2771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0410

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4191 
  total derate : arrival time                                                                             0.0789 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4980 

  slack (with derating applied) (VIOLATED)                                                               -4.0410 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5429 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[24] (in)                                                               4.0557                     2.0958 &   4.0958 f
  io_in[24] (net)                                        2   0.2377 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0958 f
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2503   4.0786   0.9500  -0.0205   0.1639 &   4.2597 f
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2943   0.9500            1.1399 &   5.3996 f
  mprj/buf_i[216] (net)                                  2   0.0448 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2949   0.9500   0.0000   0.0066 &   5.4062 f
  data arrival time                                                                                                  5.4062

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3314 &   8.9147 r
  clock reconvergence pessimism                                                                           0.0000     8.9147
  clock uncertainty                                                                                       0.1000     9.0147
  library hold time                                                                     1.0000            0.4194     9.4340
  data required time                                                                                                 9.4340
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4340
  data arrival time                                                                                                 -5.4062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0279

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4245 
  total derate : arrival time                                                                             0.0711 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4956 

  slack (with derating applied) (VIOLATED)                                                               -4.0279 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5322 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           4.9382                     2.5524 &   4.5524 f
  la_data_in[4] (net)                                    2   0.2912 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5524 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.8084   4.9682   0.9500  -1.0086  -0.8330 &   3.7195 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2264   0.9500            1.1909 &   4.9104 f
  mprj/buf_i[132] (net)                                  1   0.0076 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0675   0.2264   0.9500  -0.0061  -0.0061 &   4.9042 f
  data arrival time                                                                                                  4.9042

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7782 &   8.3615 r
  clock reconvergence pessimism                                                                           0.0000     8.3615
  clock uncertainty                                                                                       0.1000     8.4615
  library hold time                                                                     1.0000            0.4395     8.9010
  data required time                                                                                                 8.9010
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9010
  data arrival time                                                                                                 -4.9042
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3982 
  total derate : arrival time                                                                             0.1253 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5235 

  slack (with derating applied) (VIOLATED)                                                               -3.9968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4733 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          3.9479                     2.0478 &   4.0478 f
  la_data_in[59] (net)                                   2   0.2316 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0478 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9679   0.9500   0.0000   0.1729 &   4.2207 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3667   0.9500            1.1919 &   5.4126 f
  mprj/buf_i[187] (net)                                  2   0.0840 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2188   0.3676   0.9500  -0.1040  -0.0983 &   5.3143 f
  data arrival time                                                                                                  5.3143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3806   1.0500   0.0000   4.1893 &   8.7726 r
  clock reconvergence pessimism                                                                           0.0000     8.7726
  clock uncertainty                                                                                       0.1000     8.8726
  library hold time                                                                     1.0000            0.3968     9.2694
  data required time                                                                                                 9.2694
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2694
  data arrival time                                                                                                 -5.3143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9551

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4177 
  total derate : arrival time                                                                             0.0776 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4953 

  slack (with derating applied) (VIOLATED)                                                               -3.9551 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4597 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          4.1982                     2.1623 &   4.1623 f
  la_data_in[61] (net)                                   2   0.2456 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1623 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3909   4.2243   0.9500  -0.1018   0.0927 &   4.2550 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3196   0.9500            1.1847 &   5.4397 f
  mprj/buf_i[189] (net)                                  2   0.0554 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3202   0.9500   0.0000   0.0077 &   5.4475 f
  data arrival time                                                                                                  5.4475

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3817   1.0500   0.0000   4.2920 &   8.8752 r
  clock reconvergence pessimism                                                                           0.0000     8.8752
  clock uncertainty                                                                                       0.1000     8.9752
  library hold time                                                                     1.0000            0.4111     9.3863
  data required time                                                                                                 9.3863
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3863
  data arrival time                                                                                                 -5.4475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9389

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4226 
  total derate : arrival time                                                                             0.0784 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5010 

  slack (with derating applied) (VIOLATED)                                                               -3.9389 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4379 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               3.9925                     2.1175 &   4.1175 f
  io_in[16] (net)                                        2   0.2360 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1175 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1558   4.0009   0.9500  -0.7144  -0.6298 &   3.4877 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2995   0.9500            1.1368 &   4.6245 f
  mprj/buf_i[208] (net)                                  2   0.0489 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2998   0.9500   0.0000   0.0059 &   4.6304 f
  data arrival time                                                                                                  4.6304

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2120   1.0500   0.0000   3.4623 &   8.0456 r
  clock reconvergence pessimism                                                                           0.0000     8.0456
  clock uncertainty                                                                                       0.1000     8.1456
  library hold time                                                                     1.0000            0.4177     8.5633
  data required time                                                                                                 8.5633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5633
  data arrival time                                                                                                 -4.6304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9329

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3831 
  total derate : arrival time                                                                             0.1022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4853 

  slack (with derating applied) (VIOLATED)                                                               -3.9329 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4476 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[57] (in)                                                          4.0726                     2.1095 &   4.1095 f
  la_data_in[57] (net)                                   2   0.2389 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1095 f
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3604   4.0944   0.9500  -0.0735   0.1041 &   4.2136 f
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3082   0.9500            1.1559 &   5.3695 f
  mprj/buf_i[185] (net)                                  2   0.0513 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3086   0.9500   0.0000   0.0072 &   5.3768 f
  data arrival time                                                                                                  5.3768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3769   1.0500   0.0000   4.1519 &   8.7351 r
  clock reconvergence pessimism                                                                           0.0000     8.7351
  clock uncertainty                                                                                       0.1000     8.8351
  library hold time                                                                     1.0000            0.4148     9.2500
  data required time                                                                                                 9.2500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2500
  data arrival time                                                                                                 -5.3768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8732

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4160 
  total derate : arrival time                                                                             0.0744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4904 

  slack (with derating applied) (VIOLATED)                                                               -3.8732 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3828 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             4.4493                     2.3267 &   4.3267 f
  la_oenb[57] (net)                                      2   0.2620 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3267 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7293   4.4666   0.9500  -0.4461  -0.2879 &   4.0388 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3462   0.9500            1.2430 &   5.2818 f
  mprj/buf_i[121] (net)                                  2   0.0662 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1340   0.3469   0.9500  -0.0158  -0.0072 &   5.2746 f
  data arrival time                                                                                                  5.2746

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3112   1.0500   0.0000   3.9704 &   8.5537 r
  clock reconvergence pessimism                                                                           0.0000     8.5537
  clock uncertainty                                                                                       0.1000     8.6537
  library hold time                                                                     1.0000            0.4030     9.0567
  data required time                                                                                                 9.0567
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0567
  data arrival time                                                                                                 -5.2746
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7821

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4073 
  total derate : arrival time                                                                             0.0985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5058 

  slack (with derating applied) (VIOLATED)                                                               -3.7821 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2762 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          4.7378                     2.4435 &   4.4435 f
  la_data_in[62] (net)                                   2   0.2779 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.4435 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2113   4.7669   0.9500  -0.6971  -0.5096 &   3.9339 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4236   0.9500            1.3487 &   5.2826 f
  mprj/buf_i[190] (net)                                  2   0.1040 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2664   0.4251   0.9500  -0.1438  -0.1353 &   5.1473 f
  data arrival time                                                                                                  5.1473

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7757 &   8.3590 r
  clock reconvergence pessimism                                                                           0.0000     8.3590
  clock uncertainty                                                                                       0.1000     8.4590
  library hold time                                                                     1.0000            0.3794     8.8383
  data required time                                                                                                 8.8383
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.8383
  data arrival time                                                                                                 -5.1473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6910

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3980 
  total derate : arrival time                                                                             0.1256 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5236 

  slack (with derating applied) (VIOLATED)                                                               -3.6910 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1674 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          4.5305                     2.3444 &   4.3444 f
  la_data_in[58] (net)                                   2   0.2659 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3444 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7221   4.5555   0.9500  -0.4235  -0.2393 &   4.1052 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3549   0.9500            1.2626 &   5.3678 f
  mprj/buf_i[186] (net)                                  2   0.0699 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1250   0.3556   0.9500  -0.0128  -0.0034 &   5.3644 f
  data arrival time                                                                                                  5.3644

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3100   1.0500   0.0000   3.9634 &   8.5467 r
  clock reconvergence pessimism                                                                           0.0000     8.5467
  clock uncertainty                                                                                       0.1000     8.6467
  library hold time                                                                     1.0000            0.4004     9.0471
  data required time                                                                                                 9.0471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.0471
  data arrival time                                                                                                 -5.3644
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4070 
  total derate : arrival time                                                                             0.0996 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5066 

  slack (with derating applied) (VIOLATED)                                                               -3.6827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1761 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[6] (in)                                                          10.8358                     5.5224 &   7.5224 r
  la_data_in[6] (net)                                    2   0.3754 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.5224 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.1561  10.8462   0.9500  -3.3138  -3.2713 &   4.2511 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2717   0.9500            0.0504 &   4.3016 r
  mprj/buf_i[134] (net)                                  1   0.0056 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0382   0.2717   0.9500  -0.0175  -0.0181 &   4.2834 r
  data arrival time                                                                                                  4.2834

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.9974   1.0500   0.0000   2.9693 &   7.5526 r
  clock reconvergence pessimism                                                                           0.0000     7.5526
  clock uncertainty                                                                                       0.1000     7.6526
  library hold time                                                                     1.0000            0.2700     7.9225
  data required time                                                                                                 7.9225
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9225
  data arrival time                                                                                                 -4.2834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3596 
  total derate : arrival time                                                                             0.1802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5398 

  slack (with derating applied) (VIOLATED)                                                               -3.6391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0993 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[60] (in)                                                          4.6166                     2.3790 &   4.3790 f
  la_data_in[60] (net)                                   2   0.2703 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3790 f
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8216   4.6455   0.9500  -0.4672  -0.2735 &   4.1055 f
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3963   0.9500            1.3090 &   5.4145 f
  mprj/buf_i[188] (net)                                  2   0.0907 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1714   0.3974   0.9500  -0.0818  -0.0732 &   5.3413 f
  data arrival time                                                                                                  5.3413

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3002   1.0500   0.0000   3.9078 &   8.4911 r
  clock reconvergence pessimism                                                                           0.0000     8.4911
  clock uncertainty                                                                                       0.1000     8.5911
  library hold time                                                                     1.0000            0.3877     8.9789
  data required time                                                                                                 8.9789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.9789
  data arrival time                                                                                                 -5.3413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6376

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4043 
  total derate : arrival time                                                                             0.1084 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5128 

  slack (with derating applied) (VIOLATED)                                                               -3.6376 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1248 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          4.4500                     2.2949 &   4.2949 f
  la_data_in[63] (net)                                   2   0.2609 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2949 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8576   4.4771   0.9500  -0.4920  -0.3081 &   3.9868 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4351   0.9500            1.3168 &   5.3036 f
  mprj/buf_i[191] (net)                                  2   0.1135 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.3109   0.4375   0.9500  -0.1681  -0.1573 &   5.1463 f
  data arrival time                                                                                                  5.1463

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2964   1.0500   0.0000   3.7222 &   8.3055 r
  clock reconvergence pessimism                                                                           0.0000     8.3055
  clock uncertainty                                                                                       0.1000     8.4055
  library hold time                                                                     1.0000            0.3756     8.7811
  data required time                                                                                                 8.7811
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7811
  data arrival time                                                                                                 -5.1463
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6349

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3955 
  total derate : arrival time                                                                             0.1143 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5098 

  slack (with derating applied) (VIOLATED)                                                               -3.6349 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1251 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           4.7755                     2.4585 &   4.4585 f
  wbs_adr_i[30] (net)                                    2   0.2796 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4585 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6314   4.8059   0.9500  -0.9520  -0.7800 &   3.6785 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2200   0.9500            1.1632 &   4.8418 f
  mprj/buf_i[62] (net)                                   1   0.0065 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0294   0.2200   0.9500  -0.0026  -0.0025 &   4.8393 f
  data arrival time                                                                                                  4.8393

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.1551   1.0500   0.0000   3.3004 &   7.8837 r
  clock reconvergence pessimism                                                                           0.0000     7.8837
  clock uncertainty                                                                                       0.1000     7.9837
  library hold time                                                                     1.0000            0.4402     8.4239
  data required time                                                                                                 8.4239
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4239
  data arrival time                                                                                                 -4.8393
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5846

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3754 
  total derate : arrival time                                                                             0.1205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4959 

  slack (with derating applied) (VIOLATED)                                                               -3.5846 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0886 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[61] (in)                                                             9.4007                     4.7883 &   6.7883 r
  la_oenb[61] (net)                                      2   0.3254 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.7883 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.2394   9.4102   0.9500  -2.0323  -1.9367 &   4.8516 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4632   0.9500            0.2812 &   5.1327 r
  mprj/buf_i[125] (net)                                  2   0.0727 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4641   0.9500   0.0000   0.0129 &   5.1457 r
  data arrival time                                                                                                  5.1457

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3074   1.0500   0.0000   3.7761 &   8.3594 r
  clock reconvergence pessimism                                                                           0.0000     8.3594
  clock uncertainty                                                                                       0.1000     8.4594
  library hold time                                                                     1.0000            0.2641     8.7235
  data required time                                                                                                 8.7235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7235
  data arrival time                                                                                                 -5.1457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5779

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3981 
  total derate : arrival time                                                                             0.1275 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5255 

  slack (with derating applied) (VIOLATED)                                                               -3.5779 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0523 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             4.6228                     2.3809 &   4.3809 f
  la_oenb[62] (net)                                      2   0.2707 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3809 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0789   4.6518   0.9500  -0.6277  -0.4392 &   3.9417 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3887   0.9500            1.3024 &   5.2441 f
  mprj/buf_i[126] (net)                                  2   0.0861 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1557   0.3900   0.9500  -0.0339  -0.0213 &   5.2229 f
  data arrival time                                                                                                  5.2229

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2964   1.0500   0.0000   3.7222 &   8.3055 r
  clock reconvergence pessimism                                                                           0.0000     8.3055
  clock uncertainty                                                                                       0.1000     8.4055
  library hold time                                                                     1.0000            0.3900     8.7955
  data required time                                                                                                 8.7955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.7955
  data arrival time                                                                                                 -5.2229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3955 
  total derate : arrival time                                                                             0.1140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5095 

  slack (with derating applied) (VIOLATED)                                                               -3.5726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0631 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           4.1287                     2.1463 &   4.1463 f
  wbs_dat_i[30] (net)                                    2   0.2424 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1463 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7568   4.1481   0.9500  -0.4698  -0.3236 &   3.8227 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2233   0.9500            1.0812 &   4.9039 f
  mprj/buf_i[30] (net)                                   2   0.0122 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0165   0.2233   0.9500  -0.0014  -0.0010 &   4.9028 f
  data arrival time                                                                                                  4.9028

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.1546   1.0500   0.0000   3.2990 &   7.8823 r
  clock reconvergence pessimism                                                                           0.0000     7.8823
  clock uncertainty                                                                                       0.1000     7.9823
  library hold time                                                                     1.0000            0.4398     8.4221
  data required time                                                                                                 8.4221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.4221
  data arrival time                                                                                                 -4.9028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3753 
  total derate : arrival time                                                                             0.0894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4648 

  slack (with derating applied) (VIOLATED)                                                               -3.5193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0545 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           4.1629                     2.1635 &   4.1635 f
  wbs_adr_i[31] (net)                                    2   0.2444 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1635 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8351   4.1825   0.9500  -0.5170  -0.3716 &   3.7919 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2320   0.9500            1.0946 &   4.8865 f
  mprj/buf_i[63] (net)                                   2   0.0152 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0638   0.2320   0.9500  -0.0061  -0.0059 &   4.8806 f
  data arrival time                                                                                                  4.8806

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.1325   1.0500   0.0000   3.2462 &   7.8295 r
  clock reconvergence pessimism                                                                           0.0000     7.8295
  clock uncertainty                                                                                       0.1000     7.9295
  library hold time                                                                     1.0000            0.4388     8.3683
  data required time                                                                                                 8.3683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.3683
  data arrival time                                                                                                 -4.8806
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3728 
  total derate : arrival time                                                                             0.0928 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4656 

  slack (with derating applied) (VIOLATED)                                                               -3.4876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0220 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[35] (in)                                                              13.1475                     6.4781 &   8.4781 r
  io_in[35] (net)                                        2   0.4531 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   8.4781 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3989  13.2062   0.9500  -2.9650  -2.6057 &   5.8723 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5096   0.9500            0.1391 &   6.0114 r
  mprj/buf_i[227] (net)                                  2   0.0732 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0743   0.5105   0.9500  -0.0448  -0.0348 &   5.9766 r
  data arrival time                                                                                                  5.9766

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4043   1.0500   0.0000   4.4961 &   9.0794 r
  clock reconvergence pessimism                                                                           0.0000     9.0794
  clock uncertainty                                                                                       0.1000     9.1794
  library hold time                                                                     1.0000            0.2627     9.4421
  data required time                                                                                                 9.4421
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.4421
  data arrival time                                                                                                 -5.9766
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4324 
  total derate : arrival time                                                                             0.1852 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6175 

  slack (with derating applied) (VIOLATED)                                                               -3.4655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8480 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[0] (in)                                                           4.6931                     2.4491 &   4.4491 f
  la_data_in[0] (net)                                    2   0.2763 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4491 f
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.0373   4.7150   0.9500  -1.0541  -0.9160 &   3.5331 f
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2183   0.9500            1.1497 &   4.6828 f
  mprj/buf_i[128] (net)                                  1   0.0065 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2183   0.9500   0.0000   0.0001 &   4.6829 f
  data arrival time                                                                                                  4.6829

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.9655   1.0500   0.0000   2.9107 &   7.4940 r
  clock reconvergence pessimism                                                                           0.0000     7.4940
  clock uncertainty                                                                                       0.1000     7.5940
  library hold time                                                                     1.0000            0.4403     8.0343
  data required time                                                                                                 8.0343
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0343
  data arrival time                                                                                                 -4.6829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3569 
  total derate : arrival time                                                                             0.1233 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4801 

  slack (with derating applied) (VIOLATED)                                                               -3.3515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8713 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[8] (in)                                                           10.7581                     5.3483 &   7.3483 r
  wbs_adr_i[8] (net)                                     2   0.3715 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.3483 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -9.2059  10.7933   0.9500  -4.6653  -4.5683 &   2.7800 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3183   0.9500            0.0988 &   2.8788 r
  mprj/buf_i[40] (net)                                   2   0.0196 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3183   0.9500   0.0000   0.0007 &   2.8795 r
  data arrival time                                                                                                  2.8795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6944   1.0500   0.0000   1.2242 &   5.8075 r
  clock reconvergence pessimism                                                                           0.0000     5.8075
  clock uncertainty                                                                                       0.1000     5.9075
  library hold time                                                                     1.0000            0.2685     6.1760
  data required time                                                                                                 6.1760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.1760
  data arrival time                                                                                                 -2.8795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2765 
  total derate : arrival time                                                                             0.2559 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5324 

  slack (with derating applied) (VIOLATED)                                                               -3.2965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7641 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           4.7597                     2.4630 &   4.4630 f
  la_data_in[1] (net)                                    2   0.2795 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4630 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.9960   4.7861   0.9500  -1.1209  -0.9690 &   3.4940 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2243   0.9500            1.1651 &   4.6591 f
  mprj/buf_i[129] (net)                                  1   0.0081 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2243   0.9500   0.0000   0.0003 &   4.6593 f
  data arrival time                                                                                                  4.6593

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.9174   1.0500   0.0000   2.8278 &   7.4111 r
  clock reconvergence pessimism                                                                           0.0000     7.4111
  clock uncertainty                                                                                       0.1000     7.5111
  library hold time                                                                     1.0000            0.4396     7.9507
  data required time                                                                                                 7.9507
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9507
  data arrival time                                                                                                 -4.6593
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2913

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3529 
  total derate : arrival time                                                                             0.1283 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4812 

  slack (with derating applied) (VIOLATED)                                                               -3.2913 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8101 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              4.2757                     2.2182 &   4.2182 f
  la_oenb[5] (net)                                       2   0.2510 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.2182 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9949   4.2968   0.9500  -0.6090  -0.4586 &   3.7596 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2130   0.9500            1.0900 &   4.8496 f
  mprj/buf_i[69] (net)                                   1   0.0076 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0070   0.2130   0.9500  -0.0006  -0.0005 &   4.8492 f
  data arrival time                                                                                                  4.8492

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  14.0221   1.0500   0.0000   3.0151 &   7.5983 r
  clock reconvergence pessimism                                                                           0.0000     7.5983
  clock uncertainty                                                                                       0.1000     7.6983
  library hold time                                                                     1.0000            0.4409     8.1393
  data required time                                                                                                 8.1393
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.1393
  data arrival time                                                                                                 -4.8492
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2901

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3618 
  total derate : arrival time                                                                             0.0974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4592 

  slack (with derating applied) (VIOLATED)                                                               -3.2901 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8309 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           3.7415                     1.9534 &   3.9534 f
  la_data_in[5] (net)                                    2   0.2170 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9534 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3738   3.7564   0.9500  -0.1501  -0.0142 &   3.9392 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2009   0.9500            1.0065 &   4.9457 f
  mprj/buf_i[133] (net)                                  1   0.0073 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2009   0.9500   0.0000   0.0002 &   4.9458 f
  data arrival time                                                                                                  4.9458

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.9974   1.0500   0.0000   2.9694 &   7.5526 r
  clock reconvergence pessimism                                                                           0.0000     7.5526
  clock uncertainty                                                                                       0.1000     7.6526
  library hold time                                                                     1.0000            0.4423     8.0950
  data required time                                                                                                 8.0950
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.0950
  data arrival time                                                                                                 -4.9458
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1492

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3596 
  total derate : arrival time                                                                             0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4277 

  slack (with derating applied) (VIOLATED)                                                               -3.1492 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7215 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[16] (in)                                                          10.5726                     5.2825 &   7.2825 r
  wbs_dat_i[16] (net)                                    2   0.3657 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2825 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.8901  10.6011   0.9500  -3.3385  -3.2119 &   4.0706 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2662   0.9500            0.0585 &   4.1291 r
  mprj/buf_i[16] (net)                                   1   0.0050 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2662   0.9500   0.0000   0.0002 &   4.1293 r
  data arrival time                                                                                                  4.1293

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6255   1.0500   0.0000   2.3144 &   6.8977 r
  clock reconvergence pessimism                                                                           0.0000     6.8977
  clock uncertainty                                                                                       0.1000     6.9977
  library hold time                                                                     1.0000            0.2701     7.2678
  data required time                                                                                                 7.2678
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2678
  data arrival time                                                                                                 -4.1293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3285 
  total derate : arrival time                                                                             0.1855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5139 

  slack (with derating applied) (VIOLATED)                                                               -3.1386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6246 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[18] (in)                                                          10.0521                     5.0140 &   7.0140 r
  wbs_adr_i[18] (net)                                    2   0.3474 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0140 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.4401  10.0808   0.9500  -3.0482  -2.9146 &   4.0994 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2929   0.9500            0.1130 &   4.2124 r
  mprj/buf_i[50] (net)                                   2   0.0142 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0641   0.2929   0.9500  -0.0317  -0.0328 &   4.1797 r
  data arrival time                                                                                                  4.1797

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6251   1.0500   0.0000   2.3195 &   6.9028 r
  clock reconvergence pessimism                                                                           0.0000     6.9028
  clock uncertainty                                                                                       0.1000     7.0028
  library hold time                                                                     1.0000            0.2693     7.2721
  data required time                                                                                                 7.2721
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2721
  data arrival time                                                                                                 -4.1797
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3287 
  total derate : arrival time                                                                             0.1750 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5037 

  slack (with derating applied) (VIOLATED)                                                               -3.0925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5887 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[37] (in)                                                              15.7176                     7.6744 &   9.6744 r
  io_in[37] (net)                                        2   0.5408 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   9.6744 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.4112  15.8050   0.9500  -4.0106  -3.5191 &   6.1553 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5466   0.9500            0.0424 &   6.1978 r
  mprj/buf_i[229] (net)                                  2   0.0748 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0477   0.5479   0.9500  -0.0196  -0.0056 &   6.1921 r
  data arrival time                                                                                                  6.1921

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3256 &   8.9089 r
  clock reconvergence pessimism                                                                           0.0000     8.9089
  clock uncertainty                                                                                       0.1000     9.0089
  library hold time                                                                     1.0000            0.2615     9.2704
  data required time                                                                                                 9.2704
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.2704
  data arrival time                                                                                                 -6.1921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4242 
  total derate : arrival time                                                                             0.2409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6652 

  slack (with derating applied) (VIOLATED)                                                               -3.0783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4131 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[15] (in)                                                           9.8399                     4.9211 &   6.9211 r
  wbs_dat_i[15] (net)                                    2   0.3403 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.9211 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.2083   9.8654   0.9500  -2.9397  -2.8187 &   4.1024 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2564   0.9500            0.0893 &   4.1917 r
  mprj/buf_i[15] (net)                                   1   0.0050 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2564   0.9500   0.0000   0.0002 &   4.1919 r
  data arrival time                                                                                                  4.1919

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6255   1.0500   0.0000   2.3146 &   6.8979 r
  clock reconvergence pessimism                                                                           0.0000     6.8979
  clock uncertainty                                                                                       0.1000     6.9979
  library hold time                                                                     1.0000            0.2704     7.2683
  data required time                                                                                                 7.2683
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2683
  data arrival time                                                                                                 -4.1919
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3285 
  total derate : arrival time                                                                             0.1658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4943 

  slack (with derating applied) (VIOLATED)                                                               -3.0764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5821 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           4.5332                     2.3468 &   4.3468 f
  wbs_adr_i[26] (net)                                    2   0.2660 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3468 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2529   4.5578   0.9500  -0.7398  -0.5809 &   3.7658 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2100   0.9500            1.1209 &   4.8868 f
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2100   0.9500   0.0000   0.0002 &   4.8870 f
  data arrival time                                                                                                  4.8870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.9174   1.0500   0.0000   2.8278 &   7.4111 r
  clock reconvergence pessimism                                                                           0.0000     7.4111
  clock uncertainty                                                                                       0.1000     7.5111
  library hold time                                                                     1.0000            0.4413     7.9523
  data required time                                                                                                 7.9523
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9523
  data arrival time                                                                                                 -4.8870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3529 
  total derate : arrival time                                                                             0.1063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4592 

  slack (with derating applied) (VIOLATED)                                                               -3.0654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6062 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             4.5652                     2.3539 &   4.3539 f
  la_oenb[63] (net)                                      2   0.2674 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3539 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5887   4.5938   0.9500  -0.3446  -0.1458 &   4.2081 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3805   0.9500            1.2869 &   5.4950 f
  mprj/buf_i[127] (net)                                  2   0.0821 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1433   0.3822   0.9500  -0.0175  -0.0034 &   5.4916 f
  data arrival time                                                                                                  5.4916

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.2120   1.0500   0.0000   3.4620 &   8.0453 r
  clock reconvergence pessimism                                                                           0.0000     8.0453
  clock uncertainty                                                                                       0.1000     8.1453
  library hold time                                                                     1.0000            0.3923     8.5376
  data required time                                                                                                 8.5376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 8.5376
  data arrival time                                                                                                 -5.4916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3831 
  total derate : arrival time                                                                             0.0980 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4811 

  slack (with derating applied) (VIOLATED)                                                               -3.0460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5649 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           4.9135                     2.5298 &   4.5298 f
  wbs_adr_i[28] (net)                                    2   0.2891 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5298 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -2.0077   4.9478   0.9500  -1.1103  -0.9357 &   3.5941 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2213   0.9500            1.1830 &   4.7771 f
  mprj/buf_i[60] (net)                                   1   0.0060 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0137   0.2213   0.9500  -0.0011  -0.0010 &   4.7761 f
  data arrival time                                                                                                  4.7761

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8672   1.0500   0.0000   2.6944 &   7.2777 r
  clock reconvergence pessimism                                                                           0.0000     7.2777
  clock uncertainty                                                                                       0.1000     7.3777
  library hold time                                                                     1.0000            0.4399     7.8176
  data required time                                                                                                 7.8176
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8176
  data arrival time                                                                                                 -4.7761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3466 
  total derate : arrival time                                                                             0.1300 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4765 

  slack (with derating applied) (VIOLATED)                                                               -3.0415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5650 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[28] (in)                                                           9.4768                     4.7538 &   6.7538 r
  wbs_dat_i[28] (net)                                    2   0.3281 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7538 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9582   9.4977   0.9500  -2.2773  -2.1481 &   4.6057 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2442   0.9500            0.0976 &   4.7034 r
  mprj/buf_i[28] (net)                                   1   0.0030 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2442   0.9500   0.0000   0.0001 &   4.7034 r
  data arrival time                                                                                                  4.7034

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8665   1.0500   0.0000   2.6933 &   7.2766 r
  clock reconvergence pessimism                                                                           0.0000     7.2766
  clock uncertainty                                                                                       0.1000     7.3766
  library hold time                                                                     1.0000            0.2708     7.6474
  data required time                                                                                                 7.6474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6474
  data arrival time                                                                                                 -4.7034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9439

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3465 
  total derate : arrival time                                                                             0.1318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4783 

  slack (with derating applied) (VIOLATED)                                                               -2.9439 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4656 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               7.0874                     3.5216 &   5.5216 f
  io_in[34] (net)                                        2   0.4127 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.5216 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.6185   7.1522   0.9500  -0.9811  -0.5466 &   4.9750 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4155   0.9500            1.6470 &   6.6220 f
  mprj/buf_i[226] (net)                                  2   0.0687 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4169   0.9500   0.0000   0.0124 &   6.6344 f
  data arrival time                                                                                                  6.6344

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.4044   1.0500   0.0000   4.4987 &   9.0820 r
  clock reconvergence pessimism                                                                           0.0000     9.0820
  clock uncertainty                                                                                       0.1000     9.1820
  library hold time                                                                     1.0000            0.3818     9.5638
  data required time                                                                                                 9.5638
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.5638
  data arrival time                                                                                                 -6.6344
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9294

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4325 
  total derate : arrival time                                                                             0.1618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5943 

  slack (with derating applied) (VIOLATED)                                                               -2.9294 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3351 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                          10.0301                     5.0101 &   7.0101 r
  wbs_adr_i[13] (net)                                    2   0.3468 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.0101 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0484  10.0576   0.9500  -2.8938  -2.7563 &   4.2538 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2723   0.9500            0.0942 &   4.3480 r
  mprj/buf_i[45] (net)                                   1   0.0086 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2723   0.9500   0.0000   0.0003 &   4.3483 r
  data arrival time                                                                                                  4.3483

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6247   1.0500   0.0000   2.3233 &   6.9066 r
  clock reconvergence pessimism                                                                           0.0000     6.9066
  clock uncertainty                                                                                       0.1000     7.0066
  library hold time                                                                     1.0000            0.2699     7.2765
  data required time                                                                                                 7.2765
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2765
  data arrival time                                                                                                 -4.3483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9282

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3289 
  total derate : arrival time                                                                             0.1645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4934 

  slack (with derating applied) (VIOLATED)                                                               -2.9282 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4348 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[22] (in)                                                           8.9538                     4.4850 &   6.4850 r
  wbs_adr_i[22] (net)                                    2   0.3097 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4850 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0431   8.9750   0.9500  -2.3755  -2.2606 &   4.2244 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2842   0.9500            0.1644 &   4.3888 r
  mprj/buf_i[54] (net)                                   2   0.0163 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0404   0.2842   0.9500  -0.0192  -0.0195 &   4.3693 r
  data arrival time                                                                                                  4.3693

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6247   1.0500   0.0000   2.3230 &   6.9063 r
  clock reconvergence pessimism                                                                           0.0000     6.9063
  clock uncertainty                                                                                       0.1000     7.0063
  library hold time                                                                     1.0000            0.2696     7.2758
  data required time                                                                                                 7.2758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2758
  data arrival time                                                                                                 -4.3693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9066

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3289 
  total derate : arrival time                                                                             0.1407 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4696 

  slack (with derating applied) (VIOLATED)                                                               -2.9066 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4370 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           4.0265                     2.0877 &   4.0877 f
  wbs_dat_i[25] (net)                                    2   0.2362 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0877 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6512   4.0472   0.9500  -0.3724  -0.2171 &   3.8706 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1967   0.9500            1.0412 &   4.9118 f
  mprj/buf_i[25] (net)                                   1   0.0037 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1967   0.9500   0.0000   0.0001 &   4.9119 f
  data arrival time                                                                                                  4.9119

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8638   1.0500   0.0000   2.6888 &   7.2721 r
  clock reconvergence pessimism                                                                           0.0000     7.2721
  clock uncertainty                                                                                       0.1000     7.3721
  library hold time                                                                     1.0000            0.4428     7.8149
  data required time                                                                                                 7.8149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8149
  data arrival time                                                                                                 -4.9119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9030

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3463 
  total derate : arrival time                                                                             0.0826 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4289 

  slack (with derating applied) (VIOLATED)                                                               -2.9030 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4741 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           4.1892                     2.1750 &   4.1750 f
  wbs_dat_i[26] (net)                                    2   0.2459 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1750 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8130   4.2097   0.9500  -0.4805  -0.3291 &   3.8459 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2016   0.9500            1.0672 &   4.9131 f
  mprj/buf_i[26] (net)                                   1   0.0042 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2016   0.9500   0.0000   0.0002 &   4.9133 f
  data arrival time                                                                                                  4.9133

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8638   1.0500   0.0000   2.6887 &   7.2720 r
  clock reconvergence pessimism                                                                           0.0000     7.2720
  clock uncertainty                                                                                       0.1000     7.3720
  library hold time                                                                     1.0000            0.4422     7.8143
  data required time                                                                                                 7.8143
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8143
  data arrival time                                                                                                 -4.9133
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9010

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3463 
  total derate : arrival time                                                                             0.0894 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4357 

  slack (with derating applied) (VIOLATED)                                                               -2.9010 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4652 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           4.4005                     2.2682 &   4.2682 f
  wbs_adr_i[29] (net)                                    2   0.2578 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2682 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0057   4.4267   0.9500  -0.5954  -0.4269 &   3.8412 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2070   0.9500            1.1009 &   4.9421 f
  mprj/buf_i[61] (net)                                   1   0.0046 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2070   0.9500   0.0000   0.0002 &   4.9423 f
  data arrival time                                                                                                  4.9423

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8664   1.0500   0.0000   2.6937 &   7.2770 r
  clock reconvergence pessimism                                                                           0.0000     7.2770
  clock uncertainty                                                                                       0.1000     7.3770
  library hold time                                                                     1.0000            0.4416     7.8186
  data required time                                                                                                 7.8186
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.8186
  data arrival time                                                                                                 -4.9423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8763

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3465 
  total derate : arrival time                                                                             0.0982 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4447 

  slack (with derating applied) (VIOLATED)                                                               -2.8763 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4316 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[0] (in)                                                               20.8134                    10.3052 &  12.3052 r
  io_in[0] (net)                                         2   0.7197 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &  12.3052 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -16.8628  20.9017   0.9500  -9.1656  -8.8104 &   3.4949 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5142   0.9500           -0.2657 &   3.2292 r
  mprj/buf_i[192] (net)                                  2   0.0413 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.5144   0.9500   0.0000   0.0052 &   3.2343 r
  data arrival time                                                                                                  3.2343

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.6344   1.0500   0.0000   1.1447 &   5.7280 r
  clock reconvergence pessimism                                                                           0.0000     5.7280
  clock uncertainty                                                                                       0.1000     5.8280
  library hold time                                                                     1.0000            0.2626     6.0905
  data required time                                                                                                 6.0905
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.0905
  data arrival time                                                                                                 -3.2343
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8562

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2728 
  total derate : arrival time                                                                             0.5140 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7868 

  slack (with derating applied) (VIOLATED)                                                               -2.8562 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0694 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[17] (in)                                                           9.6362                     4.8156 &   6.8156 r
  wbs_adr_i[17] (net)                                    2   0.3332 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8156 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7383   9.6618   0.9500  -2.6358  -2.5001 &   4.3156 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2631   0.9500            0.1069 &   4.4225 r
  mprj/buf_i[49] (net)                                   1   0.0076 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2631   0.9500   0.0000   0.0002 &   4.4227 r
  data arrival time                                                                                                  4.4227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6255   1.0500   0.0000   2.3145 &   6.8978 r
  clock reconvergence pessimism                                                                           0.0000     6.8978
  clock uncertainty                                                                                       0.1000     6.9978
  library hold time                                                                     1.0000            0.2702     7.2680
  data required time                                                                                                 7.2680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2680
  data arrival time                                                                                                 -4.4227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3285 
  total derate : arrival time                                                                             0.1515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4800 

  slack (with derating applied) (VIOLATED)                                                               -2.8453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3653 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           4.5398                     2.3356 &   4.3356 f
  wbs_dat_i[27] (net)                                    2   0.2657 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3356 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1504   4.5687   0.9500  -0.6720  -0.4924 &   3.8432 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2367   0.9500            1.1495 &   4.9927 f
  mprj/buf_i[27] (net)                                   2   0.0138 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2367   0.9500   0.0000   0.0005 &   4.9932 f
  data arrival time                                                                                                  4.9932

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.8310   1.0500   0.0000   2.6309 &   7.2141 r
  clock reconvergence pessimism                                                                           0.0000     7.2141
  clock uncertainty                                                                                       0.1000     7.3141
  library hold time                                                                     1.0000            0.4381     7.7522
  data required time                                                                                                 7.7522
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.7522
  data arrival time                                                                                                 -4.9932
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3435 
  total derate : arrival time                                                                             0.1053 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4489 

  slack (with derating applied) (VIOLATED)                                                               -2.7590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3102 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[24] (in)                                                           9.0796                     4.5640 &   6.5640 r
  wbs_dat_i[24] (net)                                    2   0.3145 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5640 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0076   9.0979   0.9500  -2.2660  -2.1573 &   4.4067 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2411   0.9500            0.1166 &   4.5233 r
  mprj/buf_i[24] (net)                                   1   0.0036 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2411   0.9500   0.0000   0.0001 &   4.5233 r
  data arrival time                                                                                                  4.5233

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6244   1.0500   0.0000   2.3268 &   6.9101 r
  clock reconvergence pessimism                                                                           0.0000     6.9101
  clock uncertainty                                                                                       0.1000     7.0101
  library hold time                                                                     1.0000            0.2709     7.2809
  data required time                                                                                                 7.2809
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2809
  data arrival time                                                                                                 -4.5233
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7576

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3291 
  total derate : arrival time                                                                             0.1311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4602 

  slack (with derating applied) (VIOLATED)                                                               -2.7576 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2974 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           9.4083                     4.7060 &   6.7060 r
  wbs_adr_i[16] (net)                                    2   0.3253 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.7060 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.0769   9.4324   0.9500  -2.3965  -2.2581 &   4.4479 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2709   0.9500            0.1270 &   4.5749 r
  mprj/buf_i[48] (net)                                   2   0.0105 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0212   0.2709   0.9500  -0.0050  -0.0050 &   4.5699 r
  data arrival time                                                                                                  4.5699

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6261   1.0500   0.0000   2.3082 &   6.8914 r
  clock reconvergence pessimism                                                                           0.0000     6.8914
  clock uncertainty                                                                                       0.1000     6.9914
  library hold time                                                                     1.0000            0.2700     7.2614
  data required time                                                                                                 7.2614
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2614
  data arrival time                                                                                                 -4.5699
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3282 
  total derate : arrival time                                                                             0.1404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4685 

  slack (with derating applied) (VIOLATED)                                                               -2.6915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2230 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           4.5908                     2.3753 &   4.3753 f
  wbs_adr_i[23] (net)                                    2   0.2694 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3753 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5054   4.6162   0.9500  -0.8847  -0.7287 &   3.6466 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2309   0.9500            1.1498 &   4.7964 f
  mprj/buf_i[55] (net)                                   2   0.0115 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0119   0.2309   0.9500  -0.0010  -0.0007 &   4.7957 f
  data arrival time                                                                                                  4.7957

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6246   1.0500   0.0000   2.3248 &   6.9080 r
  clock reconvergence pessimism                                                                           0.0000     6.9080
  clock uncertainty                                                                                       0.1000     7.0080
  library hold time                                                                     1.0000            0.4387     7.4467
  data required time                                                                                                 7.4467
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4467
  data arrival time                                                                                                 -4.7957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3290 
  total derate : arrival time                                                                             0.1154 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4443 

  slack (with derating applied) (VIOLATED)                                                               -2.6510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2067 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           4.4733                     2.3078 &   4.3078 f
  wbs_adr_i[27] (net)                                    2   0.2622 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3078 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8751   4.4995   0.9500  -0.5446  -0.3701 &   3.9377 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2078   0.9500            1.1110 &   5.0487 f
  mprj/buf_i[59] (net)                                   1   0.0044 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2078   0.9500   0.0000   0.0001 &   5.0488 f
  data arrival time                                                                                                  5.0488

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.7975   1.0500   0.0000   2.5737 &   7.1570 r
  clock reconvergence pessimism                                                                           0.0000     7.1570
  clock uncertainty                                                                                       0.1000     7.2570
  library hold time                                                                     1.0000            0.4415     7.6985
  data required time                                                                                                 7.6985
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.6985
  data arrival time                                                                                                 -5.0488
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3408 
  total derate : arrival time                                                                             0.0963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4371 

  slack (with derating applied) (VIOLATED)                                                               -2.6497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2126 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[11] (in)                                                               7.7112                     3.9039 &   5.9039 r
  io_in[11] (net)                                        2   0.2656 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9039 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6919   7.7218   0.9500  -2.2637  -2.2236 &   3.6804 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3601   0.9500            0.2904 &   3.9707 r
  mprj/buf_i[203] (net)                                  2   0.0470 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3603   0.9500   0.0000   0.0050 &   3.9758 r
  data arrival time                                                                                                  3.9758

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1075   1.0500   0.0000   1.6582 &   6.2415 r
  clock reconvergence pessimism                                                                           0.0000     6.2415
  clock uncertainty                                                                                       0.1000     6.3415
  library hold time                                                                     1.0000            0.2673     6.6087
  data required time                                                                                                 6.6087
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6087
  data arrival time                                                                                                 -3.9758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2972 
  total derate : arrival time                                                                             0.1368 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4340 

  slack (with derating applied) (VIOLATED)                                                               -2.6330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1990 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           4.4710                     2.3151 &   4.3151 f
  wbs_dat_i[23] (net)                                    2   0.2624 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3151 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1878   4.4952   0.9500  -0.7265  -0.5700 &   3.7451 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2151   0.9500            1.1179 &   4.8631 f
  mprj/buf_i[23] (net)                                   1   0.0069 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0165   0.2151   0.9500  -0.0014  -0.0012 &   4.8619 f
  data arrival time                                                                                                  4.8619

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6244   1.0500   0.0000   2.3265 &   6.9097 r
  clock reconvergence pessimism                                                                           0.0000     6.9097
  clock uncertainty                                                                                       0.1000     7.0097
  library hold time                                                                     1.0000            0.4406     7.4503
  data required time                                                                                                 7.4503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4503
  data arrival time                                                                                                 -4.8619
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5884

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3290 
  total derate : arrival time                                                                             0.1054 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4344 

  slack (with derating applied) (VIOLATED)                                                               -2.5884 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1540 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           4.5806                     2.3679 &   4.3679 f
  wbs_adr_i[25] (net)                                    2   0.2687 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3679 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2824   4.6066   0.9500  -0.7821  -0.6194 &   3.7485 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2103   0.9500            1.1275 &   4.8760 f
  mprj/buf_i[57] (net)                                   1   0.0045 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2103   0.9500   0.0000   0.0002 &   4.8762 f
  data arrival time                                                                                                  4.8762

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6243   1.0500   0.0000   2.3270 &   6.9103 r
  clock reconvergence pessimism                                                                           0.0000     6.9103
  clock uncertainty                                                                                       0.1000     7.0103
  library hold time                                                                     1.0000            0.4411     7.4514
  data required time                                                                                                 7.4514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4514
  data arrival time                                                                                                 -4.8762
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5752

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3291 
  total derate : arrival time                                                                             0.1091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4381 

  slack (with derating applied) (VIOLATED)                                                               -2.5752 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1371 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           4.8219                     2.4889 &   4.4889 f
  wbs_adr_i[21] (net)                                    2   0.2829 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4889 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6836   4.8504   0.9500  -0.9843  -0.8161 &   3.6727 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2530   0.9500            1.2035 &   4.8763 f
  mprj/buf_i[53] (net)                                   2   0.0187 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0508   0.2530   0.9500  -0.0048  -0.0043 &   4.8720 f
  data arrival time                                                                                                  4.8720

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6247   1.0500   0.0000   2.3233 &   6.9066 r
  clock reconvergence pessimism                                                                           0.0000     6.9066
  clock uncertainty                                                                                       0.1000     7.0066
  library hold time                                                                     1.0000            0.4328     7.4394
  data required time                                                                                                 7.4394
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4394
  data arrival time                                                                                                 -4.8720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5674

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3289 
  total derate : arrival time                                                                             0.1243 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4532 

  slack (with derating applied) (VIOLATED)                                                               -2.5674 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1142 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           4.5439                     2.3487 &   4.3487 f
  wbs_dat_i[22] (net)                                    2   0.2665 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3487 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2801   4.5696   0.9500  -0.7674  -0.6061 &   3.7426 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2356   0.9500            1.1486 &   4.8912 f
  mprj/buf_i[22] (net)                                   2   0.0135 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2356   0.9500   0.0000   0.0005 &   4.8916 f
  data arrival time                                                                                                  4.8916

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6247   1.0500   0.0000   2.3239 &   6.9072 r
  clock reconvergence pessimism                                                                           0.0000     6.9072
  clock uncertainty                                                                                       0.1000     7.0072
  library hold time                                                                     1.0000            0.4381     7.4453
  data required time                                                                                                 7.4453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4453
  data arrival time                                                                                                 -4.8916
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5536

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3289 
  total derate : arrival time                                                                             0.1094 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4383 

  slack (with derating applied) (VIOLATED)                                                               -2.5536 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1153 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           4.9296                     2.5524 &   4.5524 f
  wbs_adr_i[24] (net)                                    2   0.2908 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5524 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5417   4.9584   0.9500  -0.9014  -0.7267 &   3.8257 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2120   0.9500            1.1748 &   5.0005 f
  mprj/buf_i[56] (net)                                   1   0.0028 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2120   0.9500   0.0000   0.0001 &   5.0006 f
  data arrival time                                                                                                  5.0006

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6244   1.0500   0.0000   2.3268 &   6.9101 r
  clock reconvergence pessimism                                                                           0.0000     6.9101
  clock uncertainty                                                                                       0.1000     7.0101
  library hold time                                                                     1.0000            0.4409     7.4510
  data required time                                                                                                 7.4510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4510
  data arrival time                                                                                                 -5.0006
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3291 
  total derate : arrival time                                                                             0.1185 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4475 

  slack (with derating applied) (VIOLATED)                                                               -2.4504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0029 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[17] (in)                                                           8.8435                     4.4257 &   6.4257 r
  wbs_dat_i[17] (net)                                    2   0.3058 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4257 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.4819   8.8644   0.9500  -1.8390  -1.6859 &   4.7398 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2919   0.9500            0.1771 &   4.9169 r
  mprj/buf_i[17] (net)                                   2   0.0196 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0656   0.2919   0.9500  -0.0322  -0.0331 &   4.8838 r
  data arrival time                                                                                                  4.8838

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6685   1.0500   0.0000   2.3698 &   6.9531 r
  clock reconvergence pessimism                                                                           0.0000     6.9531
  clock uncertainty                                                                                       0.1000     7.0531
  library hold time                                                                     1.0000            0.2693     7.3224
  data required time                                                                                                 7.3224
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3224
  data arrival time                                                                                                 -4.8838
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4386

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3311 
  total derate : arrival time                                                                             0.1158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4469 

  slack (with derating applied) (VIOLATED)                                                               -2.4386 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9917 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[14] (in)                                                           4.9355                     2.5463 &   4.5463 f
  wbs_adr_i[14] (net)                                    2   0.2907 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5463 f
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.8505   4.9692   0.9500  -1.0537  -0.8745 &   3.6717 f
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2576   0.9500            1.2237 &   4.8955 f
  mprj/buf_i[46] (net)                                   2   0.0197 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0218   0.2576   0.9500  -0.0018  -0.0012 &   4.8943 f
  data arrival time                                                                                                  4.8943

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.5217   1.0500   0.0000   2.1510 &   6.7343 r
  clock reconvergence pessimism                                                                           0.0000     6.7343
  clock uncertainty                                                                                       0.1000     6.8343
  library hold time                                                                     1.0000            0.4313     7.2656
  data required time                                                                                                 7.2656
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2656
  data arrival time                                                                                                 -4.8943
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3207 
  total derate : arrival time                                                                             0.1294 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4501 

  slack (with derating applied) (VIOLATED)                                                               -2.3713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9212 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                              10.1541                     5.1731 &   7.1731 r
  io_in[15] (net)                                        2   0.3516 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.1731 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3435  10.1627   0.9500  -3.1530  -3.1174 &   4.0558 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4113   0.9500            0.2102 &   4.2659 r
  mprj/buf_i[207] (net)                                  2   0.0529 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0213   0.4117   0.9500  -0.0018   0.0065 &   4.2724 r
  data arrival time                                                                                                  4.2724

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1050   1.0500   0.0000   1.6654 &   6.2487 r
  clock reconvergence pessimism                                                                           0.0000     6.2487
  clock uncertainty                                                                                       0.1000     6.3487
  library hold time                                                                     1.0000            0.2657     6.6144
  data required time                                                                                                 6.6144
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6144
  data arrival time                                                                                                 -4.2724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3420

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2976 
  total derate : arrival time                                                                             0.1794 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4770 

  slack (with derating applied) (VIOLATED)                                                               -2.3420 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8650 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[1] (in)                                                               21.3512                    10.6255 &  12.6255 r
  io_in[1] (net)                                         2   0.7397 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &  12.6255 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -16.2104  21.4272   0.9500  -8.7625  -8.4301 &   4.1954 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.5176   0.9500           -0.2931 &   3.9023 r
  mprj/buf_i[193] (net)                                  2   0.0400 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.5178   0.9500   0.0000   0.0050 &   3.9073 r
  data arrival time                                                                                                  3.9073

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.7939   1.0500   0.0000   1.3013 &   5.8846 r
  clock reconvergence pessimism                                                                           0.0000     5.8846
  clock uncertainty                                                                                       0.1000     5.9846
  library hold time                                                                     1.0000            0.2625     6.2470
  data required time                                                                                                 6.2470
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.2470
  data arrival time                                                                                                 -3.9073
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3397

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2802 
  total derate : arrival time                                                                             0.4929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7731 

  slack (with derating applied) (VIOLATED)                                                               -2.3397 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5666 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               2.7883                     1.4683 &   3.4683 f
  io_in[12] (net)                                        2   0.1640 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.4683 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7958   0.9500   0.0000   0.0884 &   3.5567 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2702   0.9500            0.9360 &   4.4926 f
  mprj/buf_i[204] (net)                                  2   0.0494 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2708   0.9500   0.0000   0.0069 &   4.4995 f
  data arrival time                                                                                                  4.4995

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1051   1.0500   0.0000   1.6650 &   6.2482 r
  clock reconvergence pessimism                                                                           0.0000     6.2482
  clock uncertainty                                                                                       0.1000     6.3482
  library hold time                                                                     1.0000            0.4269     6.7751
  data required time                                                                                                 6.7751
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7751
  data arrival time                                                                                                 -4.4995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2756

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2975 
  total derate : arrival time                                                                             0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3518 

  slack (with derating applied) (VIOLATED)                                                               -2.2756 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9238 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           5.0958                     2.6321 &   4.6321 f
  wbs_dat_i[13] (net)                                    2   0.3003 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6321 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5063   5.1287   0.9500  -0.8987  -0.7090 &   3.9231 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2618   0.9500            1.2490 &   5.1721 f
  mprj/buf_i[13] (net)                                   2   0.0201 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2618   0.9500   0.0000   0.0007 &   5.1728 f
  data arrival time                                                                                                  5.1728

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6253   1.0500   0.0000   2.3167 &   6.9000 r
  clock reconvergence pessimism                                                                           0.0000     6.9000
  clock uncertainty                                                                                       0.1000     7.0000
  library hold time                                                                     1.0000            0.4299     7.4299
  data required time                                                                                                 7.4299
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4299
  data arrival time                                                                                                 -5.1728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2571

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3286 
  total derate : arrival time                                                                             0.1231 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4516 

  slack (with derating applied) (VIOLATED)                                                               -2.2571 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8055 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[15] (in)                                                           4.8978                     2.5293 &   4.5293 f
  wbs_adr_i[15] (net)                                    2   0.2887 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5293 f
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3518   4.9292   0.9500  -0.7603  -0.5666 &   3.9627 f
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2184   0.9500            1.1776 &   5.1403 f
  mprj/buf_i[47] (net)                                   1   0.0051 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2184   0.9500   0.0000   0.0002 &   5.1405 f
  data arrival time                                                                                                  5.1405

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.5790   1.0500   0.0000   2.2352 &   6.8185 r
  clock reconvergence pessimism                                                                           0.0000     6.8185
  clock uncertainty                                                                                       0.1000     6.9185
  library hold time                                                                     1.0000            0.4401     7.3587
  data required time                                                                                                 7.3587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3587
  data arrival time                                                                                                 -5.1405
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3247 
  total derate : arrival time                                                                             0.1122 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4369 

  slack (with derating applied) (VIOLATED)                                                               -2.2181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7812 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           5.0705                     2.6149 &   4.6149 f
  wbs_dat_i[14] (net)                                    2   0.2986 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6149 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6942   5.1048   0.9500  -0.9714  -0.7790 &   3.8359 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2307   0.9500            1.2130 &   5.0489 f
  mprj/buf_i[14] (net)                                   1   0.0081 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0101   0.2307   0.9500  -0.0008  -0.0006 &   5.0483 f
  data arrival time                                                                                                  5.0483

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.4856   1.0500   0.0000   2.0996 &   6.6828 r
  clock reconvergence pessimism                                                                           0.0000     6.6828
  clock uncertainty                                                                                       0.1000     6.7828
  library hold time                                                                     1.0000            0.4386     7.2215
  data required time                                                                                                 7.2215
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2215
  data arrival time                                                                                                 -5.0483
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3182 
  total derate : arrival time                                                                             0.1252 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4434 

  slack (with derating applied) (VIOLATED)                                                               -2.1731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7297 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           3.9912                     2.0630 &   4.0630 f
  wbs_dat_i[18] (net)                                    2   0.2339 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0630 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2835   4.0125   0.9500  -0.0233   0.1538 &   4.2167 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2285   0.9500            1.0689 &   5.2856 f
  mprj/buf_i[18] (net)                                   2   0.0152 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0648   0.2285   0.9500  -0.0063  -0.0061 &   5.2795 f
  data arrival time                                                                                                  5.2795

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6248   1.0500   0.0000   2.3220 &   6.9053 r
  clock reconvergence pessimism                                                                           0.0000     6.9053
  clock uncertainty                                                                                       0.1000     7.0053
  library hold time                                                                     1.0000            0.4389     7.4442
  data required time                                                                                                 7.4442
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4442
  data arrival time                                                                                                 -5.2795
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1647

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3288 
  total derate : arrival time                                                                             0.0671 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3960 

  slack (with derating applied) (VIOLATED)                                                               -2.1647 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7688 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[0] (in)                                                           13.5261                     6.9105 &   8.9105 r
  wbs_sel_i[0] (net)                                     2   0.4696 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.9105 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -9.7050  13.5371   0.9500  -5.5519  -5.5512 &   3.3593 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3178   0.9500           -0.0571 &   3.3022 r
  mprj/buf_i[230] (net)                                  1   0.0084 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3178   0.9500   0.0000   0.0003 &   3.3025 r
  data arrival time                                                                                                  3.3025

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8073   1.0500   0.0000   0.5130 &   5.0963 r
  clock reconvergence pessimism                                                                           0.0000     5.0963
  clock uncertainty                                                                                       0.1000     5.1963
  library hold time                                                                     1.0000            0.2685     5.4648
  data required time                                                                                                 5.4648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4648
  data arrival time                                                                                                 -3.3025
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1623

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2427 
  total derate : arrival time                                                                             0.2950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5377 

  slack (with derating applied) (VIOLATED)                                                               -2.1623 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6247 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               6.4724                     3.2286 &   5.2286 f
  io_in[36] (net)                                        2   0.3757 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.2286 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.5235   0.9500   0.0000   0.4542 &   5.6828 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3944   0.9500            1.5518 &   7.2346 f
  mprj/buf_i[228] (net)                                  2   0.0661 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0313   0.3955   0.9500  -0.0026   0.0091 &   7.2436 f
  data arrival time                                                                                                  7.2436

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  14.3922   1.0500   0.0000   4.3259 &   8.9092 r
  clock reconvergence pessimism                                                                           0.0000     8.9092
  clock uncertainty                                                                                       0.1000     9.0092
  library hold time                                                                     1.0000            0.3883     9.3975
  data required time                                                                                                 9.3975
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 9.3975
  data arrival time                                                                                                 -7.2436
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1539

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.4242 
  total derate : arrival time                                                                             0.1063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5306 

  slack (with derating applied) (VIOLATED)                                                               -2.1539 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6233 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           4.2874                     2.2103 &   4.2103 f
  wbs_dat_i[12] (net)                                    2   0.2512 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2103 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4739   4.3134   0.9500  -0.2058  -0.0140 &   4.1963 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2184   0.9500            1.0977 &   5.2940 f
  mprj/buf_i[12] (net)                                   1   0.0093 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2184   0.9500   0.0000   0.0002 &   5.2942 f
  data arrival time                                                                                                  5.2942

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.6253   1.0500   0.0000   2.3175 &   6.9008 r
  clock reconvergence pessimism                                                                           0.0000     6.9008
  clock uncertainty                                                                                       0.1000     7.0008
  library hold time                                                                     1.0000            0.4402     7.4410
  data required time                                                                                                 7.4410
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.4410
  data arrival time                                                                                                 -5.2942
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1468

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3286 
  total derate : arrival time                                                                             0.0787 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4073 

  slack (with derating applied) (VIOLATED)                                                               -2.1468 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7394 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               3.8755                     2.0419 &   4.0419 f
  io_in[13] (net)                                        2   0.2285 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0419 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9970   3.8880   0.9500  -0.6194  -0.5163 &   3.5255 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3016   0.9500            1.1235 &   4.6490 f
  mprj/buf_i[205] (net)                                  2   0.0510 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3019   0.9500   0.0000   0.0058 &   4.6549 f
  data arrival time                                                                                                  4.6549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1047   1.0500   0.0000   1.6660 &   6.2493 r
  clock reconvergence pessimism                                                                           0.0000     6.2493
  clock uncertainty                                                                                       0.1000     6.3493
  library hold time                                                                     1.0000            0.4169     6.7662
  data required time                                                                                                 6.7662
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7662
  data arrival time                                                                                                 -4.6549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1114

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2976 
  total derate : arrival time                                                                             0.0975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3951 

  slack (with derating applied) (VIOLATED)                                                               -2.1114 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7163 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[6] (in)                                                               11.7768                     5.8539 &   7.8539 r
  io_in[6] (net)                                         2   0.4069 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.8539 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1740  11.8175   0.9500  -3.5220  -3.3225 &   4.5314 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3933   0.9500            0.1138 &   4.6452 r
  mprj/buf_i[198] (net)                                  2   0.0406 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0204   0.3935   0.9500  -0.0052  -0.0015 &   4.6438 r
  data arrival time                                                                                                  4.6438

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1624   1.0500   0.0000   1.7015 &   6.2848 r
  clock reconvergence pessimism                                                                           0.0000     6.2848
  clock uncertainty                                                                                       0.1000     6.3848
  library hold time                                                                     1.0000            0.2662     6.6510
  data required time                                                                                                 6.6510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6510
  data arrival time                                                                                                 -4.6438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2993 
  total derate : arrival time                                                                             0.2023 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5016 

  slack (with derating applied) (VIOLATED)                                                               -2.0072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5056 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                4.7795                     2.4613 &   4.4613 f
  io_in[8] (net)                                         2   0.2799 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.4613 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1816   4.8095   0.9500  -0.7750  -0.5896 &   3.8717 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3186   0.9500            1.2636 &   5.1353 f
  mprj/buf_i[200] (net)                                  2   0.0493 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0418   0.3189   0.9500  -0.0042   0.0013 &   5.1366 f
  data arrival time                                                                                                  5.1366

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.3883   1.0500   0.0000   1.9647 &   6.5480 r
  clock reconvergence pessimism                                                                           0.0000     6.5480
  clock uncertainty                                                                                       0.1000     6.6480
  library hold time                                                                     1.0000            0.4115     7.0595
  data required time                                                                                                 7.0595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0595
  data arrival time                                                                                                 -5.1366
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3118 
  total derate : arrival time                                                                             0.1176 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4294 

  slack (with derating applied) (VIOLATED)                                                               -1.9228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4935 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           4.7161                     2.4332 &   4.4332 f
  wbs_dat_i[29] (net)                                    2   0.2766 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4332 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4655   4.7433   0.9500  -0.8712  -0.7023 &   3.7310 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2129   0.9500            1.1479 &   4.8788 f
  mprj/buf_i[29] (net)                                   1   0.0045 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2129   0.9500   0.0000   0.0002 &   4.8790 f
  data arrival time                                                                                                  4.8790

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  13.1042   1.0500   0.0000   1.6674 &   6.2507 r
  clock reconvergence pessimism                                                                           0.0000     6.2507
  clock uncertainty                                                                                       0.1000     6.3507
  library hold time                                                                     1.0000            0.4407     6.7913
  data required time                                                                                                 6.7913
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7913
  data arrival time                                                                                                 -4.8790
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9123

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2977 
  total derate : arrival time                                                                             0.1152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4128 

  slack (with derating applied) (VIOLATED)                                                               -1.9123 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4995 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               4.2956                     2.3008 &   4.3008 f
  io_in[14] (net)                                        2   0.2531 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3008 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2538   4.3044   0.9500  -0.7675  -0.6734 &   3.6274 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3282   0.9500            1.2055 &   4.8329 f
  mprj/buf_i[206] (net)                                  2   0.0591 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3288   0.9500   0.0000   0.0077 &   4.8406 f
  data arrival time                                                                                                  4.8406

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1073   1.0500   0.0000   1.6586 &   6.2419 r
  clock reconvergence pessimism                                                                           0.0000     6.2419
  clock uncertainty                                                                                       0.1000     6.3419
  library hold time                                                                     1.0000            0.4085     6.7504
  data required time                                                                                                 6.7504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7504
  data arrival time                                                                                                 -4.8406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2972 
  total derate : arrival time                                                                             0.1092 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4064 

  slack (with derating applied) (VIOLATED)                                                               -1.9098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5034 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[10] (in)                                                               4.2777                     2.2307 &   4.2307 f
  io_in[10] (net)                                        2   0.2515 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2307 f
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1636   4.2963   0.9500  -0.6990  -0.5696 &   3.6611 f
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3175   0.9500            1.1919 &   4.8530 f
  mprj/buf_i[202] (net)                                  2   0.0535 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3179   0.9500   0.0000   0.0069 &   4.8599 f
  data arrival time                                                                                                  4.8599

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1075   1.0500   0.0000   1.6582 &   6.2414 r
  clock reconvergence pessimism                                                                           0.0000     6.2414
  clock uncertainty                                                                                       0.1000     6.3414
  library hold time                                                                     1.0000            0.4118     6.7532
  data required time                                                                                                 6.7532
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7532
  data arrival time                                                                                                 -4.8599
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2972 
  total derate : arrival time                                                                             0.1067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -1.8933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4894 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[9] (in)                                                                4.5401                     2.3511 &   4.3511 f
  io_in[9] (net)                                         2   0.2665 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3511 f
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9939   4.5639   0.9500  -0.6213  -0.4565 &   3.8946 f
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3345   0.9500            1.2450 &   5.1396 f
  mprj/buf_i[201] (net)                                  2   0.0587 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3352   0.9500   0.0000   0.0082 &   5.1478 f
  data arrival time                                                                                                  5.1478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1075   1.0500   0.0000   1.6582 &   6.2415 r
  clock reconvergence pessimism                                                                           0.0000     6.2415
  clock uncertainty                                                                                       0.1000     6.3415
  library hold time                                                                     1.0000            0.4065     6.7480
  data required time                                                                                                 6.7480
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7480
  data arrival time                                                                                                 -5.1478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2972 
  total derate : arrival time                                                                             0.1073 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4045 

  slack (with derating applied) (VIOLATED)                                                               -1.6002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1957 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[5] (in)                                                               12.2240                     6.0475 &   8.0475 r
  io_in[5] (net)                                         2   0.4217 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.0475 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.9786  12.2741   0.9500  -3.3675  -3.1168 &   4.9307 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4026   0.9500            0.0988 &   5.0295 r
  mprj/buf_i[197] (net)                                  2   0.0418 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0232   0.4027   0.9500  -0.0085  -0.0050 &   5.0245 r
  data arrival time                                                                                                  5.0245

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1117   1.0500   0.0000   1.6433 &   6.2265 r
  clock reconvergence pessimism                                                                           0.0000     6.2265
  clock uncertainty                                                                                       0.1000     6.3265
  library hold time                                                                     1.0000            0.2660     6.5925
  data required time                                                                                                 6.5925
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5925
  data arrival time                                                                                                 -5.0245
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5680

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2965 
  total derate : arrival time                                                                             0.1963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4928 

  slack (with derating applied) (VIOLATED)                                                               -1.5680 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0753 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[7] (in)                                                                8.7925                     4.3966 &   6.3966 r
  io_in[7] (net)                                         2   0.3039 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   6.3966 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4106   8.8148   0.9500  -1.4443  -1.2708 &   5.1258 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3984   0.9500            0.2652 &   5.3911 r
  mprj/buf_i[199] (net)                                  2   0.0542 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0403   0.3989   0.9500  -0.0095  -0.0012 &   5.3899 r
  data arrival time                                                                                                  5.3899

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.2941   1.0500   0.0000   1.8571 &   6.4403 r
  clock reconvergence pessimism                                                                           0.0000     6.4403
  clock uncertainty                                                                                       0.1000     6.5403
  library hold time                                                                     1.0000            0.2661     6.8064
  data required time                                                                                                 6.8064
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8064
  data arrival time                                                                                                 -5.3899
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4166

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3067 
  total derate : arrival time                                                                             0.1000 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4067 

  slack (with derating applied) (VIOLATED)                                                               -1.4166 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0098 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_sel_i[1] (in)                                                           13.3073                     6.8018 &   8.8018 r
  wbs_sel_i[1] (net)                                     2   0.4621 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.8018 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.5069  13.3176   0.9500  -4.6335  -4.5956 &   4.2062 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3040   0.9500           -0.0592 &   4.1470 r
  mprj/buf_i[231] (net)                                  1   0.0056 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3040   0.9500   0.0000   0.0002 &   4.1473 r
  data arrival time                                                                                                  4.1473

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.7398   1.0500   0.0000   0.4773 &   5.0606 r
  clock reconvergence pessimism                                                                           0.0000     5.0606
  clock uncertainty                                                                                       0.1000     5.1606
  library hold time                                                                     1.0000            0.2690     5.4296
  data required time                                                                                                 5.4296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4296
  data arrival time                                                                                                 -4.1473
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2823

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2410 
  total derate : arrival time                                                                             0.2487 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4897 

  slack (with derating applied) (VIOLATED)                                                               -1.2823 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7926 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[2] (in)                                                           12.1175                     6.0193 &   8.0193 r
  wbs_adr_i[2] (net)                                     2   0.4186 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   8.0193 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.9661  12.1596   0.9500  -3.9256  -3.7374 &   4.2819 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3150   0.9500            0.0213 &   4.3032 r
  mprj/buf_i[34] (net)                                   2   0.0125 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0953   0.3150   0.9500  -0.0450  -0.0468 &   4.2564 r
  data arrival time                                                                                                  4.2564

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.7635   1.0500   0.0000   0.4897 &   5.0730 r
  clock reconvergence pessimism                                                                           0.0000     5.0730
  clock uncertainty                                                                                       0.1000     5.1730
  library hold time                                                                     1.0000            0.2686     5.4417
  data required time                                                                                                 5.4417
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4417
  data arrival time                                                                                                 -4.2564
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2416 
  total derate : arrival time                                                                             0.2199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4615 

  slack (with derating applied) (VIOLATED)                                                               -1.1853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7238 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[7] (in)                                                            5.4369                     2.7899 &   4.7899 f
  wbs_dat_i[7] (net)                                     2   0.3185 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7899 f
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.9048   5.4772   0.9500  -1.0977  -0.8812 &   3.9087 f
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2315   0.9500            1.2607 &   5.1694 f
  mprj/buf_i[7] (net)                                    1   0.0060 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0434   0.2315   0.9500  -0.0038  -0.0039 &   5.1655 f
  data arrival time                                                                                                  5.1655

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6945   1.0500   0.0000   1.2241 &   5.8074 r
  clock reconvergence pessimism                                                                           0.0000     5.8074
  clock uncertainty                                                                                       0.1000     5.9074
  library hold time                                                                     1.0000            0.4381     6.3455
  data required time                                                                                                 6.3455
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3455
  data arrival time                                                                                                 -5.1655
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2765 
  total derate : arrival time                                                                             0.1357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4123 

  slack (with derating applied) (VIOLATED)                                                               -1.1801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7678 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[4] (in)                                                               12.5515                     6.1891 &   8.1891 r
  io_in[4] (net)                                         2   0.4326 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.1891 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3305  12.6091   0.9500  -3.0302  -2.7209 &   5.4682 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4156   0.9500            0.0944 &   5.5626 r
  mprj/buf_i[196] (net)                                  2   0.0450 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0612   0.4158   0.9500  -0.0362  -0.0332 &   5.5294 r
  data arrival time                                                                                                  5.5294

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  13.1624   1.0500   0.0000   1.7015 &   6.2848 r
  clock reconvergence pessimism                                                                           0.0000     6.2848
  clock uncertainty                                                                                       0.1000     6.3848
  library hold time                                                                     1.0000            0.2656     6.6503
  data required time                                                                                                 6.6503
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6503
  data arrival time                                                                                                 -5.5294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2993 
  total derate : arrival time                                                                             0.1828 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4821 

  slack (with derating applied) (VIOLATED)                                                               -1.1209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6388 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            5.3661                     2.7466 &   4.7466 f
  wbs_dat_i[8] (net)                                     2   0.3141 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7466 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.7565   5.4095   0.9500  -1.0303  -0.8058 &   3.9408 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2719   0.9500            1.2953 &   5.2361 f
  mprj/buf_i[8] (net)                                    2   0.0222 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0658   0.2719   0.9500  -0.0066  -0.0062 &   5.2299 f
  data arrival time                                                                                                  5.2299

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6931   1.0500   0.0000   1.2257 &   5.8090 r
  clock reconvergence pessimism                                                                           0.0000     5.8090
  clock uncertainty                                                                                       0.1000     5.9090
  library hold time                                                                     1.0000            0.4264     6.3354
  data required time                                                                                                 6.3354
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3354
  data arrival time                                                                                                 -5.2299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1055

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2766 
  total derate : arrival time                                                                             0.1346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4112 

  slack (with derating applied) (VIOLATED)                                                               -1.1055 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6943 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[11] (in)                                                          11.2921                     5.6152 &   7.6152 r
  wbs_adr_i[11] (net)                                    2   0.3901 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.6152 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.4965  11.3292   0.9500  -3.7312  -3.5746 &   4.0406 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2830   0.9500            0.0350 &   4.0756 r
  mprj/buf_i[43] (net)                                   1   0.0070 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0135   0.2830   0.9500  -0.0055  -0.0056 &   4.0701 r
  data arrival time                                                                                                  4.0701

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.9124   1.0500   0.0000   0.0902 &   4.6734 r
  clock reconvergence pessimism                                                                           0.0000     4.6734
  clock uncertainty                                                                                       0.1000     4.7734
  library hold time                                                                     1.0000            0.2696     5.0431
  data required time                                                                                                 5.0431
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.0431
  data arrival time                                                                                                 -4.0701
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9730

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2225 
  total derate : arrival time                                                                             0.2068 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4293 

  slack (with derating applied) (VIOLATED)                                                               -0.9730 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5437 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            4.1135                     2.1259 &   4.1259 f
  wbs_dat_i[9] (net)                                     2   0.2411 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1259 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.1364   0.9500   0.0000   0.1906 &   4.3165 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2244   0.9500            1.0808 &   5.3973 f
  mprj/buf_i[9] (net)                                    2   0.0127 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2244   0.9500   0.0000   0.0004 &   5.3977 f
  data arrival time                                                                                                  5.3977

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  12.6925   1.0500   0.0000   1.2265 &   5.8098 r
  clock reconvergence pessimism                                                                           0.0000     5.8098
  clock uncertainty                                                                                       0.1000     5.9098
  library hold time                                                                     1.0000            0.4390     6.3488
  data required time                                                                                                 6.3488
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3488
  data arrival time                                                                                                 -5.3977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2767 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3436 

  slack (with derating applied) (VIOLATED)                                                               -0.9512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6076 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            4.2124                     2.1755 &   4.1755 f
  wbs_adr_i[9] (net)                                     2   0.2469 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1755 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2315   4.2366   0.9500  -0.0190   0.1780 &   4.3535 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2224   0.9500            1.0918 &   5.4453 f
  mprj/buf_i[41] (net)                                   2   0.0113 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2224   0.9500   0.0000   0.0004 &   5.4457 f
  data arrival time                                                                                                  5.4457

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6923   1.0500   0.0000   1.2267 &   5.8100 r
  clock reconvergence pessimism                                                                           0.0000     5.8100
  clock uncertainty                                                                                       0.1000     5.9100
  library hold time                                                                     1.0000            0.4393     6.3493
  data required time                                                                                                 6.3493
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3493
  data arrival time                                                                                                 -5.4457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2767 
  total derate : arrival time                                                                             0.0689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3455 

  slack (with derating applied) (VIOLATED)                                                               -0.9036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5581 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[10] (in)                                                          11.7426                     5.8783 &   7.8783 r
  wbs_dat_i[10] (net)                                    2   0.4067 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.8783 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.1345  11.7696   0.9500  -3.7131  -3.5768 &   4.3015 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2971   0.9500            0.0248 &   4.3263 r
  mprj/buf_i[10] (net)                                   1   0.0091 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2971   0.9500   0.0000   0.0003 &   4.3266 r
  data arrival time                                                                                                  4.3266

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1452   1.0500   0.0000   0.1910 &   4.7743 r
  clock reconvergence pessimism                                                                           0.0000     4.7743
  clock uncertainty                                                                                       0.1000     4.8743
  library hold time                                                                     1.0000            0.2692     5.1435
  data required time                                                                                                 5.1435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1435
  data arrival time                                                                                                 -4.3266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2273 
  total derate : arrival time                                                                             0.2039 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4313 

  slack (with derating applied) (VIOLATED)                                                               -0.8169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3856 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[3] (in)                                                               13.4557                     6.6073 &   8.6073 r
  io_in[3] (net)                                         2   0.4633 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.6073 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.6048  13.5277   0.9500  -3.4087  -3.0471 &   5.5602 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4199   0.9500            0.0489 &   5.6091 r
  mprj/buf_i[195] (net)                                  2   0.0422 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.4202   0.9500   0.0000   0.0052 &   5.6143 r
  data arrival time                                                                                                  5.6143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.9684   1.0500   0.0000   1.4803 &   6.0636 r
  clock reconvergence pessimism                                                                           0.0000     6.0636
  clock uncertainty                                                                                       0.1000     6.1636
  library hold time                                                                     1.0000            0.2654     6.4290
  data required time                                                                                                 6.4290
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4290
  data arrival time                                                                                                 -5.6143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8147

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2887 
  total derate : arrival time                                                                             0.2013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4900 

  slack (with derating applied) (VIOLATED)                                                               -0.8147 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3247 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[2] (in)                                                               13.5161                     6.6677 &   8.6677 r
  io_in[2] (net)                                         2   0.4661 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   8.6677 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1826  13.5740   0.9500  -3.3921  -3.0504 &   5.6173 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4131   0.9500            0.0395 &   5.6568 r
  mprj/buf_i[194] (net)                                  2   0.0395 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0166   0.4133   0.9500  -0.0068  -0.0026 &   5.6543 r
  data arrival time                                                                                                  5.6543

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  12.9501   1.0500   0.0000   1.4607 &   6.0440 r
  clock reconvergence pessimism                                                                           0.0000     6.0440
  clock uncertainty                                                                                       0.1000     6.1440
  library hold time                                                                     1.0000            0.2656     6.4096
  data required time                                                                                                 6.4096
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4096
  data arrival time                                                                                                 -5.6543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7553

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2878 
  total derate : arrival time                                                                             0.1992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4870 

  slack (with derating applied) (VIOLATED)                                                               -0.7553 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2684 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            4.5774                     2.3491 &   4.3491 f
  wbs_adr_i[7] (net)                                     2   0.2675 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3491 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4178   4.6104   0.9500  -0.0984   0.1267 &   4.4757 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2373   0.9500            1.1556 &   5.6313 f
  mprj/buf_i[39] (net)                                   2   0.0137 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2373   0.9500   0.0000   0.0004 &   5.6318 f
  data arrival time                                                                                                  5.6318

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  12.6921   1.0500   0.0000   1.2269 &   5.8102 r
  clock reconvergence pessimism                                                                           0.0000     5.8102
  clock uncertainty                                                                                       0.1000     5.9102
  library hold time                                                                     1.0000            0.4373     6.3475
  data required time                                                                                                 6.3475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.3475
  data arrival time                                                                                                 -5.6318
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.7158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2767 
  total derate : arrival time                                                                             0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3545 

  slack (with derating applied) (VIOLATED)                                                               -0.7158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.3612 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                           10.6358                     5.2991 &   7.2991 r
  wbs_adr_i[1] (net)                                     2   0.3675 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   7.2991 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.7705  10.6679   0.9500  -2.6572  -2.4683 &   4.8308 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3022   0.9500            0.0901 &   4.9209 r
  mprj/buf_i[33] (net)                                   2   0.0145 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0817   0.3022   0.9500  -0.0416  -0.0432 &   4.8777 r
  data arrival time                                                                                                  4.8777

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.8012   1.0500   0.0000   0.5097 &   5.0930 r
  clock reconvergence pessimism                                                                           0.0000     5.0930
  clock uncertainty                                                                                       0.1000     5.1930
  library hold time                                                                     1.0000            0.2690     5.4620
  data required time                                                                                                 5.4620
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4620
  data arrival time                                                                                                 -4.8777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5843

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2425 
  total derate : arrival time                                                                             0.1566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3992 

  slack (with derating applied) (VIOLATED)                                                               -0.5843 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1851 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[12] (in)                                                           9.7045                     4.8499 &   6.8499 r
  wbs_adr_i[12] (net)                                    2   0.3355 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.8499 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2387   9.7297   0.9500  -2.4152  -2.2644 &   4.5855 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2596   0.9500            0.0999 &   4.6854 r
  mprj/buf_i[44] (net)                                   1   0.0064 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0242   0.2596   0.9500  -0.0096  -0.0099 &   4.6755 r
  data arrival time                                                                                                  4.6755

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1498   1.0500   0.0000   0.1964 &   4.7797 r
  clock reconvergence pessimism                                                                           0.0000     4.7797
  clock uncertainty                                                                                       0.1000     4.8797
  library hold time                                                                     1.0000            0.2703     5.1500
  data required time                                                                                                 5.1500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1500
  data arrival time                                                                                                 -4.6755
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.4745

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2276 
  total derate : arrival time                                                                             0.1408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3684 

  slack (with derating applied) (VIOLATED)                                                               -0.4745 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1061 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           4.6946                     2.4167 &   4.4167 f
  wbs_dat_i[21] (net)                                    2   0.2748 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4167 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3993   4.7241   0.9500  -0.8249  -0.6475 &   3.7692 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2495   0.9500            1.1834 &   4.9526 f
  mprj/buf_i[21] (net)                                   2   0.0183 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0245   0.2495   0.9500  -0.0021  -0.0015 &   4.9511 f
  data arrival time                                                                                                  4.9511

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1498   1.0500   0.0000   0.1962 &   4.7795 r
  clock reconvergence pessimism                                                                           0.0000     4.7795
  clock uncertainty                                                                                       0.1000     4.8795
  library hold time                                                                     1.0000            0.4327     5.3122
  data required time                                                                                                 5.3122
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3122
  data arrival time                                                                                                 -4.9511
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3611

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2276 
  total derate : arrival time                                                                             0.1152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3428 

  slack (with derating applied) (VIOLATED)                                                               -0.3611 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0184 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           4.8314                     2.4922 &   4.4922 f
  wbs_adr_i[19] (net)                                    2   0.2834 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4922 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4759   4.8606   0.9500  -0.9043  -0.7297 &   3.7625 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2572   0.9500            1.2095 &   4.9720 f
  mprj/buf_i[51] (net)                                   2   0.0207 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0627   0.2572   0.9500  -0.0060  -0.0055 &   4.9665 f
  data arrival time                                                                                                  4.9665

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1498   1.0500   0.0000   0.1967 &   4.7799 r
  clock reconvergence pessimism                                                                           0.0000     4.7799
  clock uncertainty                                                                                       0.1000     4.8799
  library hold time                                                                     1.0000            0.4303     5.3103
  data required time                                                                                                 5.3103
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3103
  data arrival time                                                                                                 -4.9665
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3438

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2276 
  total derate : arrival time                                                                             0.1208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3484 

  slack (with derating applied) (VIOLATED)                                                               -0.3438 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0046 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           4.6955                     2.4238 &   4.4238 f
  wbs_adr_i[20] (net)                                    2   0.2754 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4238 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4119   4.7232   0.9500  -0.8216  -0.6505 &   3.7733 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2591   0.9500            1.1938 &   4.9672 f
  mprj/buf_i[52] (net)                                   2   0.0231 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0182   0.2591   0.9500  -0.0017  -0.0008 &   4.9664 f
  data arrival time                                                                                                  4.9664

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1498   1.0500   0.0000   0.1946 &   4.7779 r
  clock reconvergence pessimism                                                                           0.0000     4.7779
  clock uncertainty                                                                                       0.1000     4.8779
  library hold time                                                                     1.0000            0.4298     5.3077
  data required time                                                                                                 5.3077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3077
  data arrival time                                                                                                 -4.9664
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2275 
  total derate : arrival time                                                                             0.1152 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3427 

  slack (with derating applied) (VIOLATED)                                                               -0.3413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0015 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               5.4971                     2.8023 &   4.8023 f
  wbs_cyc_i (net)                                        2   0.3214 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8023 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.7123   5.5463   0.9500  -1.0248  -0.7792 &   4.0231 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2666   0.9500            1.3061 &   5.3292 f
  mprj/buf_i[236] (net)                                  2   0.0184 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2667   0.9500   0.0000   0.0007 &   5.3299 f
  data arrival time                                                                                                  5.3299

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8794   1.0500   0.0000   0.5549 &   5.1381 r
  clock reconvergence pessimism                                                                           0.0000     5.1381
  clock uncertainty                                                                                       0.1000     5.2381
  library hold time                                                                     1.0000            0.4277     5.6659
  data required time                                                                                                 5.6659
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6659
  data arrival time                                                                                                 -5.3299
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3359

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2447 
  total derate : arrival time                                                                             0.1356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3803 

  slack (with derating applied) (VIOLATED)                                                               -0.3359 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0444 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[20] (in)                                                           5.0394                     2.5937 &   4.5937 f
  wbs_dat_i[20] (net)                                    2   0.2965 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5937 f
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7861   5.0753   0.9500  -1.0523  -0.8668 &   3.7269 f
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2683   0.9500            1.2493 &   4.9762 f
  mprj/buf_i[20] (net)                                   2   0.0239 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0390   0.2683   0.9500  -0.0039  -0.0031 &   4.9731 f
  data arrival time                                                                                                  4.9731

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1498   1.0500   0.0000   0.1947 &   4.7780 r
  clock reconvergence pessimism                                                                           0.0000     4.7780
  clock uncertainty                                                                                       0.1000     4.8780
  library hold time                                                                     1.0000            0.4270     5.3049
  data required time                                                                                                 5.3049
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3049
  data arrival time                                                                                                 -4.9731
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2275 
  total derate : arrival time                                                                             0.1311 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3587 

  slack (with derating applied) (VIOLATED)                                                               -0.3319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0268 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[10] (in)                                                           5.1343                     2.6383 &   4.6383 f
  wbs_adr_i[10] (net)                                    2   0.3021 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.6383 f
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5753   5.1731   0.9500  -0.9224  -0.7112 &   3.9271 f
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2625   0.9500            1.2555 &   5.1826 f
  mprj/buf_i[42] (net)                                   2   0.0200 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0507   0.2625   0.9500  -0.0048  -0.0044 &   5.1782 f
  data arrival time                                                                                                  5.1782

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5392   1.0500   0.0000   0.3769 &   4.9602 r
  clock reconvergence pessimism                                                                           0.0000     4.9602
  clock uncertainty                                                                                       0.1000     5.0602
  library hold time                                                                     1.0000            0.4289     5.4890
  data required time                                                                                                 5.4890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4890
  data arrival time                                                                                                 -5.1782
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3108

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2362 
  total derate : arrival time                                                                             0.1260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3622 

  slack (with derating applied) (VIOLATED)                                                               -0.3108 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0514 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           3.9782                     2.0613 &   4.0613 f
  wbs_dat_i[19] (net)                                    2   0.2333 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0613 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5233   3.9989   0.9500  -0.2850  -0.1258 &   3.9355 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2334   0.9500            1.0724 &   5.0079 f
  mprj/buf_i[19] (net)                                   2   0.0179 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0182   0.2334   0.9500  -0.0015  -0.0009 &   5.0070 f
  data arrival time                                                                                                  5.0070

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1498   1.0500   0.0000   0.1962 &   4.7795 r
  clock reconvergence pessimism                                                                           0.0000     4.7795
  clock uncertainty                                                                                       0.1000     4.8795
  library hold time                                                                     1.0000            0.4370     5.3165
  data required time                                                                                                 5.3165
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3165
  data arrival time                                                                                                 -5.0070
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.3095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2276 
  total derate : arrival time                                                                             0.0799 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3075 

  slack (with derating applied) (VIOLATED)                                                               -0.3095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.0020 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            5.0733                     2.6030 &   4.6030 f
  wbs_dat_i[1] (net)                                     2   0.2983 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6030 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.2030   5.1131   0.9500  -0.6946  -0.4669 &   4.1362 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2448   0.9500            1.2287 &   5.3648 f
  mprj/buf_i[1] (net)                                    2   0.0127 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0200   0.2448   0.9500  -0.0016  -0.0013 &   5.3636 f
  data arrival time                                                                                                  5.3636

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7898   1.0500   0.0000   0.5037 &   5.0870 r
  clock reconvergence pessimism                                                                           0.0000     5.0870
  clock uncertainty                                                                                       0.1000     5.1870
  library hold time                                                                     1.0000            0.4345     5.6214
  data required time                                                                                                 5.6214
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6214
  data arrival time                                                                                                 -5.3636
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2422 
  total derate : arrival time                                                                             0.1133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3556 

  slack (with derating applied) (VIOLATED)                                                               -0.2579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.0977 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            4.8632                     2.4989 &   4.4989 f
  wbs_dat_i[3] (net)                                     2   0.2845 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4989 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9946   4.8987   0.9500  -0.5703  -0.3544 &   4.1445 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2422   0.9500            1.1981 &   5.3426 f
  mprj/buf_i[3] (net)                                    2   0.0134 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0286   0.2422   0.9500  -0.0025  -0.0022 &   5.3404 f
  data arrival time                                                                                                  5.3404

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7024   1.0500   0.0000   0.4576 &   5.0409 r
  clock reconvergence pessimism                                                                           0.0000     5.0409
  clock uncertainty                                                                                       0.1000     5.1409
  library hold time                                                                     1.0000            0.4352     5.5761
  data required time                                                                                                 5.5761
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5761
  data arrival time                                                                                                 -5.3404
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.2357

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2400 
  total derate : arrival time                                                                             0.1046 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3446 

  slack (with derating applied) (VIOLATED)                                                               -0.2357 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1089 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            5.4788                     2.8029 &   4.8029 f
  wbs_dat_i[6] (net)                                     2   0.3207 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8029 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.8937   5.5248   0.9500  -1.0462  -0.8100 &   3.9929 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2628   0.9500            1.2992 &   5.2921 f
  mprj/buf_i[6] (net)                                    2   0.0167 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2628   0.9500   0.0000   0.0006 &   5.2927 f
  data arrival time                                                                                                  5.2927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.5392   1.0500   0.0000   0.3770 &   4.9602 r
  clock reconvergence pessimism                                                                           0.0000     4.9602
  clock uncertainty                                                                                       0.1000     5.0602
  library hold time                                                                     1.0000            0.4288     5.4890
  data required time                                                                                                 5.4890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4890
  data arrival time                                                                                                 -5.2927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2362 
  total derate : arrival time                                                                             0.1359 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3721 

  slack (with derating applied) (VIOLATED)                                                               -0.1963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1758 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            5.6194                     2.8580 &   4.8580 f
  wbs_dat_i[2] (net)                                     2   0.3284 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.8580 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6618   5.6720   0.9500  -1.0093  -0.7498 &   4.1082 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2636   0.9500            1.3178 &   5.4261 f
  mprj/buf_i[2] (net)                                    2   0.0157 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0857   0.2636   0.9500  -0.0080  -0.0078 &   5.4183 f
  data arrival time                                                                                                  5.4183

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.7771   1.0500   0.0000   0.4970 &   5.0803 r
  clock reconvergence pessimism                                                                           0.0000     5.0803
  clock uncertainty                                                                                       0.1000     5.1803
  library hold time                                                                     1.0000            0.4287     5.6089
  data required time                                                                                                 5.6089
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6089
  data arrival time                                                                                                 -5.4183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1907

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2419 
  total derate : arrival time                                                                             0.1366 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3785 

  slack (with derating applied) (VIOLATED)                                                               -0.1907 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1878 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[5] (in)                                                            9.3120                     4.6468 &   6.6468 r
  wbs_adr_i[5] (net)                                     2   0.3217 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6468 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5497   9.3386   0.9500  -1.9405  -1.7604 &   4.8864 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.3067   0.9500            0.1654 &   5.0518 r
  mprj/buf_i[37] (net)                                   2   0.0225 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.3067   0.9500   0.0000   0.0008 &   5.0527 r
  data arrival time                                                                                                  5.0527

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2976   1.0500   0.0000   0.2594 &   4.8427 r
  clock reconvergence pessimism                                                                           0.0000     4.8427
  clock uncertainty                                                                                       0.1000     4.9427
  library hold time                                                                     1.0000            0.2689     5.2116
  data required time                                                                                                 5.2116
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.2116
  data arrival time                                                                                                 -5.0527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1589

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2306 
  total derate : arrival time                                                                             0.1204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3510 

  slack (with derating applied) (VIOLATED)                                                               -0.1589 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.1921 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            5.3358                     2.7365 &   4.7365 f
  wbs_adr_i[6] (net)                                     2   0.3125 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.7365 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5323   5.3776   0.9500  -0.8980  -0.6711 &   4.0654 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2752   0.9500            1.2952 &   5.3606 f
  mprj/buf_i[38] (net)                                   2   0.0242 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2752   0.9500   0.0000   0.0010 &   5.3617 f
  data arrival time                                                                                                  5.3617

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.5085   1.0500   0.0000   0.3600 &   4.9433 r
  clock reconvergence pessimism                                                                           0.0000     4.9433
  clock uncertainty                                                                                       0.1000     5.0433
  library hold time                                                                     1.0000            0.4250     5.4682
  data required time                                                                                                 5.4682
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4682
  data arrival time                                                                                                 -5.3617
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.1065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2354 
  total derate : arrival time                                                                             0.1274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3628 

  slack (with derating applied) (VIOLATED)                                                               -0.1065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2563 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            4.7056                     2.4191 &   4.4191 f
  wbs_sel_i[3] (net)                                     2   0.2753 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4191 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6124   4.7401   0.9500  -0.3319  -0.1115 &   4.3076 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2526   0.9500            1.1889 &   5.4965 f
  mprj/buf_i[233] (net)                                  2   0.0197 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2526   0.9500   0.0000   0.0007 &   5.4972 f
  data arrival time                                                                                                  5.4972

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.7114   1.0500   0.0000   0.4624 &   5.0457 r
  clock reconvergence pessimism                                                                           0.0000     5.0457
  clock uncertainty                                                                                       0.1000     5.1457
  library hold time                                                                     1.0000            0.4320     5.5777
  data required time                                                                                                 5.5777
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5777
  data arrival time                                                                                                 -5.4972
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2403 
  total derate : arrival time                                                                             0.0917 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3320 

  slack (with derating applied) (VIOLATED)                                                               -0.0805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2515 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            5.1109                     2.6212 &   4.6212 f
  wbs_adr_i[4] (net)                                     2   0.3005 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6212 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0532   5.1521   0.9500  -0.6232  -0.3892 &   4.2320 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2861   0.9500            1.2764 &   5.5085 f
  mprj/buf_i[36] (net)                                   2   0.0309 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0884   0.2862   0.9500  -0.0087  -0.0070 &   5.5014 f
  data arrival time                                                                                                  5.5014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.7295   1.0500   0.0000   0.4719 &   5.0551 r
  clock reconvergence pessimism                                                                           0.0000     5.0551
  clock uncertainty                                                                                       0.1000     5.1551
  library hold time                                                                     1.0000            0.4216     5.5768
  data required time                                                                                                 5.5768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5768
  data arrival time                                                                                                 -5.5014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0754

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2407 
  total derate : arrival time                                                                             0.1128 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3536 

  slack (with derating applied) (VIOLATED)                                                               -0.0754 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2782 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            4.4539                     2.2978 &   4.2978 f
  wbs_adr_i[3] (net)                                     2   0.2607 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2978 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4013   4.4830   0.9500  -0.0891   0.1211 &   4.4190 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2265   0.9500            1.1280 &   5.5470 f
  mprj/buf_i[35] (net)                                   2   0.0110 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0299   0.2265   0.9500  -0.0027  -0.0024 &   5.5446 f
  data arrival time                                                                                                  5.5446

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.7205   1.0500   0.0000   0.4671 &   5.0504 r
  clock reconvergence pessimism                                                                           0.0000     5.0504
  clock uncertainty                                                                                       0.1000     5.1504
  library hold time                                                                     1.0000            0.4383     5.5887
  data required time                                                                                                 5.5887
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5887
  data arrival time                                                                                                 -5.5446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0441

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2405 
  total derate : arrival time                                                                             0.0753 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3158 

  slack (with derating applied) (VIOLATED)                                                               -0.0441 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.2717 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            5.9376                     3.0574 &   5.0574 f
  wbs_adr_i[0] (net)                                     2   0.3486 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   5.0574 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7905   5.9803   0.9500  -1.0361  -0.7882 &   4.2693 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2709   0.9500            1.3632 &   5.6325 f
  mprj/buf_i[32] (net)                                   2   0.0165 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0561   0.2709   0.9500  -0.0054  -0.0050 &   5.6275 f
  data arrival time                                                                                                  5.6275

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.8880   1.0500   0.0000   0.5560 &   5.1393 r
  clock reconvergence pessimism                                                                           0.0000     5.1393
  clock uncertainty                                                                                       0.1000     5.2393
  library hold time                                                                     1.0000            0.4264     5.6657
  data required time                                                                                                 5.6657
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6657
  data arrival time                                                                                                 -5.6275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.0382

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2447 
  total derate : arrival time                                                                             0.1396 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3844 

  slack (with derating applied) (VIOLATED)                                                               -0.0382 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3461 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            4.7261                     2.4214 &   4.4214 f
  wbs_dat_i[5] (net)                                     2   0.2761 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4214 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.8016   4.7628   0.9500  -0.4618  -0.2413 &   4.1800 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2515   0.9500            1.1906 &   5.3706 f
  mprj/buf_i[5] (net)                                    2   0.0189 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0113   0.2515   0.9500  -0.0009  -0.0003 &   5.3704 f
  data arrival time                                                                                                  5.3704

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.2802   1.0500   0.0000   0.2514 &   4.8347 r
  clock reconvergence pessimism                                                                           0.0000     4.8347
  clock uncertainty                                                                                       0.1000     4.9347
  library hold time                                                                     1.0000            0.4322     5.3668
  data required time                                                                                                 5.3668
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.3668
  data arrival time                                                                                                 -5.3704
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0035

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2302 
  total derate : arrival time                                                                             0.0987 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3289 

  slack (with derating applied) (MET)                                                                     0.0035 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3324 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_we_i (in)                                                               11.0332                     5.6131 &   7.6131 r
  wbs_we_i (net)                                         2   0.3818 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   7.6131 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5634  11.0458   0.9500  -2.2133  -2.0755 &   5.5377 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3338   0.9500            0.1002 &   5.6379 r
  mprj/buf_i[234] (net)                                  2   0.0240 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.2180   0.3338   0.9500  -0.1021  -0.1064 &   5.5315 r
  data arrival time                                                                                                  5.5315

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8685   1.0500   0.0000   0.5549 &   5.1381 r
  clock reconvergence pessimism                                                                           0.0000     5.1381
  clock uncertainty                                                                                       0.1000     5.2381
  library hold time                                                                     1.0000            0.2681     5.5062
  data required time                                                                                                 5.5062
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.5062
  data arrival time                                                                                                 -5.5315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0253

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2447 
  total derate : arrival time                                                                             0.1342 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3788 

  slack (with derating applied) (MET)                                                                     0.0253 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4042 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            4.5153                     2.3214 &   4.3214 f
  wbs_dat_i[0] (net)                                     2   0.2640 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3214 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.0000   4.5455   0.9500   0.0000   0.2258 &   4.5473 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2482   0.9500            1.1589 &   5.7062 f
  mprj/buf_i[0] (net)                                    2   0.0195 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0271   0.2482   0.9500  -0.0028  -0.0023 &   5.7039 f
  data arrival time                                                                                                  5.7039

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.8966   1.0500   0.0000   0.5549 &   5.1382 r
  clock reconvergence pessimism                                                                           0.0000     5.1382
  clock uncertainty                                                                                       0.1000     5.2382
  library hold time                                                                     1.0000            0.4335     5.6716
  data required time                                                                                                 5.6716
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6716
  data arrival time                                                                                                 -5.7039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2447 
  total derate : arrival time                                                                             0.0731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3177 

  slack (with derating applied) (MET)                                                                     0.0323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3500 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               4.5844                     2.3543 &   4.3543 f
  wbs_stb_i (net)                                        2   0.2680 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.3543 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3350   4.6174   0.9500  -0.0297   0.1998 &   4.5541 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2586   0.9500            1.1796 &   5.7337 f
  mprj/buf_i[235] (net)                                  2   0.0240 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1164   0.2586   0.9500  -0.0113  -0.0110 &   5.7227 f
  data arrival time                                                                                                  5.7227

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.8598   1.0500   0.0000   0.5412 &   5.1245 r
  clock reconvergence pessimism                                                                           0.0000     5.1245
  clock uncertainty                                                                                       0.1000     5.2245
  library hold time                                                                     1.0000            0.4302     5.6547
  data required time                                                                                                 5.6547
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.6547
  data arrival time                                                                                                 -5.7227
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2440 
  total derate : arrival time                                                                             0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3204 

  slack (with derating applied) (MET)                                                                     0.0679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.3883 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            5.7918                     2.9532 &   4.9532 f
  wbs_dat_i[4] (net)                                     2   0.3388 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.9532 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.9787   5.8439   0.9500  -1.0506  -0.7890 &   4.1642 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3008   0.9500            1.3771 &   5.5413 f
  mprj/buf_i[4] (net)                                    2   0.0312 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0057   0.3008   0.9500  -0.0005   0.0015 &   5.5429 f
  data arrival time                                                                                                  5.5429

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.4982   1.0500   0.0000   0.3547 &   4.9379 r
  clock reconvergence pessimism                                                                           0.0000     4.9379
  clock uncertainty                                                                                       0.1000     5.0379
  library hold time                                                                     1.0000            0.4170     5.4550
  data required time                                                                                                 5.4550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.4550
  data arrival time                                                                                                 -5.5429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.0879

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2351 
  total derate : arrival time                                                                             0.1417 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3768 

  slack (with derating applied) (MET)                                                                     0.0879 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.4647 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           4.4453                     2.2851 &   4.2851 f
  wbs_dat_i[11] (net)                                    2   0.2598 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2851 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4700   4.4765   0.9500  -0.1789   0.0314 &   4.3165 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2260   0.9500            1.1266 &   5.4431 f
  mprj/buf_i[11] (net)                                   2   0.0108 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2260   0.9500   0.0000   0.0003 &   5.4435 f
  data arrival time                                                                                                  5.4435

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.3165 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0597   0.4156   1.0500   0.0239   0.2483 &   0.2483 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6899   1.0500            4.3350 &   4.5833 r
  mprj/clk (net)                                       826   3.0187 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7977   1.0500   0.0000   0.0431 &   4.6264 r
  clock reconvergence pessimism                                                                           0.0000     4.6264
  clock uncertainty                                                                                       0.1000     4.7264
  library hold time                                                                     1.0000            0.4379     5.1643
  data required time                                                                                                 5.1643
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 5.1643
  data arrival time                                                                                                 -5.4435
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.2792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2203 
  total derate : arrival time                                                                             0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3001 

  slack (with derating applied) (MET)                                                                     0.2792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.5793 



1
