###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:16:23 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin RegX_29/\Reg_reg[13] /CK 
Endpoint:   RegX_29/\Reg_reg[13] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[13] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71870
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76540
  Arrival Time                1.01290
  Slack Time                  0.24750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71870
     = Beginpoint Arrival Time       0.71870
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_29/\Reg_reg[13] | CK ^         |          | 0.13110 | clk__L2_N6  |            | 0.04507 |         | 0.71870 | 
     | RegX_29/\Reg_reg[13] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_29/n72 |            | 0.00164 | 0.25250 | 0.97120 | 
     | RegX_29/U28          |              | OAI21_X1 | 0.03090 | RegX_29/n72 |       SPEF | 0.00164 | 0.00000 | 0.97120 | 
     | RegX_29/U28          | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_29/n56 |            | 0.00142 | 0.04170 | 1.01290 | 
     | RegX_29/\Reg_reg[13] |              | DFFR_X1  | 0.01330 | RegX_29/n56 |       SPEF | 0.00142 | 0.00000 | 1.01290 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RegX_22/\Reg_reg[8] /CK 
Endpoint:   RegX_22/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71880
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76550
  Arrival Time                1.01300
  Slack Time                  0.24750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71880
     = Beginpoint Arrival Time       0.71880
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_22/\Reg_reg[8] | CK ^         |          | 0.13110 | clk__L2_N6  |            | 0.04507 |         | 0.71880 | 
     | RegX_22/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_22/n77 |            | 0.00164 | 0.25250 | 0.97130 | 
     | RegX_22/U18         |              | OAI21_X1 | 0.03090 | RegX_22/n77 |       SPEF | 0.00164 | 0.00000 | 0.97130 | 
     | RegX_22/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01320 | RegX_22/n61 |            | 0.00142 | 0.04170 | 1.01300 | 
     | RegX_22/\Reg_reg[8] |              | DFFR_X1  | 0.01320 | RegX_22/n61 |       SPEF | 0.00142 | 0.00000 | 1.01300 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RegX_12/\Reg_reg[5] /CK 
Endpoint:   RegX_12/\Reg_reg[5] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_12/\Reg_reg[5] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71910
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76580
  Arrival Time                1.01340
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71910
     = Beginpoint Arrival Time       0.71910
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_12/\Reg_reg[5] | CK ^         |          | 0.13120 | clk__L2_N1  |            | 0.04510 |         | 0.71910 | 
     | RegX_12/\Reg_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_12/n80 |            | 0.00166 | 0.25280 | 0.97190 | 
     | RegX_12/U12         |              | OAI21_X1 | 0.03110 | RegX_12/n80 |       SPEF | 0.00166 | 0.00000 | 0.97190 | 
     | RegX_12/U12         | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_12/n64 |            | 0.00136 | 0.04150 | 1.01340 | 
     | RegX_12/\Reg_reg[5] |              | DFFR_X1  | 0.01310 | RegX_12/n64 |       SPEF | 0.00136 | 0.00000 | 1.01340 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RegX_29/\Reg_reg[12] /CK 
Endpoint:   RegX_29/\Reg_reg[12] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_29/\Reg_reg[12] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71870
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76540
  Arrival Time                1.01300
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71870
     = Beginpoint Arrival Time       0.71870
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_29/\Reg_reg[12] | CK ^         |          | 0.13110 | clk__L2_N6  |            | 0.04507 |         | 0.71870 | 
     | RegX_29/\Reg_reg[12] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_29/n73 |            | 0.00164 | 0.25260 | 0.97130 | 
     | RegX_29/U26          |              | OAI21_X1 | 0.03090 | RegX_29/n73 |       SPEF | 0.00164 | 0.00000 | 0.97130 | 
     | RegX_29/U26          | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_29/n57 |            | 0.00143 | 0.04170 | 1.01300 | 
     | RegX_29/\Reg_reg[12] |              | DFFR_X1  | 0.01330 | RegX_29/n57 |       SPEF | 0.00143 | 0.00000 | 1.01300 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RegX_14/\Reg_reg[3] /CK 
Endpoint:   RegX_14/\Reg_reg[3] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[3] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71860
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76530
  Arrival Time                1.01290
  Slack Time                  0.24760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71860
     = Beginpoint Arrival Time       0.71860
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_14/\Reg_reg[3] | CK ^         |          | 0.13120 | clk__L2_N1  |            | 0.04510 |         | 0.71860 | 
     | RegX_14/\Reg_reg[3] | CK ^ -> QN ^ | DFFR_X1  | 0.03110 | RegX_14/n82 |            | 0.00166 | 0.25280 | 0.97140 | 
     | RegX_14/U8          |              | OAI21_X1 | 0.03110 | RegX_14/n82 |       SPEF | 0.00166 | 0.00000 | 0.97140 | 
     | RegX_14/U8          | B2 ^ -> ZN v | OAI21_X1 | 0.01300 | RegX_14/n66 |            | 0.00137 | 0.04150 | 1.01290 | 
     | RegX_14/\Reg_reg[3] |              | DFFR_X1  | 0.01300 | RegX_14/n66 |       SPEF | 0.00137 | 0.00000 | 1.01290 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RegX_28/\Reg_reg[11] /CK 
Endpoint:   RegX_28/\Reg_reg[11] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_28/\Reg_reg[11] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71870
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76540
  Arrival Time                1.01330
  Slack Time                  0.24790
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71870
     = Beginpoint Arrival Time       0.71870
     +-------------------------------------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                      |              |          |         |             | Annotation |         |         |  Time   | 
     |----------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_28/\Reg_reg[11] | CK ^         |          | 0.13110 | clk__L2_N6  |            | 0.04507 |         | 0.71870 | 
     | RegX_28/\Reg_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03120 | RegX_28/n74 |            | 0.00167 | 0.25290 | 0.97160 | 
     | RegX_28/U24          |              | OAI21_X1 | 0.03120 | RegX_28/n74 |       SPEF | 0.00167 | 0.00000 | 0.97160 | 
     | RegX_28/U24          | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_28/n58 |            | 0.00139 | 0.04170 | 1.01330 | 
     | RegX_28/\Reg_reg[11] |              | DFFR_X1  | 0.01310 | RegX_28/n58 |       SPEF | 0.00139 | 0.00000 | 1.01330 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin RegX_23/\Reg_reg[8] /CK 
Endpoint:   RegX_23/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_23/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71870
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76540
  Arrival Time                1.01330
  Slack Time                  0.24790
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71870
     = Beginpoint Arrival Time       0.71870
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_23/\Reg_reg[8] | CK ^         |          | 0.13110 | clk__L2_N6  |            | 0.04507 |         | 0.71870 | 
     | RegX_23/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03120 | RegX_23/n77 |            | 0.00168 | 0.25290 | 0.97160 | 
     | RegX_23/U18         |              | OAI21_X1 | 0.03120 | RegX_23/n77 |       SPEF | 0.00168 | 0.00000 | 0.97160 | 
     | RegX_23/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01320 | RegX_23/n61 |            | 0.00139 | 0.04170 | 1.01330 | 
     | RegX_23/\Reg_reg[8] |              | DFFR_X1  | 0.01320 | RegX_23/n61 |       SPEF | 0.00139 | 0.00000 | 1.01330 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin RegX_1/\Reg_reg[8] /CK 
Endpoint:   RegX_1/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71540
+ Hold                        0.04680
+ Phase Shift                 0.00000
= Required Time               0.76220
  Arrival Time                1.01010
  Slack Time                  0.24790
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71540
     = Beginpoint Arrival Time       0.71540
     +----------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                    |              |          |         |            | Annotation |         |         |  Time   | 
     |--------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_1/\Reg_reg[8] | CK ^         |          | 0.13180 | clk__L2_N2 |            | 0.04531 |         | 0.71540 | 
     | RegX_1/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03090 | RegX_1/n77 |            | 0.00164 | 0.25270 | 0.96810 | 
     | RegX_1/U18         |              | OAI21_X1 | 0.03090 | RegX_1/n77 |       SPEF | 0.00164 | 0.00000 | 0.96810 | 
     | RegX_1/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01340 | RegX_1/n61 |            | 0.00148 | 0.04200 | 1.01010 | 
     | RegX_1/\Reg_reg[8] |              | DFFR_X1  | 0.01340 | RegX_1/n61 |       SPEF | 0.00148 | 0.00000 | 1.01010 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin RegX_5/\Reg_reg[5] /CK 
Endpoint:   RegX_5/\Reg_reg[5] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[5] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71460
+ Hold                        0.04680
+ Phase Shift                 0.00000
= Required Time               0.76140
  Arrival Time                1.00940
  Slack Time                  0.24800
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71460
     = Beginpoint Arrival Time       0.71460
     +----------------------------------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |    Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                    |              |          |         |            | Annotation |         |         |  Time   | 
     |--------------------+--------------+----------+---------+------------+------------+---------+---------+---------| 
     | RegX_5/\Reg_reg[5] | CK ^         |          | 0.13200 | clk__L2_N0 |            | 0.04539 |         | 0.71460 | 
     | RegX_5/\Reg_reg[5] | CK ^ -> QN ^ | DFFR_X1  | 0.03100 | RegX_5/n80 |            | 0.00165 | 0.25290 | 0.96750 | 
     | RegX_5/U12         |              | OAI21_X1 | 0.03100 | RegX_5/n80 |       SPEF | 0.00165 | 0.00000 | 0.96750 | 
     | RegX_5/U12         | B2 ^ -> ZN v | OAI21_X1 | 0.01330 | RegX_5/n64 |            | 0.00145 | 0.04190 | 1.00940 | 
     | RegX_5/\Reg_reg[5] |              | DFFR_X1  | 0.01330 | RegX_5/n64 |       SPEF | 0.00145 | 0.00000 | 1.00940 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin RegX_28/\Reg_reg[8] /CK 
Endpoint:   RegX_28/\Reg_reg[8] /D  (v) checked with  leading edge of 'CLK'
Beginpoint: RegX_28/\Reg_reg[8] /QN (^) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.71860
+ Hold                        0.04670
+ Phase Shift                 0.00000
= Required Time               0.76530
  Arrival Time                1.01340
  Slack Time                  0.24810
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Prop)  0.71860
     = Beginpoint Arrival Time       0.71860
     +------------------------------------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |                     |              |          |         |             | Annotation |         |         |  Time   | 
     |---------------------+--------------+----------+---------+-------------+------------+---------+---------+---------| 
     | RegX_28/\Reg_reg[8] | CK ^         |          | 0.13110 | clk__L2_N6  |            | 0.04507 |         | 0.71860 | 
     | RegX_28/\Reg_reg[8] | CK ^ -> QN ^ | DFFR_X1  | 0.03120 | RegX_28/n77 |            | 0.00168 | 0.25300 | 0.97160 | 
     | RegX_28/U18         |              | OAI21_X1 | 0.03120 | RegX_28/n77 |       SPEF | 0.00168 | 0.00000 | 0.97160 | 
     | RegX_28/U18         | B2 ^ -> ZN v | OAI21_X1 | 0.01310 | RegX_28/n61 |            | 0.00141 | 0.04180 | 1.01340 | 
     | RegX_28/\Reg_reg[8] |              | DFFR_X1  | 0.01310 | RegX_28/n61 |       SPEF | 0.00141 | 0.00000 | 1.01340 | 
     +------------------------------------------------------------------------------------------------------------------+ 

