// Seed: 1531181980
module module_0 (
    id_1
);
  output wire id_1;
  always @(posedge "" or negedge 1'b0) begin
    $display;
  end
  always @(posedge id_2 or(id_2 == 1 ? 1'd0 : id_2 & 1 != id_2)) begin
    wait (1'h0);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  reg  id_12;
  wire id_13;
  wire id_14;
  wire id_15 = id_7;
  module_0(
      id_8
  );
  wire id_16;
  wire id_17;
  always @(*) begin
    id_12 <= 1;
  end
  wire id_18;
endmodule
