#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x558048529870 .scope module, "QC_LDPC_ENCODER_TEST_BENCH" "QC_LDPC_ENCODER_TEST_BENCH" 2 5;
 .timescale -9 -12;
v0x558048579480_0 .var "G_row_1", 31 0;
v0x5580485795b0_0 .var "G_row_2", 31 0;
v0x5580485796c0_0 .var "Q_row", 31 0;
v0x5580485797b0_0 .net "clear_2bit_counter", 0 0, v0x5580485428b0_0;  1 drivers
v0x558048579850_0 .net "clear_5bit_counter", 0 0, v0x558048526ca0_0;  1 drivers
v0x558048579940_0 .net "clear_SRAA", 0 0, v0x558048526da0_0;  1 drivers
v0x5580485799e0_0 .var "clk", 0 0;
v0x558048579a80_0 .net "counter_2bit_out", 1 0, v0x558048573fa0_0;  1 drivers
v0x558048579bd0_0 .net "counter_5bit_out", 4 0, v0x558048574580_0;  1 drivers
v0x558048579d20_0 .net "done", 0 0, v0x558048573390_0;  1 drivers
v0x558048579dc0_0 .net "generated_vector", 31 0, L_0x55804857a5c0;  1 drivers
v0x558048579e60_0 .net "increment_2bit_counter", 0 0, v0x558048573450_0;  1 drivers
v0x558048579f00_0 .var "info_bit", 0 0;
v0x558048579fa0_0 .var "info_vector", 32 0;
v0x55804857a060_0 .var/i "iterator", 31 0;
v0x55804857a140_0 .net "load_SRAA_reg", 0 0, v0x558048573510_0;  1 drivers
v0x55804857a1e0_0 .net "load_SRAA_shift_reg", 0 0, v0x5580485735d0_0;  1 drivers
v0x55804857a390_0 .var "start", 0 0;
S_0x558048529a00 .scope module, "DUT_CONTROL_PATH" "QC_LDPC_ENCODER_CONTROL_PATH" 2 18, 3 5 0, S_0x558048529870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "clear_5bit_counter";
    .port_info 2 /OUTPUT 1 "clear_2bit_counter";
    .port_info 3 /OUTPUT 1 "increment_2bit_counter";
    .port_info 4 /OUTPUT 1 "load_SRAA_shift_reg";
    .port_info 5 /OUTPUT 1 "load_SRAA_reg";
    .port_info 6 /OUTPUT 1 "clear_SRAA";
    .port_info 7 /INPUT 5 "counter_5bit_out";
    .port_info 8 /INPUT 2 "counter_2bit_out";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "done";
P_0x55804852b2b0 .param/l "S0" 0 3 14, +C4<00000000000000000000000000000000>;
P_0x55804852b2f0 .param/l "S1" 0 3 14, +C4<00000000000000000000000000000001>;
P_0x55804852b330 .param/l "S2" 0 3 14, +C4<00000000000000000000000000000010>;
P_0x55804852b370 .param/l "S3" 0 3 14, +C4<00000000000000000000000000000011>;
P_0x55804852b3b0 .param/l "S4" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x55804852b3f0 .param/l "S5" 0 3 14, +C4<00000000000000000000000000000101>;
v0x558048532370_0 .var "NS", 2 0;
v0x5580485321f0_0 .var "PS", 2 0;
v0x5580485428b0_0 .var "clear_2bit_counter", 0 0;
v0x558048526ca0_0 .var "clear_5bit_counter", 0 0;
v0x558048526da0_0 .var "clear_SRAA", 0 0;
v0x558048526590_0 .net "clk", 0 0, v0x5580485799e0_0;  1 drivers
v0x558048523af0_0 .net "counter_2bit_out", 1 0, v0x558048573fa0_0;  alias, 1 drivers
v0x5580485732b0_0 .net "counter_5bit_out", 4 0, v0x558048574580_0;  alias, 1 drivers
v0x558048573390_0 .var "done", 0 0;
v0x558048573450_0 .var "increment_2bit_counter", 0 0;
v0x558048573510_0 .var "load_SRAA_reg", 0 0;
v0x5580485735d0_0 .var "load_SRAA_shift_reg", 0 0;
v0x558048573690_0 .net "start", 0 0, v0x55804857a390_0;  1 drivers
E_0x5580484f0610 .event edge, v0x5580485321f0_0, v0x558048573690_0, v0x558048523af0_0, v0x5580485732b0_0;
E_0x5580484f0770 .event posedge, v0x558048526590_0;
S_0x558048573910 .scope module, "DUT_DATA_PATH" "QC_LDPC_ENCODER_DATA_PATH" 2 17, 4 5 0, S_0x558048529870;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear_5bit_counter";
    .port_info 2 /INPUT 1 "clear_2bit_counter";
    .port_info 3 /INPUT 1 "increment_2bit_counter";
    .port_info 4 /INPUT 1 "load_SRAA_shift_reg";
    .port_info 5 /INPUT 1 "load_SRAA_reg";
    .port_info 6 /INPUT 1 "clear_SRAA";
    .port_info 7 /INPUT 32 "G_row_1";
    .port_info 8 /INPUT 32 "G_row_2";
    .port_info 9 /INPUT 32 "Q_row";
    .port_info 10 /OUTPUT 5 "counter_5bit_out";
    .port_info 11 /OUTPUT 2 "counter_2bit_out";
    .port_info 12 /INPUT 1 "info_bit";
    .port_info 13 /OUTPUT 32 "generated_vector";
v0x558048578640_0 .net "G_row_1", 31 0, v0x558048579480_0;  1 drivers
v0x558048578750_0 .net "G_row_2", 31 0, v0x5580485795b0_0;  1 drivers
v0x558048578820_0 .net "Q_row", 31 0, v0x5580485796c0_0;  1 drivers
v0x558048578920_0 .net "SRAA_in", 31 0, v0x558048574c30_0;  1 drivers
v0x5580485789f0_0 .net "clear_2bit_counter", 0 0, v0x5580485428b0_0;  alias, 1 drivers
v0x558048578a90_0 .net "clear_5bit_counter", 0 0, v0x558048526ca0_0;  alias, 1 drivers
v0x558048578b30_0 .net "clear_SRAA", 0 0, v0x558048526da0_0;  alias, 1 drivers
v0x558048578bd0_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048578c70_0 .net "counter_2bit_out", 1 0, v0x558048573fa0_0;  alias, 1 drivers
v0x558048578da0_0 .net "counter_5bit_out", 4 0, v0x558048574580_0;  alias, 1 drivers
v0x558048578e40_0 .net "generated_vector", 31 0, L_0x55804857a5c0;  alias, 1 drivers
v0x558048578f20_0 .net "increment_2bit_counter", 0 0, v0x558048573450_0;  alias, 1 drivers
v0x558048579010_0 .net "info_bit", 0 0, v0x558048579f00_0;  1 drivers
v0x558048579100_0 .net "load_SRAA_reg", 0 0, v0x558048573510_0;  alias, 1 drivers
v0x5580485791a0_0 .net "load_SRAA_shift_reg", 0 0, v0x5580485735d0_0;  alias, 1 drivers
L_0x55804857a430 .part v0x558048574c30_0, 16, 16;
L_0x55804857a4d0 .part v0x558048574c30_0, 0, 16;
L_0x55804857a5c0 .concat8 [ 16 16 0 0], v0x5580485778e0_0, v0x558048575e00_0;
S_0x558048573c20 .scope module, "row_block_indicator" "COUNTER_2BIT" 4 18, 5 5 0, S_0x558048573910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "increment";
    .port_info 3 /OUTPUT 2 "count";
v0x558048573e40_0 .net "clear", 0 0, v0x5580485428b0_0;  alias, 1 drivers
v0x558048573f00_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048573fa0_0 .var "count", 1 0;
v0x558048574040_0 .net "increment", 0 0, v0x558048573450_0;  alias, 1 drivers
E_0x558048528c80 .event posedge, v0x5580485428b0_0, v0x558048526590_0;
S_0x558048574140 .scope module, "row_indicator" "COUNTER_5BIT" 4 19, 6 5 0, S_0x558048573910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 5 "count";
v0x5580485743d0_0 .net "clear", 0 0, v0x558048526ca0_0;  alias, 1 drivers
v0x558048574490_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048574580_0 .var "count", 4 0;
E_0x5580484f08d0 .event posedge, v0x558048526ca0_0, v0x558048526590_0;
S_0x558048574690 .scope module, "select_sraa_input" "MUX31_16bit" 4 17, 7 5 0, S_0x558048573910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 2 "sel";
v0x558048574980_0 .net "in1", 31 0, v0x558048579480_0;  alias, 1 drivers
v0x558048574a60_0 .net "in2", 31 0, v0x5580485795b0_0;  alias, 1 drivers
v0x558048574b40_0 .net "in3", 31 0, v0x5580485796c0_0;  alias, 1 drivers
v0x558048574c30_0 .var "out", 31 0;
v0x558048574d10_0 .net "sel", 1 0, v0x558048573fa0_0;  alias, 1 drivers
E_0x558048513b30 .event edge, v0x558048523af0_0, v0x558048574980_0, v0x558048574a60_0, v0x558048574b40_0;
S_0x558048574f10 .scope module, "sraa_1" "SRAA_16BIT" 4 15, 8 5 0, S_0x558048573910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x558048575f60_0 .net "clear", 0 0, v0x558048526da0_0;  alias, 1 drivers
v0x558048576070_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048576130_0 .net "current_gi", 15 0, v0x5580485756a0_0;  1 drivers
v0x5580485761d0_0 .net "in", 15 0, L_0x55804857a430;  1 drivers
v0x5580485762a0_0 .net "info_bit", 0 0, v0x558048579f00_0;  alias, 1 drivers
v0x558048576390_0 .var/i "iterator", 31 0;
o0x7fcbab4b8a68 .functor BUFZ 1, C4<z>; HiZ drive
v0x558048576450_0 .net "load", 0 0, o0x7fcbab4b8a68;  0 drivers
v0x558048576510_0 .net "load_reg", 0 0, v0x558048573510_0;  alias, 1 drivers
v0x558048576600_0 .net "load_shift_reg", 0 0, v0x5580485735d0_0;  alias, 1 drivers
v0x558048576730_0 .net "out", 15 0, v0x558048575e00_0;  1 drivers
v0x5580485767f0_0 .var "reg_in", 15 0;
v0x558048576890_0 .var "temp", 15 0;
E_0x5580485751a0 .event edge, v0x5580485756a0_0, v0x5580485762a0_0, v0x558048575e00_0, v0x558048576890_0;
S_0x558048575230 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_16BIT" 8 17, 9 5 0, S_0x558048574f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
v0x558048575430_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x5580485754f0_0 .net "in", 15 0, L_0x55804857a430;  alias, 1 drivers
v0x5580485755d0_0 .net "load", 0 0, v0x5580485735d0_0;  alias, 1 drivers
v0x5580485756a0_0 .var "out", 15 0;
S_0x5580485757f0 .scope module, "generate_final_output" "SHIFT_REGISTER_16_BIT" 8 18, 10 5 0, S_0x558048574f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
v0x558048575ad0_0 .net "clear", 0 0, v0x558048526da0_0;  alias, 1 drivers
v0x558048575bc0_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048575c60_0 .net "in", 15 0, v0x5580485767f0_0;  1 drivers
v0x558048575d30_0 .net "load", 0 0, v0x558048573510_0;  alias, 1 drivers
v0x558048575e00_0 .var "out", 15 0;
E_0x558048575a70 .event posedge, v0x558048526da0_0, v0x558048526590_0;
S_0x558048576a70 .scope module, "sraa_2" "SRAA_16BIT" 4 16, 8 5 0, S_0x558048573910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load_shift_reg";
    .port_info 2 /INPUT 1 "load_reg";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 16 "in";
    .port_info 5 /OUTPUT 16 "out";
    .port_info 6 /INPUT 1 "info_bit";
v0x558048577ab0_0 .net "clear", 0 0, v0x558048526da0_0;  alias, 1 drivers
v0x558048577c00_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048577cc0_0 .net "current_gi", 15 0, v0x558048577220_0;  1 drivers
v0x558048577d90_0 .net "in", 15 0, L_0x55804857a4d0;  1 drivers
v0x558048577e60_0 .net "info_bit", 0 0, v0x558048579f00_0;  alias, 1 drivers
v0x558048577f00_0 .var/i "iterator", 31 0;
o0x7fcbab4b8eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x558048577fa0_0 .net "load", 0 0, o0x7fcbab4b8eb8;  0 drivers
v0x558048578040_0 .net "load_reg", 0 0, v0x558048573510_0;  alias, 1 drivers
v0x5580485780e0_0 .net "load_shift_reg", 0 0, v0x5580485735d0_0;  alias, 1 drivers
v0x5580485782a0_0 .net "out", 15 0, v0x5580485778e0_0;  1 drivers
v0x558048578390_0 .var "reg_in", 15 0;
v0x558048578460_0 .var "temp", 15 0;
E_0x558048576d50 .event edge, v0x558048577220_0, v0x5580485762a0_0, v0x5580485778e0_0, v0x558048578460_0;
S_0x558048576de0 .scope module, "current_gi_calculator" "CYCLIC_SHIFT_REGISTER_16BIT" 8 17, 9 5 0, S_0x558048576a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 16 "in";
    .port_info 3 /OUTPUT 16 "out";
v0x558048576fe0_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x5580485770a0_0 .net "in", 15 0, L_0x55804857a4d0;  alias, 1 drivers
v0x558048577180_0 .net "load", 0 0, v0x5580485735d0_0;  alias, 1 drivers
v0x558048577220_0 .var "out", 15 0;
S_0x558048577390 .scope module, "generate_final_output" "SHIFT_REGISTER_16_BIT" 8 18, 10 5 0, S_0x558048576a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 16 "in";
    .port_info 4 /OUTPUT 16 "out";
v0x558048577610_0 .net "clear", 0 0, v0x558048526da0_0;  alias, 1 drivers
v0x5580485776b0_0 .net "clk", 0 0, v0x5580485799e0_0;  alias, 1 drivers
v0x558048577770_0 .net "in", 15 0, v0x558048578390_0;  1 drivers
v0x558048577840_0 .net "load", 0 0, v0x558048573510_0;  alias, 1 drivers
v0x5580485778e0_0 .var "out", 15 0;
    .scope S_0x558048575230;
T_0 ;
    %wait E_0x5580484f0770;
    %load/vec4 v0x5580485755d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5580485754f0_0;
    %assign/vec4 v0x5580485756a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5580485756a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5580485756a0_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5580485756a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5580485757f0;
T_1 ;
    %wait E_0x558048575a70;
    %load/vec4 v0x558048575ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x558048575e00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x558048575d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x558048575c60_0;
    %assign/vec4 v0x558048575e00_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x558048574f10;
T_2 ;
    %wait E_0x5580485751a0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558048576390_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x558048576390_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x558048576130_0;
    %load/vec4 v0x558048576390_0;
    %part/s 1;
    %load/vec4 v0x5580485762a0_0;
    %and;
    %ix/getv/s 4, v0x558048576390_0;
    %store/vec4 v0x558048576890_0, 4, 1;
    %load/vec4 v0x558048576730_0;
    %load/vec4 v0x558048576390_0;
    %part/s 1;
    %load/vec4 v0x558048576890_0;
    %load/vec4 v0x558048576390_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x558048576390_0;
    %store/vec4 v0x5580485767f0_0, 4, 1;
    %load/vec4 v0x558048576390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558048576390_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x558048576de0;
T_3 ;
    %wait E_0x5580484f0770;
    %load/vec4 v0x558048577180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5580485770a0_0;
    %assign/vec4 v0x558048577220_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x558048577220_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x558048577220_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x558048577220_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x558048577390;
T_4 ;
    %wait E_0x558048575a70;
    %load/vec4 v0x558048577610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5580485778e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x558048577840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x558048577770_0;
    %assign/vec4 v0x5580485778e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x558048576a70;
T_5 ;
    %wait E_0x558048576d50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558048577f00_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x558048577f00_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0x558048577cc0_0;
    %load/vec4 v0x558048577f00_0;
    %part/s 1;
    %load/vec4 v0x558048577e60_0;
    %and;
    %ix/getv/s 4, v0x558048577f00_0;
    %store/vec4 v0x558048578460_0, 4, 1;
    %load/vec4 v0x5580485782a0_0;
    %load/vec4 v0x558048577f00_0;
    %part/s 1;
    %load/vec4 v0x558048578460_0;
    %load/vec4 v0x558048577f00_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x558048577f00_0;
    %store/vec4 v0x558048578390_0, 4, 1;
    %load/vec4 v0x558048577f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x558048577f00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x558048574690;
T_6 ;
    %wait E_0x558048513b30;
    %load/vec4 v0x558048574d10_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x558048574980_0;
    %store/vec4 v0x558048574c30_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x558048574d10_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x558048574a60_0;
    %store/vec4 v0x558048574c30_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x558048574d10_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x558048574b40_0;
    %store/vec4 v0x558048574c30_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x558048574c30_0, 0, 32;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x558048573c20;
T_7 ;
    %wait E_0x558048528c80;
    %load/vec4 v0x558048573e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x558048573fa0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x558048574040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x558048573fa0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x558048573fa0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x558048574140;
T_8 ;
    %wait E_0x5580484f08d0;
    %load/vec4 v0x5580485743d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x558048574580_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x558048574580_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x558048574580_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x558048529a00;
T_9 ;
    %wait E_0x5580484f0770;
    %load/vec4 v0x558048532370_0;
    %assign/vec4 v0x5580485321f0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x558048529a00;
T_10 ;
    %wait E_0x5580484f0610;
    %load/vec4 v0x5580485321f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485428b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573390_0, 0, 1;
    %jmp T_10.7;
T_10.0 ;
    %delay 2000, 0;
    %load/vec4 v0x558048573690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580485428b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048526da0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
T_10.8 ;
    %jmp T_10.7;
T_10.1 ;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485428b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048573510_0, 0, 1;
    %jmp T_10.7;
T_10.2 ;
    %delay 2000, 0;
    %load/vec4 v0x558048523af0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.10, 4;
    %load/vec4 v0x5580485732b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048573390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485428b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573450_0, 0, 1;
T_10.12 ;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x5580485732b0_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048573450_0, 0, 1;
T_10.14 ;
T_10.11 ;
    %jmp T_10.7;
T_10.3 ;
    %delay 2000, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
    %jmp T_10.7;
T_10.4 ;
    %delay 2000, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %jmp T_10.7;
T_10.5 ;
    %delay 2000, 0;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x558048532370_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x558048573390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485428b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485735d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048526da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x558048573450_0, 0, 1;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x558048529870;
T_11 ;
    %pushi/vec4 3287371227, 0, 32;
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x558048579fa0_0, 0, 33;
    %end;
    .thread T_11;
    .scope S_0x558048529870;
T_12 ;
    %pushi/vec4 4261613552, 0, 32;
    %store/vec4 v0x558048579480_0, 0, 32;
    %pushi/vec4 4030726016, 0, 32;
    %store/vec4 v0x5580485795b0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x5580485796c0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x558048529870;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5580485799e0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x558048529870;
T_14 ;
    %delay 5000, 0;
    %load/vec4 v0x5580485799e0_0;
    %inv;
    %store/vec4 v0x5580485799e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
    .scope S_0x558048529870;
T_15 ;
    %vpi_call 2 32 "$dumpfile", "QC_LDPC_ENCODER.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x558048529870 {0 0 0};
    %vpi_call 2 34 "$monitor", $time, ": Last 32 Bits of Code Word = %32b", v0x558048579dc0_0 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55804857a390_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55804857a390_0, 0, 1;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55804857a060_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x55804857a060_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_15.1, 5;
    %delay 10000, 0;
    %load/vec4 v0x558048579fa0_0;
    %load/vec4 v0x55804857a060_0;
    %part/s 1;
    %store/vec4 v0x558048579f00_0, 0, 1;
    %load/vec4 v0x55804857a060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55804857a060_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %delay 100000, 0;
    %vpi_call 2 40 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "QC_LDPC_ENCODER_TEST_BENCH.v";
    "QC_LDPC_CONTROL_PATH.v";
    "QC_LDPC_DATA_PATH.v";
    "COUNTER_2BIT.v";
    "COUNTER_5BIT.v";
    "MUX_31.v";
    "SRAA_16BIT.v";
    "CYCLIC_SHIFT_REGISTER_16BIT.v";
    "SHIFT_REGISTER_16BIT.v";
