Info: Starting: Create simulation model
Info: qsys-generate C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading code/audio_controller.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: audio_controller.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: audio_controller.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Info: audio_controller: Generating audio_controller "audio_controller" for SIM_VERILOG
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "audio_controller" instantiated altera_up_avalon_audio "audio_0"
Info: audio_controller: Done "audio_controller" with 2 modules, 7 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller\audio_controller.spd --output-directory=C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_controller/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller\audio_controller.spd --output-directory=C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_controller/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_controller/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_controller/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/sefun/Dev/digital_desgin_2/project_2/code/audio_controller/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller.qsys --block-symbol-file --output-directory=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading code/audio_controller.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: audio_controller.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: audio_controller.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller.qsys --synthesis=VERILOG --greybox --output-directory=C:\Users\sefun\Dev\digital_desgin_2\project_2\code\audio_controller\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading code/audio_controller.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Progress: Parameterizing module audio_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: audio_controller.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: audio_controller.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Info: audio_controller: Generating audio_controller "audio_controller" for QUARTUS_SYNTH
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "audio_controller" instantiated altera_up_avalon_audio "audio_0"
Info: audio_controller: Done "audio_controller" with 2 modules, 7 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
