###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 03:34:00 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_signOff -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[0]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[0]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[0]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.491
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.458
  Arrival Time                  0.236
  Slack Time                   -2.222
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[0]                                  |   ^   | In1[0]            |           |       |   0.000 |    2.222 | 
     | FE_PHC6901_In1_0_/A                     |   ^   | In1[0]            | BUHDX1    | 0.000 |   0.000 |    2.222 | 
     | FE_PHC6901_In1_0_/Q                     |   ^   | FE_PHN6901_In1_0_ | BUHDX1    | 0.059 |   0.059 |    2.281 | 
     | FE_PHC2117_In1_0_/A                     |   ^   | FE_PHN6901_In1_0_ | BUHDX1    | 0.000 |   0.059 |    2.281 | 
     | FE_PHC2117_In1_0_/Q                     |   ^   | FE_PHN2117_In1_0_ | BUHDX1    | 0.066 |   0.126 |    2.348 | 
     | FE_PHC51_In1_0_/A                       |   ^   | FE_PHN2117_In1_0_ | BUHDX1    | 0.000 |   0.126 |    2.348 | 
     | FE_PHC51_In1_0_/Q                       |   ^   | FE_PHN51_In1_0_   | BUHDX1    | 0.111 |   0.236 |    2.458 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/SD |   ^   | FE_PHN51_In1_0_   | SDFRQHDX1 | 0.000 |   0.236 |    2.458 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.222 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.219 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.145 | 
     | clk__L2_I4/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.008 |   0.085 |   -2.137 | 
     | clk__L2_I4/Q                           |   v   | clk__L2_N4  | BUHDX12   | 0.121 |   0.206 |   -2.017 | 
     | clk__L3_I6/A                           |   v   | clk__L2_N4  | INHDX12   | 0.035 |   0.241 |   -1.981 | 
     | clk__L3_I6/Q                           |   ^   | clk__L3_N6  | INHDX12   | 0.092 |   0.333 |   -1.889 | 
     | clk__L4_I18/A                          |   ^   | clk__L3_N6  | INHDX12   | 0.004 |   0.337 |   -1.885 | 
     | clk__L4_I18/Q                          |   v   | clk__L4_N18 | INHDX12   | 0.078 |   0.415 |   -1.807 | 
     | clk__L5_I61/A                          |   v   | clk__L4_N18 | INHDX12   | 0.004 |   0.419 |   -1.803 | 
     | clk__L5_I61/Q                          |   ^   | clk__L5_N61 | INHDX12   | 0.067 |   0.486 |   -1.736 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/C |   ^   | clk__L5_N61 | SDFRQHDX1 | 0.005 |   0.491 |   -1.731 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[2]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[2]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.451
  Arrival Time                  0.235
  Slack Time                   -2.215
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[2]                                  |   ^   | In1[2]            |           |       |   0.000 |    2.215 | 
     | FE_PHC6900_In1_2_/A                     |   ^   | In1[2]            | BUHDX1    | 0.000 |   0.000 |    2.215 | 
     | FE_PHC6900_In1_2_/Q                     |   ^   | FE_PHN6900_In1_2_ | BUHDX1    | 0.059 |   0.059 |    2.275 | 
     | FE_PHC2114_In1_2_/A                     |   ^   | FE_PHN6900_In1_2_ | BUHDX1    | 0.000 |   0.059 |    2.275 | 
     | FE_PHC2114_In1_2_/Q                     |   ^   | FE_PHN2114_In1_2_ | BUHDX1    | 0.075 |   0.134 |    2.349 | 
     | FE_PHC53_In1_2_/A                       |   ^   | FE_PHN2114_In1_2_ | BUHDX1    | 0.000 |   0.134 |    2.349 | 
     | FE_PHC53_In1_2_/Q                       |   ^   | FE_PHN53_In1_2_   | BUHDX1    | 0.101 |   0.235 |    2.451 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/SD |   ^   | FE_PHN53_In1_2_   | SDFRQHDX1 | 0.000 |   0.235 |    2.451 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.215 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.213 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.138 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.130 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -2.009 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.980 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.892 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.888 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.809 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.410 |   -1.806 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.480 |   -1.736 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.483 |   -1.733 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.236
  Slack Time                   -2.211
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                   |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+--------+---------+----------| 
     | In1[7]                                  |   ^   | In1[7]            |           |        |   0.000 |    2.211 | 
     | FE_PHC6904_In1_7_/A                     |   ^   | In1[7]            | BUHDX1    | -0.000 |  -0.000 |    2.210 | 
     | FE_PHC6904_In1_7_/Q                     |   ^   | FE_PHN6904_In1_7_ | BUHDX1    |  0.057 |   0.057 |    2.268 | 
     | FE_PHC2112_In1_7_/A                     |   ^   | FE_PHN6904_In1_7_ | BUHDX1    |  0.000 |   0.057 |    2.268 | 
     | FE_PHC2112_In1_7_/Q                     |   ^   | FE_PHN2112_In1_7_ | BUHDX1    |  0.079 |   0.136 |    2.347 | 
     | FE_PHC57_In1_7_/A                       |   ^   | FE_PHN2112_In1_7_ | BUHDX1    |  0.000 |   0.136 |    2.347 | 
     | FE_PHC57_In1_7_/Q                       |   ^   | FE_PHN57_In1_7_   | BUHDX1    |  0.100 |   0.236 |    2.447 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/SD |   ^   | FE_PHN57_In1_7_   | SDFRQHDX1 |  0.000 |   0.236 |    2.447 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.211 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.208 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.134 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.125 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -2.005 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.975 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.887 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.884 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.804 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.801 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.734 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.479 |   -1.732 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.451
  Arrival Time                  0.246
  Slack Time                   -2.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[4]                                  |   ^   | In1[4]            |           |       |   0.000 |    2.204 | 
     | FE_PHC6906_In1_4_/A                     |   ^   | In1[4]            | BUHDX1    | 0.000 |   0.000 |    2.204 | 
     | FE_PHC6906_In1_4_/Q                     |   ^   | FE_PHN6906_In1_4_ | BUHDX1    | 0.060 |   0.060 |    2.264 | 
     | FE_PHC2111_In1_4_/A                     |   ^   | FE_PHN6906_In1_4_ | BUHDX1    | 0.000 |   0.060 |    2.264 | 
     | FE_PHC2111_In1_4_/Q                     |   ^   | FE_PHN2111_In1_4_ | BUHDX1    | 0.084 |   0.144 |    2.348 | 
     | FE_PHC55_In1_4_/A                       |   ^   | FE_PHN2111_In1_4_ | BUHDX1    | 0.000 |   0.144 |    2.348 | 
     | FE_PHC55_In1_4_/Q                       |   ^   | FE_PHN55_In1_4_   | BUHDX1    | 0.102 |   0.246 |    2.451 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/SD |   ^   | FE_PHN55_In1_4_   | SDFRQHDX1 | 0.000 |   0.246 |    2.451 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.204 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.202 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.127 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.119 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.998 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.969 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.881 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.877 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.798 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.410 |   -1.795 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.480 |   -1.725 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.482 |   -1.722 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[3]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[3]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.450
  Arrival Time                  0.246
  Slack Time                   -2.204
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[3]                                  |   ^   | In1[3]            |           |       |   0.000 |    2.204 | 
     | FE_PHC6903_In1_3_/A                     |   ^   | In1[3]            | BUHDX1    | 0.000 |   0.000 |    2.204 | 
     | FE_PHC6903_In1_3_/Q                     |   ^   | FE_PHN6903_In1_3_ | BUHDX1    | 0.063 |   0.063 |    2.267 | 
     | FE_PHC2116_In1_3_/A                     |   ^   | FE_PHN6903_In1_3_ | BUHDX1    | 0.000 |   0.063 |    2.267 | 
     | FE_PHC2116_In1_3_/Q                     |   ^   | FE_PHN2116_In1_3_ | BUHDX1    | 0.076 |   0.139 |    2.343 | 
     | FE_PHC54_In1_3_/A                       |   ^   | FE_PHN2116_In1_3_ | BUHDX1    | 0.000 |   0.139 |    2.343 | 
     | FE_PHC54_In1_3_/Q                       |   ^   | FE_PHN54_In1_3_   | BUHDX1    | 0.107 |   0.246 |    2.450 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/SD |   ^   | FE_PHN54_In1_3_   | SDFRQHDX1 | 0.000 |   0.246 |    2.450 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.204 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.201 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.127 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.118 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.998 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.969 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.880 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.877 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.797 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.410 |   -1.794 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.480 |   -1.724 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.483 |   -1.721 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.239
  Slack Time                   -2.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[15]                                  |   ^   | In1[15]            |           |       |   0.000 |    2.202 | 
     | FE_PHC6905_In1_15_/A                     |   ^   | In1[15]            | BUHDX1    | 0.000 |   0.000 |    2.202 | 
     | FE_PHC6905_In1_15_/Q                     |   ^   | FE_PHN6905_In1_15_ | BUHDX1    | 0.058 |   0.058 |    2.260 | 
     | FE_PHC2120_In1_15_/A                     |   ^   | FE_PHN6905_In1_15_ | BUHDX1    | 0.000 |   0.058 |    2.260 | 
     | FE_PHC2120_In1_15_/Q                     |   ^   | FE_PHN2120_In1_15_ | BUHDX1    | 0.069 |   0.127 |    2.329 | 
     | FE_PHC62_In1_15_/A                       |   ^   | FE_PHN2120_In1_15_ | BUHDX1    | 0.000 |   0.127 |    2.329 | 
     | FE_PHC62_In1_15_/Q                       |   ^   | FE_PHN62_In1_15_   | BUHDX1    | 0.112 |   0.239 |    2.441 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/SD |   ^   | FE_PHN62_In1_15_   | SDFRQHDX1 | 0.000 |   0.239 |    2.441 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.202 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.199 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.125 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.116 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.997 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.971 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.886 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.879 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.800 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.796 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.729 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.474 |   -1.728 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.246
  Slack Time                   -2.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[8]                                  |   ^   | In1[8]            |           |       |   0.000 |    2.201 | 
     | FE_PHC6902_In1_8_/A                     |   ^   | In1[8]            | BUHDX1    | 0.000 |   0.000 |    2.201 | 
     | FE_PHC6902_In1_8_/Q                     |   ^   | FE_PHN6902_In1_8_ | BUHDX1    | 0.062 |   0.062 |    2.264 | 
     | FE_PHC2110_In1_8_/A                     |   ^   | FE_PHN6902_In1_8_ | BUHDX1    | 0.000 |   0.062 |    2.264 | 
     | FE_PHC2110_In1_8_/Q                     |   ^   | FE_PHN2110_In1_8_ | BUHDX1    | 0.086 |   0.149 |    2.350 | 
     | FE_PHC58_In1_8_/A                       |   ^   | FE_PHN2110_In1_8_ | BUHDX1    | 0.000 |   0.149 |    2.350 | 
     | FE_PHC58_In1_8_/Q                       |   ^   | FE_PHN58_In1_8_   | BUHDX1    | 0.097 |   0.246 |    2.447 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/SD |   ^   | FE_PHN58_In1_8_   | SDFRQHDX1 | 0.000 |   0.246 |    2.447 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.201 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.199 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.124 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.116 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.995 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.966 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.878 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.874 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.795 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.791 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.725 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.479 |   -1.723 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.448
  Arrival Time                  0.248
  Slack Time                   -2.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[6]                                  |   ^   | In1[6]            |           |       |   0.000 |    2.200 | 
     | FE_PHC6907_In1_6_/A                     |   ^   | In1[6]            | BUHDX1    | 0.000 |   0.000 |    2.200 | 
     | FE_PHC6907_In1_6_/Q                     |   ^   | FE_PHN6907_In1_6_ | BUHDX1    | 0.060 |   0.060 |    2.261 | 
     | FE_PHC2108_In1_6_/A                     |   ^   | FE_PHN6907_In1_6_ | BUHDX1    | 0.000 |   0.060 |    2.261 | 
     | FE_PHC2108_In1_6_/Q                     |   ^   | FE_PHN2108_In1_6_ | BUHDX1    | 0.088 |   0.148 |    2.349 | 
     | FE_PHC59_In1_6_/A                       |   ^   | FE_PHN2108_In1_6_ | BUHDX1    | 0.000 |   0.148 |    2.349 | 
     | FE_PHC59_In1_6_/Q                       |   ^   | FE_PHN59_In1_6_   | BUHDX1    | 0.099 |   0.248 |    2.448 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/SD |   ^   | FE_PHN59_In1_6_   | SDFRQHDX1 | 0.000 |   0.248 |    2.448 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.200 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.197 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.123 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.114 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.994 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.965 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.877 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.873 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.794 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.790 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.723 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.479 |   -1.721 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.248
  Slack Time                   -2.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[10]                                  |   ^   | In1[10]            |           |       |   0.000 |    2.194 | 
     | FE_PHC6909_In1_10_/A                     |   ^   | In1[10]            | BUHDX1    | 0.000 |   0.000 |    2.194 | 
     | FE_PHC6909_In1_10_/Q                     |   ^   | FE_PHN6909_In1_10_ | BUHDX1    | 0.060 |   0.059 |    2.253 | 
     | FE_PHC2115_In1_10_/A                     |   ^   | FE_PHN6909_In1_10_ | BUHDX1    | 0.000 |   0.059 |    2.253 | 
     | FE_PHC2115_In1_10_/Q                     |   ^   | FE_PHN2115_In1_10_ | BUHDX1    | 0.087 |   0.147 |    2.340 | 
     | FE_PHC67_In1_10_/A                       |   ^   | FE_PHN2115_In1_10_ | BUHDX1    | 0.000 |   0.147 |    2.340 | 
     | FE_PHC67_In1_10_/Q                       |   ^   | FE_PHN67_In1_10_   | BUHDX1    | 0.102 |   0.248 |    2.442 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/SD |   ^   | FE_PHN67_In1_10_   | SDFRQHDX1 | 0.000 |   0.248 |    2.442 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.194 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.191 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.117 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.108 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.988 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.963 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.877 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.870 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.792 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.788 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.723 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.474 |   -1.720 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.248
  Slack Time                   -2.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[13]                                  |   ^   | In1[13]            |           |       |   0.000 |    2.193 | 
     | FE_PHC6908_In1_13_/A                     |   ^   | In1[13]            | BUHDX1    | 0.000 |   0.000 |    2.193 | 
     | FE_PHC6908_In1_13_/Q                     |   ^   | FE_PHN6908_In1_13_ | BUHDX1    | 0.062 |   0.062 |    2.255 | 
     | FE_PHC2122_In1_13_/A                     |   ^   | FE_PHN6908_In1_13_ | BUHDX1    | 0.000 |   0.062 |    2.255 | 
     | FE_PHC2122_In1_13_/Q                     |   ^   | FE_PHN2122_In1_13_ | BUHDX1    | 0.072 |   0.134 |    2.327 | 
     | FE_PHC60_In1_13_/A                       |   ^   | FE_PHN2122_In1_13_ | BUHDX1    | 0.000 |   0.134 |    2.327 | 
     | FE_PHC60_In1_13_/Q                       |   ^   | FE_PHN60_In1_13_   | BUHDX1    | 0.114 |   0.248 |    2.441 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/SD |   ^   | FE_PHN60_In1_13_   | SDFRQHDX1 | 0.000 |   0.248 |    2.441 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.193 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.190 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.116 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.107 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.988 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.962 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.877 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.870 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.791 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.788 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.721 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.475 |   -1.718 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[1]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[1]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[1]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.256
  Slack Time                   -2.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[1]                                  |   ^   | In1[1]            |           |       |   0.000 |    2.193 | 
     | FE_PHC6910_In1_1_/A                     |   ^   | In1[1]            | BUHDX1    | 0.000 |   0.000 |    2.193 | 
     | FE_PHC6910_In1_1_/Q                     |   ^   | FE_PHN6910_In1_1_ | BUHDX1    | 0.059 |   0.059 |    2.252 | 
     | FE_PHC2121_In1_1_/A                     |   ^   | FE_PHN6910_In1_1_ | BUHDX1    | 0.000 |   0.059 |    2.252 | 
     | FE_PHC2121_In1_1_/Q                     |   ^   | FE_PHN2121_In1_1_ | BUHDX1    | 0.075 |   0.134 |    2.327 | 
     | FE_PHC52_In1_1_/A                       |   ^   | FE_PHN2121_In1_1_ | BUHDX1    | 0.000 |   0.134 |    2.327 | 
     | FE_PHC52_In1_1_/Q                       |   ^   | FE_PHN52_In1_1_   | BUHDX1    | 0.121 |   0.256 |    2.449 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/SD |   ^   | FE_PHN52_In1_1_   | SDFRQHDX1 | 0.000 |   0.256 |    2.449 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.193 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.190 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.116 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.107 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.987 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.958 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.870 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.866 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.786 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.003 |   0.410 |   -1.783 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.480 |   -1.713 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.483 |   -1.710 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.251
  Slack Time                   -2.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[11]                                  |   ^   | In1[11]            |           |       |   0.000 |    2.190 | 
     | FE_PHC6912_In1_11_/A                     |   ^   | In1[11]            | BUHDX1    | 0.000 |   0.000 |    2.190 | 
     | FE_PHC6912_In1_11_/Q                     |   ^   | FE_PHN6912_In1_11_ | BUHDX1    | 0.060 |   0.060 |    2.250 | 
     | FE_PHC2118_In1_11_/A                     |   ^   | FE_PHN6912_In1_11_ | BUHDX1    | 0.000 |   0.060 |    2.250 | 
     | FE_PHC2118_In1_11_/Q                     |   ^   | FE_PHN2118_In1_11_ | BUHDX1    | 0.082 |   0.142 |    2.332 | 
     | FE_PHC68_In1_11_/A                       |   ^   | FE_PHN2118_In1_11_ | BUHDX1    | 0.000 |   0.142 |    2.332 | 
     | FE_PHC68_In1_11_/Q                       |   ^   | FE_PHN68_In1_11_   | BUHDX1    | 0.109 |   0.251 |    2.441 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/SD |   ^   | FE_PHN68_In1_11_   | SDFRQHDX1 | 0.000 |   0.251 |    2.441 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.190 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.187 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.113 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.104 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.985 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.959 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.874 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.867 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.788 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.785 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.719 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.474 |   -1.716 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.252
  Slack Time                   -2.189
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[12]                                  |   ^   | In1[12]            |           |       |   0.000 |    2.189 | 
     | FE_PHC6911_In1_12_/A                     |   ^   | In1[12]            | BUHDX1    | 0.000 |   0.000 |    2.189 | 
     | FE_PHC6911_In1_12_/Q                     |   ^   | FE_PHN6911_In1_12_ | BUHDX1    | 0.059 |   0.059 |    2.248 | 
     | FE_PHC2119_In1_12_/A                     |   ^   | FE_PHN6911_In1_12_ | BUHDX1    | 0.000 |   0.059 |    2.248 | 
     | FE_PHC2119_In1_12_/Q                     |   ^   | FE_PHN2119_In1_12_ | BUHDX1    | 0.077 |   0.136 |    2.325 | 
     | FE_PHC69_In1_12_/A                       |   ^   | FE_PHN2119_In1_12_ | BUHDX1    | 0.000 |   0.136 |    2.325 | 
     | FE_PHC69_In1_12_/Q                       |   ^   | FE_PHN69_In1_12_   | BUHDX1    | 0.116 |   0.252 |    2.441 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/SD |   ^   | FE_PHN69_In1_12_   | SDFRQHDX1 | 0.000 |   0.252 |    2.441 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.189 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.186 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.112 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.103 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.984 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.958 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.873 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.866 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.787 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.784 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.718 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.474 |   -1.715 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.440
  Arrival Time                  0.253
  Slack Time                   -2.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[14]                                  |   ^   | In1[14]            |           |       |   0.000 |    2.188 | 
     | FE_PHC6915_In1_14_/A                     |   ^   | In1[14]            | BUHDX1    | 0.000 |   0.000 |    2.188 | 
     | FE_PHC6915_In1_14_/Q                     |   ^   | FE_PHN6915_In1_14_ | BUHDX1    | 0.059 |   0.059 |    2.247 | 
     | FE_PHC2123_In1_14_/A                     |   ^   | FE_PHN6915_In1_14_ | BUHDX1    | 0.000 |   0.059 |    2.247 | 
     | FE_PHC2123_In1_14_/Q                     |   ^   | FE_PHN2123_In1_14_ | BUHDX1    | 0.074 |   0.133 |    2.321 | 
     | FE_PHC61_In1_14_/A                       |   ^   | FE_PHN2123_In1_14_ | BUHDX1    | 0.000 |   0.133 |    2.321 | 
     | FE_PHC61_In1_14_/Q                       |   ^   | FE_PHN61_In1_14_   | BUHDX1    | 0.119 |   0.253 |    2.440 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/SD |   ^   | FE_PHN61_In1_14_   | SDFRQHDX1 | 0.000 |   0.253 |    2.440 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.188 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.185 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.111 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.102 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.982 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.957 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.871 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.864 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.785 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.782 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.715 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.475 |   -1.713 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.257
  Slack Time                   -2.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[9]                                  |   ^   | In1[9]            |           |       |   0.000 |    2.186 | 
     | FE_PHC6913_In1_9_/A                     |   ^   | In1[9]            | BUHDX1    | 0.000 |   0.000 |    2.186 | 
     | FE_PHC6913_In1_9_/Q                     |   ^   | FE_PHN6913_In1_9_ | BUHDX1    | 0.060 |   0.060 |    2.246 | 
     | FE_PHC2113_In1_9_/A                     |   ^   | FE_PHN6913_In1_9_ | BUHDX1    | 0.000 |   0.060 |    2.246 | 
     | FE_PHC2113_In1_9_/Q                     |   ^   | FE_PHN2113_In1_9_ | BUHDX1    | 0.094 |   0.154 |    2.339 | 
     | FE_PHC66_In1_9_/A                       |   ^   | FE_PHN2113_In1_9_ | BUHDX1    | 0.000 |   0.154 |    2.339 | 
     | FE_PHC66_In1_9_/Q                       |   ^   | FE_PHN66_In1_9_   | BUHDX1    | 0.103 |   0.257 |    2.442 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/SD |   ^   | FE_PHN66_In1_9_   | SDFRQHDX1 | 0.000 |   0.257 |    2.442 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.186 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.183 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.109 | 
     | clk__L2_I6/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.100 | 
     | clk__L2_I6/Q                           |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.980 | 
     | clk__L3_I8/A                           |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.955 | 
     | clk__L3_I8/Q                           |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.869 | 
     | clk__L4_I24/A                          |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.862 | 
     | clk__L4_I24/Q                          |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.784 | 
     | clk__L5_I79/A                          |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.780 | 
     | clk__L5_I79/Q                          |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.715 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.474 |   -1.711 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.439
  Arrival Time                  0.258
  Slack Time                   -2.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[16]                                  |   ^   | In1[16]            |           |       |   0.000 |    2.181 | 
     | FE_PHC6916_In1_16_/A                     |   ^   | In1[16]            | BUHDX1    | 0.000 |   0.000 |    2.181 | 
     | FE_PHC6916_In1_16_/Q                     |   ^   | FE_PHN6916_In1_16_ | BUHDX1    | 0.059 |   0.059 |    2.240 | 
     | FE_PHC2124_In1_16_/A                     |   ^   | FE_PHN6916_In1_16_ | BUHDX1    | 0.000 |   0.059 |    2.240 | 
     | FE_PHC2124_In1_16_/Q                     |   ^   | FE_PHN2124_In1_16_ | BUHDX1    | 0.076 |   0.136 |    2.317 | 
     | FE_PHC63_In1_16_/A                       |   ^   | FE_PHN2124_In1_16_ | BUHDX1    | 0.000 |   0.136 |    2.317 | 
     | FE_PHC63_In1_16_/Q                       |   ^   | FE_PHN63_In1_16_   | BUHDX1    | 0.122 |   0.258 |    2.439 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/SD |   ^   | FE_PHN63_In1_16_   | SDFRQHDX1 | 0.000 |   0.258 |    2.439 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.181 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.178 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.104 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.095 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.976 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.950 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.865 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.858 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.779 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.775 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.708 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.001 |   0.474 |   -1.707 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.297
  Slack Time                   -2.151
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[5]                                  |   ^   | In1[5]            |           |       |   0.000 |    2.152 | 
     | FE_PHC6914_In1_5_/A                     |   ^   | In1[5]            | BUHDX1    | 0.000 |   0.000 |    2.152 | 
     | FE_PHC6914_In1_5_/Q                     |   ^   | FE_PHN6914_In1_5_ | BUHDX1    | 0.090 |   0.091 |    2.242 | 
     | FE_PHC2109_In1_5_/A                     |   ^   | FE_PHN6914_In1_5_ | BUHDX1    | 0.000 |   0.091 |    2.242 | 
     | FE_PHC2109_In1_5_/Q                     |   ^   | FE_PHN2109_In1_5_ | BUHDX1    | 0.104 |   0.194 |    2.346 | 
     | FE_PHC56_In1_5_/A                       |   ^   | FE_PHN2109_In1_5_ | BUHDX1    | 0.000 |   0.194 |    2.346 | 
     | FE_PHC56_In1_5_/Q                       |   ^   | FE_PHN56_In1_5_   | BUHDX1    | 0.103 |   0.297 |    2.449 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/SD |   ^   | FE_PHN56_In1_5_   | SDFRQHDX1 | 0.000 |   0.297 |    2.449 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.151 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.149 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.074 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.066 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.945 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.916 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.828 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.824 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.745 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.741 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.675 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.004 |   0.480 |   -1.671 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[17]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.438
  Arrival Time                  0.666
  Slack Time                   -1.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[17]                                  |   ^   | In1[17]            |           |       |   0.000 |    1.772 | 
     | FE_PHC6919_In1_17_/A                     |   ^   | In1[17]            | BUHDX1    | 0.001 |   0.001 |    1.773 | 
     | FE_PHC6919_In1_17_/Q                     |   ^   | FE_PHN6919_In1_17_ | BUHDX1    | 0.059 |   0.060 |    1.832 | 
     | FE_PHC5587_In1_17_/A                     |   ^   | FE_PHN6919_In1_17_ | BUHDX1    | 0.000 |   0.060 |    1.832 | 
     | FE_PHC5587_In1_17_/Q                     |   ^   | FE_PHN5587_In1_17_ | BUHDX1    | 0.107 |   0.168 |    1.940 | 
     | FE_PHC4131_In1_17_/A                     |   ^   | FE_PHN5587_In1_17_ | BUHDX1    | 0.000 |   0.168 |    1.940 | 
     | FE_PHC4131_In1_17_/Q                     |   ^   | FE_PHN4131_In1_17_ | BUHDX1    | 0.120 |   0.288 |    2.060 | 
     | FE_PHC3505_In1_17_/A                     |   ^   | FE_PHN4131_In1_17_ | BUHDX1    | 0.000 |   0.288 |    2.060 | 
     | FE_PHC3505_In1_17_/Q                     |   ^   | FE_PHN3505_In1_17_ | BUHDX1    | 0.121 |   0.410 |    2.181 | 
     | FE_PHC2125_In1_17_/A                     |   ^   | FE_PHN3505_In1_17_ | BUHDX1    | 0.000 |   0.410 |    2.181 | 
     | FE_PHC2125_In1_17_/Q                     |   ^   | FE_PHN2125_In1_17_ | BUHDX1    | 0.118 |   0.528 |    2.300 | 
     | FE_PHC64_In1_17_/A                       |   ^   | FE_PHN2125_In1_17_ | BUHDX1    | 0.000 |   0.528 |    2.300 | 
     | FE_PHC64_In1_17_/Q                       |   ^   | FE_PHN64_In1_17_   | BUHDX1    | 0.137 |   0.665 |    2.437 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/SD |   ^   | FE_PHN64_In1_17_   | SDFRQHDX1 | 0.001 |   0.666 |    2.438 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.772 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.769 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.695 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.686 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.566 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.541 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.456 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.449 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.370 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.366 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.299 | 
     | First_Block_H2_z_2/Delay_out1_reg[17]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.474 |   -1.298 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[18]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[18]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[18]                                  (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.422
  Arrival Time                  0.678
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[18]                                  |   ^   | In1[18]            |           |       |   0.000 |    1.744 | 
     | FE_PHC5588_In1_18_/A                     |   ^   | In1[18]            | BUHDX0    | 0.004 |   0.004 |    1.748 | 
     | FE_PHC5588_In1_18_/Q                     |   ^   | FE_PHN5588_In1_18_ | BUHDX0    | 0.132 |   0.135 |    1.880 | 
     | FE_PHC4132_In1_18_/A                     |   ^   | FE_PHN5588_In1_18_ | BUHDX1    | 0.000 |   0.135 |    1.880 | 
     | FE_PHC4132_In1_18_/Q                     |   ^   | FE_PHN4132_In1_18_ | BUHDX1    | 0.144 |   0.279 |    2.023 | 
     | FE_PHC3506_In1_18_/A                     |   ^   | FE_PHN4132_In1_18_ | BUHDX1    | 0.000 |   0.279 |    2.023 | 
     | FE_PHC3506_In1_18_/Q                     |   ^   | FE_PHN3506_In1_18_ | BUHDX1    | 0.117 |   0.396 |    2.141 | 
     | FE_PHC2126_In1_18_/A                     |   ^   | FE_PHN3506_In1_18_ | BUHDX1    | 0.000 |   0.396 |    2.141 | 
     | FE_PHC2126_In1_18_/Q                     |   ^   | FE_PHN2126_In1_18_ | BUHDX1    | 0.108 |   0.505 |    2.249 | 
     | FE_PHC65_In1_18_/A                       |   ^   | FE_PHN2126_In1_18_ | BUHDX0    | 0.000 |   0.505 |    2.249 | 
     | FE_PHC65_In1_18_/Q                       |   ^   | FE_PHN65_In1_18_   | BUHDX0    | 0.172 |   0.677 |    2.421 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/SD |   ^   | FE_PHN65_In1_18_   | SDFRQHDX1 | 0.001 |   0.678 |    2.422 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.744 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.742 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.667 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.658 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.539 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.513 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.428 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.421 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.342 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.339 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.272 | 
     | First_Block_H2_z_2/Delay_out1_reg[18]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.474 |   -1.270 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.782
  Slack Time                   -1.665
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    |  Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |        |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+--------+---------+----------| 
     | In1[7]                                            |   ^   | In1[7]                                          |           |        |   0.000 |    1.665 | 
     | FE_PHC6904_In1_7_/A                               |   ^   | In1[7]                                          | BUHDX1    | -0.000 |  -0.000 |    1.665 | 
     | FE_PHC6904_In1_7_/Q                               |   ^   | FE_PHN6904_In1_7_                               | BUHDX1    |  0.057 |   0.057 |    1.722 | 
     | FE_PHC2112_In1_7_/A                               |   ^   | FE_PHN6904_In1_7_                               | BUHDX1    |  0.000 |   0.057 |    1.722 | 
     | FE_PHC2112_In1_7_/Q                               |   ^   | FE_PHN2112_In1_7_                               | BUHDX1    |  0.079 |   0.136 |    1.802 | 
     | FE_PHC57_In1_7_/A                                 |   ^   | FE_PHN2112_In1_7_                               | BUHDX1    |  0.000 |   0.136 |    1.802 | 
     | FE_PHC57_In1_7_/Q                                 |   ^   | FE_PHN57_In1_7_                                 | BUHDX1    |  0.100 |   0.236 |    1.902 | 
     | First_Block_H2_z_2/add_175_38/g467/B              |   ^   | FE_PHN57_In1_7_                                 | FAHDX0    |  0.000 |   0.236 |    1.902 | 
     | First_Block_H2_z_2/add_175_38/g467/S              |   ^   | First_Block_H2_z_2/Add_add_temp[7]              | FAHDX0    |  0.145 |   0.381 |    2.046 | 
     | First_Block_H2_z_2/g5289/B                        |   ^   | First_Block_H2_z_2/Add_add_temp[7]              | AO21HDX1  |  0.000 |   0.381 |    2.046 | 
     | First_Block_H2_z_2/g5289/Q                        |   ^   | First_Block_H2_z_2/Add_out1[8]_13385            | AO21HDX1  |  0.125 |   0.506 |    2.171 | 
     | First_Block_H2_z_2/FE_PHC6918_Add_out1_8__13385/A |   ^   | First_Block_H2_z_2/Add_out1[8]_13385            | BUHDX1    |  0.000 |   0.506 |    2.171 | 
     | First_Block_H2_z_2/FE_PHC6918_Add_out1_8__13385/Q |   ^   | First_Block_H2_z_2/FE_PHN6918_Add_out1_8__13385 | BUHDX1    |  0.084 |   0.590 |    2.256 | 
     | First_Block_H2_z_2/FE_PHC2127_Add_out1_8__13385/A |   ^   | First_Block_H2_z_2/FE_PHN6918_Add_out1_8__13385 | BUHDX1    |  0.000 |   0.590 |    2.256 | 
     | First_Block_H2_z_2/FE_PHC2127_Add_out1_8__13385/Q |   ^   | First_Block_H2_z_2/FE_PHN2127_Add_out1_8__13385 | BUHDX1    |  0.090 |   0.680 |    2.345 | 
     | First_Block_H2_z_2/FE_PHC74_Add_out1_8__13385/A   |   ^   | First_Block_H2_z_2/FE_PHN2127_Add_out1_8__13385 | BUHDX1    |  0.000 |   0.680 |    2.345 | 
     | First_Block_H2_z_2/FE_PHC74_Add_out1_8__13385/Q   |   ^   | First_Block_H2_z_2/FE_PHN74_Add_out1_8__13385   | BUHDX1    |  0.102 |   0.782 |    2.447 | 
     | First_Block_H2_z_2/Delay1_out1_reg[8]/SD          |   ^   | First_Block_H2_z_2/FE_PHN74_Add_out1_8__13385   | SDFRQHDX1 |  0.000 |   0.782 |    2.447 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.665 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.663 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.588 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.580 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.459 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.430 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.342 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.338 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.259 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.255 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.189 | 
     | First_Block_H2_z_2/Delay1_out1_reg[8]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.479 |   -1.187 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.805
  Slack Time                   -1.642
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | In1[6]                                            |   ^   | In1[6]                                          |           |       |   0.000 |    1.642 | 
     | FE_PHC6907_In1_6_/A                               |   ^   | In1[6]                                          | BUHDX1    | 0.000 |   0.000 |    1.642 | 
     | FE_PHC6907_In1_6_/Q                               |   ^   | FE_PHN6907_In1_6_                               | BUHDX1    | 0.060 |   0.061 |    1.702 | 
     | FE_PHC2108_In1_6_/A                               |   ^   | FE_PHN6907_In1_6_                               | BUHDX1    | 0.000 |   0.061 |    1.702 | 
     | FE_PHC2108_In1_6_/Q                               |   ^   | FE_PHN2108_In1_6_                               | BUHDX1    | 0.088 |   0.148 |    1.790 | 
     | FE_PHC59_In1_6_/A                                 |   ^   | FE_PHN2108_In1_6_                               | BUHDX1    | 0.000 |   0.148 |    1.790 | 
     | FE_PHC59_In1_6_/Q                                 |   ^   | FE_PHN59_In1_6_                                 | BUHDX1    | 0.099 |   0.248 |    1.890 | 
     | First_Block_H2_z_2/add_175_38/g468/B              |   ^   | FE_PHN59_In1_6_                                 | FAHDX0    | 0.000 |   0.248 |    1.890 | 
     | First_Block_H2_z_2/add_175_38/g468/S              |   ^   | First_Block_H2_z_2/Add_add_temp[6]              | FAHDX0    | 0.160 |   0.407 |    2.049 | 
     | First_Block_H2_z_2/g5290/B                        |   ^   | First_Block_H2_z_2/Add_add_temp[6]              | AO21HDX1  | 0.000 |   0.407 |    2.049 | 
     | First_Block_H2_z_2/g5290/Q                        |   ^   | First_Block_H2_z_2/Add_out1[7]_13384            | AO21HDX1  | 0.135 |   0.542 |    2.184 | 
     | First_Block_H2_z_2/FE_PHC2128_Add_out1_7__13384/A |   ^   | First_Block_H2_z_2/Add_out1[7]_13384            | BUHDX1    | 0.000 |   0.542 |    2.184 | 
     | First_Block_H2_z_2/FE_PHC2128_Add_out1_7__13384/Q |   ^   | First_Block_H2_z_2/FE_PHN2128_Add_out1_7__13384 | BUHDX1    | 0.089 |   0.631 |    2.273 | 
     | First_Block_H2_z_2/FE_PHC6921_Add_out1_7__13384/A |   ^   | First_Block_H2_z_2/FE_PHN2128_Add_out1_7__13384 | BUHDX1    | 0.000 |   0.631 |    2.273 | 
     | First_Block_H2_z_2/FE_PHC6921_Add_out1_7__13384/Q |   ^   | First_Block_H2_z_2/FE_PHN6921_Add_out1_7__13384 | BUHDX1    | 0.078 |   0.709 |    2.351 | 
     | First_Block_H2_z_2/FE_PHC85_Add_out1_7__13384/A   |   ^   | First_Block_H2_z_2/FE_PHN6921_Add_out1_7__13384 | BUHDX1    | 0.000 |   0.709 |    2.351 | 
     | First_Block_H2_z_2/FE_PHC85_Add_out1_7__13384/Q   |   ^   | First_Block_H2_z_2/FE_PHN85_Add_out1_7__13384   | BUHDX1    | 0.096 |   0.805 |    2.447 | 
     | First_Block_H2_z_2/Delay1_out1_reg[7]/SD          |   ^   | First_Block_H2_z_2/FE_PHN85_Add_out1_7__13384   | SDFRQHDX1 | 0.000 |   0.805 |    2.447 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.642 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.639 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.565 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.556 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.436 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.407 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.319 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.315 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.235 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.232 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.165 | 
     | First_Block_H2_z_2/Delay1_out1_reg[7]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.479 |   -1.163 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.801
  Slack Time                   -1.640
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[15]                                            |   ^   | In1[15]                                          |           |       |   0.000 |    1.640 | 
     | FE_PHC6905_In1_15_/A                               |   ^   | In1[15]                                          | BUHDX1    | 0.000 |   0.000 |    1.640 | 
     | FE_PHC6905_In1_15_/Q                               |   ^   | FE_PHN6905_In1_15_                               | BUHDX1    | 0.058 |   0.058 |    1.699 | 
     | FE_PHC2120_In1_15_/A                               |   ^   | FE_PHN6905_In1_15_                               | BUHDX1    | 0.000 |   0.058 |    1.699 | 
     | FE_PHC2120_In1_15_/Q                               |   ^   | FE_PHN2120_In1_15_                               | BUHDX1    | 0.069 |   0.127 |    1.767 | 
     | FE_PHC62_In1_15_/A                                 |   ^   | FE_PHN2120_In1_15_                               | BUHDX1    | 0.000 |   0.127 |    1.767 | 
     | FE_PHC62_In1_15_/Q                                 |   ^   | FE_PHN62_In1_15_                                 | BUHDX1    | 0.112 |   0.239 |    1.879 | 
     | First_Block_H2_z_2/add_175_38/g459/B               |   ^   | FE_PHN62_In1_15_                                 | FAHDX0    | 0.000 |   0.239 |    1.879 | 
     | First_Block_H2_z_2/add_175_38/g459/S               |   ^   | First_Block_H2_z_2/Add_add_temp[15]              | FAHDX0    | 0.164 |   0.403 |    2.043 | 
     | First_Block_H2_z_2/g5286/B                         |   ^   | First_Block_H2_z_2/Add_add_temp[15]              | AO21HDX1  | 0.000 |   0.403 |    2.043 | 
     | First_Block_H2_z_2/g5286/Q                         |   ^   | First_Block_H2_z_2/Add_out1[16]_13376            | AO21HDX1  | 0.134 |   0.536 |    2.177 | 
     | First_Block_H2_z_2/FE_PHC2129_Add_out1_16__13376/A |   ^   | First_Block_H2_z_2/Add_out1[16]_13376            | BUHDX1    | 0.000 |   0.536 |    2.177 | 
     | First_Block_H2_z_2/FE_PHC2129_Add_out1_16__13376/Q |   ^   | First_Block_H2_z_2/FE_PHN2129_Add_out1_16__13376 | BUHDX1    | 0.085 |   0.621 |    2.262 | 
     | First_Block_H2_z_2/FE_PHC6917_Add_out1_16__13376/A |   ^   | First_Block_H2_z_2/FE_PHN2129_Add_out1_16__13376 | BUHDX1    | 0.000 |   0.621 |    2.262 | 
     | First_Block_H2_z_2/FE_PHC6917_Add_out1_16__13376/Q |   ^   | First_Block_H2_z_2/FE_PHN6917_Add_out1_16__13376 | BUHDX1    | 0.072 |   0.693 |    2.334 | 
     | First_Block_H2_z_2/FE_PHC89_Add_out1_16__13376/A   |   ^   | First_Block_H2_z_2/FE_PHN6917_Add_out1_16__13376 | BUHDX1    | 0.000 |   0.693 |    2.334 | 
     | First_Block_H2_z_2/FE_PHC89_Add_out1_16__13376/Q   |   ^   | First_Block_H2_z_2/FE_PHN89_Add_out1_16__13376   | BUHDX1    | 0.108 |   0.801 |    2.441 | 
     | First_Block_H2_z_2/Delay1_out1_reg[16]/SD          |   ^   | First_Block_H2_z_2/FE_PHN89_Add_out1_16__13376   | SDFRQHDX1 | 0.000 |   0.801 |    2.441 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.640 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.638 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.563 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.555 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.435 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.410 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.324 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.317 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.238 | 
     | clk__L5_I80/A                            |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.235 | 
     | clk__L5_I80/Q                            |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.168 | 
     | First_Block_H2_z_2/Delay1_out1_reg[16]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.475 |   -1.166 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.826
  Slack Time                   -1.616
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[13]                                            |   ^   | In1[13]                                          |           |       |   0.000 |    1.616 | 
     | FE_PHC6908_In1_13_/A                               |   ^   | In1[13]                                          | BUHDX1    | 0.000 |   0.000 |    1.616 | 
     | FE_PHC6908_In1_13_/Q                               |   ^   | FE_PHN6908_In1_13_                               | BUHDX1    | 0.062 |   0.062 |    1.678 | 
     | FE_PHC2122_In1_13_/A                               |   ^   | FE_PHN6908_In1_13_                               | BUHDX1    | 0.000 |   0.062 |    1.678 | 
     | FE_PHC2122_In1_13_/Q                               |   ^   | FE_PHN2122_In1_13_                               | BUHDX1    | 0.072 |   0.134 |    1.750 | 
     | FE_PHC60_In1_13_/A                                 |   ^   | FE_PHN2122_In1_13_                               | BUHDX1    | 0.000 |   0.134 |    1.750 | 
     | FE_PHC60_In1_13_/Q                                 |   ^   | FE_PHN60_In1_13_                                 | BUHDX1    | 0.114 |   0.248 |    1.864 | 
     | First_Block_H2_z_2/add_175_38/g461/B               |   ^   | FE_PHN60_In1_13_                                 | FAHDX0    | 0.000 |   0.248 |    1.864 | 
     | First_Block_H2_z_2/add_175_38/g461/S               |   ^   | First_Block_H2_z_2/Add_add_temp[13]              | FAHDX0    | 0.155 |   0.403 |    2.019 | 
     | First_Block_H2_z_2/g5287/B                         |   ^   | First_Block_H2_z_2/Add_add_temp[13]              | AO21HDX1  | 0.000 |   0.403 |    2.019 | 
     | First_Block_H2_z_2/g5287/Q                         |   ^   | First_Block_H2_z_2/Add_out1[14]_13374            | AO21HDX1  | 0.144 |   0.547 |    2.162 | 
     | First_Block_H2_z_2/FE_PHC2130_Add_out1_14__13374/A |   ^   | First_Block_H2_z_2/Add_out1[14]_13374            | BUHDX1    | 0.000 |   0.547 |    2.162 | 
     | First_Block_H2_z_2/FE_PHC2130_Add_out1_14__13374/Q |   ^   | First_Block_H2_z_2/FE_PHN2130_Add_out1_14__13374 | BUHDX1    | 0.105 |   0.652 |    2.267 | 
     | First_Block_H2_z_2/FE_PHC76_Add_out1_14__13374/A   |   ^   | First_Block_H2_z_2/FE_PHN2130_Add_out1_14__13374 | BUHDX1    | 0.000 |   0.652 |    2.267 | 
     | First_Block_H2_z_2/FE_PHC76_Add_out1_14__13374/Q   |   ^   | First_Block_H2_z_2/FE_PHN76_Add_out1_14__13374   | BUHDX1    | 0.077 |   0.729 |    2.344 | 
     | First_Block_H2_z_2/FE_PHC6920_Add_out1_14__13374/A |   ^   | First_Block_H2_z_2/FE_PHN76_Add_out1_14__13374   | BUHDX1    | 0.000 |   0.729 |    2.344 | 
     | First_Block_H2_z_2/FE_PHC6920_Add_out1_14__13374/Q |   ^   | First_Block_H2_z_2/FE_PHN6920_Add_out1_14__13374 | BUHDX1    | 0.097 |   0.826 |    2.441 | 
     | First_Block_H2_z_2/Delay1_out1_reg[14]/SD          |   ^   | First_Block_H2_z_2/FE_PHN6920_Add_out1_14__13374 | SDFRQHDX1 | 0.000 |   0.826 |    2.441 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.616 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.613 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.539 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.530 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.410 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.385 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.299 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.292 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.213 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.210 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.145 | 
     | First_Block_H2_z_2/Delay1_out1_reg[14]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.474 |   -1.142 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[2]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[1]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.448
  Arrival Time                  0.834
  Slack Time                   -1.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | In1[1]                                            |   ^   | In1[1]                                          |           |       |   0.000 |    1.613 | 
     | FE_PHC6910_In1_1_/A                               |   ^   | In1[1]                                          | BUHDX1    | 0.000 |   0.000 |    1.613 | 
     | FE_PHC6910_In1_1_/Q                               |   ^   | FE_PHN6910_In1_1_                               | BUHDX1    | 0.059 |   0.059 |    1.672 | 
     | FE_PHC2121_In1_1_/A                               |   ^   | FE_PHN6910_In1_1_                               | BUHDX1    | 0.000 |   0.059 |    1.672 | 
     | FE_PHC2121_In1_1_/Q                               |   ^   | FE_PHN2121_In1_1_                               | BUHDX1    | 0.075 |   0.134 |    1.748 | 
     | FE_PHC52_In1_1_/A                                 |   ^   | FE_PHN2121_In1_1_                               | BUHDX1    | 0.000 |   0.134 |    1.748 | 
     | FE_PHC52_In1_1_/Q                                 |   ^   | FE_PHN52_In1_1_                                 | BUHDX1    | 0.121 |   0.256 |    1.869 | 
     | First_Block_H2_z_2/add_175_38/g473/B              |   ^   | FE_PHN52_In1_1_                                 | FAHDX0    | 0.000 |   0.256 |    1.869 | 
     | First_Block_H2_z_2/add_175_38/g473/S              |   ^   | First_Block_H2_z_2/Add_add_temp[1]              | FAHDX0    | 0.194 |   0.450 |    2.063 | 
     | First_Block_H2_z_2/g5299/B                        |   ^   | First_Block_H2_z_2/Add_add_temp[1]              | AO21HDX1  | 0.000 |   0.450 |    2.063 | 
     | First_Block_H2_z_2/g5299/Q                        |   ^   | First_Block_H2_z_2/Add_out1[2]_13379            | AO21HDX1  | 0.161 |   0.611 |    2.224 | 
     | First_Block_H2_z_2/FE_PHC2145_Add_out1_2__13379/A |   ^   | First_Block_H2_z_2/Add_out1[2]_13379            | BUHDX1    | 0.000 |   0.611 |    2.224 | 
     | First_Block_H2_z_2/FE_PHC2145_Add_out1_2__13379/Q |   ^   | First_Block_H2_z_2/FE_PHN2145_Add_out1_2__13379 | BUHDX1    | 0.107 |   0.718 |    2.332 | 
     | First_Block_H2_z_2/FE_PHC96_Add_out1_2__13379/A   |   ^   | First_Block_H2_z_2/FE_PHN2145_Add_out1_2__13379 | BUHDX1    | 0.000 |   0.718 |    2.332 | 
     | First_Block_H2_z_2/FE_PHC96_Add_out1_2__13379/Q   |   ^   | First_Block_H2_z_2/FE_PHN96_Add_out1_2__13379   | BUHDX1    | 0.116 |   0.834 |    2.448 | 
     | First_Block_H2_z_2/Delay1_out1_reg[2]/SD          |   ^   | First_Block_H2_z_2/FE_PHN96_Add_out1_2__13379   | SDFRQHDX1 | 0.000 |   0.834 |    2.448 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.613 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.610 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.536 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.527 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.407 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.378 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.290 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.286 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.207 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.203 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.136 | 
     | First_Block_H2_z_2/Delay1_out1_reg[2]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.004 |   0.480 |   -1.133 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.448
  Arrival Time                  0.848
  Slack Time                   -1.600
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    |  Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |        |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+--------+---------+----------| 
     | In1[3]                                            |   ^   | In1[3]                                          |           |        |   0.000 |    1.600 | 
     | FE_PHC6903_In1_3_/A                               |   ^   | In1[3]                                          | BUHDX1    |  0.000 |   0.000 |    1.600 | 
     | FE_PHC6903_In1_3_/Q                               |   ^   | FE_PHN6903_In1_3_                               | BUHDX1    |  0.063 |   0.063 |    1.663 | 
     | FE_PHC2116_In1_3_/A                               |   ^   | FE_PHN6903_In1_3_                               | BUHDX1    |  0.000 |   0.063 |    1.663 | 
     | FE_PHC2116_In1_3_/Q                               |   ^   | FE_PHN2116_In1_3_                               | BUHDX1    |  0.076 |   0.139 |    1.739 | 
     | FE_PHC54_In1_3_/A                                 |   ^   | FE_PHN2116_In1_3_                               | BUHDX1    |  0.000 |   0.139 |    1.739 | 
     | FE_PHC54_In1_3_/Q                                 |   ^   | FE_PHN54_In1_3_                                 | BUHDX1    |  0.107 |   0.246 |    1.846 | 
     | First_Block_H2_z_2/add_175_38/g471/B              |   ^   | FE_PHN54_In1_3_                                 | FAHDX0    |  0.000 |   0.246 |    1.846 | 
     | First_Block_H2_z_2/add_175_38/g471/S              |   ^   | First_Block_H2_z_2/Add_add_temp[3]              | FAHDX0    |  0.181 |   0.427 |    2.027 | 
     | First_Block_H2_z_2/g5295/B                        |   ^   | First_Block_H2_z_2/Add_add_temp[3]              | AO21HDX1  |  0.000 |   0.427 |    2.027 | 
     | First_Block_H2_z_2/g5295/Q                        |   ^   | First_Block_H2_z_2/Add_out1[4]_13381            | AO21HDX1  |  0.154 |   0.581 |    2.181 | 
     | First_Block_H2_z_2/FE_PHC2131_Add_out1_4__13381/A |   ^   | First_Block_H2_z_2/Add_out1[4]_13381            | BUHDX1    |  0.000 |   0.581 |    2.181 | 
     | First_Block_H2_z_2/FE_PHC2131_Add_out1_4__13381/Q |   ^   | First_Block_H2_z_2/FE_PHN2131_Add_out1_4__13381 | BUHDX1    |  0.104 |   0.685 |    2.285 | 
     | First_Block_H2_z_2/FE_PHC88_Add_out1_4__13381/A   |   ^   | First_Block_H2_z_2/FE_PHN2131_Add_out1_4__13381 | BUHDX1    | -0.002 |   0.683 |    2.283 | 
     | First_Block_H2_z_2/FE_PHC88_Add_out1_4__13381/Q   |   ^   | First_Block_H2_z_2/FE_PHN88_Add_out1_4__13381   | BUHDX1    |  0.073 |   0.756 |    2.356 | 
     | First_Block_H2_z_2/FE_PHC6931_Add_out1_4__13381/A |   ^   | First_Block_H2_z_2/FE_PHN88_Add_out1_4__13381   | BUHDX1    |  0.000 |   0.756 |    2.356 | 
     | First_Block_H2_z_2/FE_PHC6931_Add_out1_4__13381/Q |   ^   | First_Block_H2_z_2/FE_PHN6931_Add_out1_4__13381 | BUHDX1    |  0.092 |   0.848 |    2.448 | 
     | First_Block_H2_z_2/Delay1_out1_reg[4]/SD          |   ^   | First_Block_H2_z_2/FE_PHN6931_Add_out1_4__13381 | SDFRQHDX1 |  0.000 |   0.848 |    2.448 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.600 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.597 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.523 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.514 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.394 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.365 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.277 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.273 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.193 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.190 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -1.123 | 
     | First_Block_H2_z_2/Delay1_out1_reg[4]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.003 |   0.480 |   -1.120 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[17]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[17]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.475
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  0.860
  Slack Time                   -1.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[16]                                            |   ^   | In1[16]                                          |           |       |   0.000 |    1.583 | 
     | FE_PHC6916_In1_16_/A                               |   ^   | In1[16]                                          | BUHDX1    | 0.000 |   0.000 |    1.583 | 
     | FE_PHC6916_In1_16_/Q                               |   ^   | FE_PHN6916_In1_16_                               | BUHDX1    | 0.059 |   0.059 |    1.642 | 
     | FE_PHC2124_In1_16_/A                               |   ^   | FE_PHN6916_In1_16_                               | BUHDX1    | 0.000 |   0.059 |    1.642 | 
     | FE_PHC2124_In1_16_/Q                               |   ^   | FE_PHN2124_In1_16_                               | BUHDX1    | 0.076 |   0.136 |    1.718 | 
     | FE_PHC63_In1_16_/A                                 |   ^   | FE_PHN2124_In1_16_                               | BUHDX1    | 0.000 |   0.136 |    1.718 | 
     | FE_PHC63_In1_16_/Q                                 |   ^   | FE_PHN63_In1_16_                                 | BUHDX1    | 0.122 |   0.258 |    1.840 | 
     | First_Block_H2_z_2/add_175_38/g458/B               |   ^   | FE_PHN63_In1_16_                                 | FAHDX0    | 0.000 |   0.258 |    1.840 | 
     | First_Block_H2_z_2/add_175_38/g458/S               |   ^   | First_Block_H2_z_2/Add_add_temp[16]              | FAHDX0    | 0.184 |   0.441 |    2.024 | 
     | First_Block_H2_z_2/g5285/B                         |   ^   | First_Block_H2_z_2/Add_add_temp[16]              | AO21HDX1  | 0.000 |   0.441 |    2.024 | 
     | First_Block_H2_z_2/g5285/Q                         |   ^   | First_Block_H2_z_2/Add_out1[17]_13377            | AO21HDX1  | 0.146 |   0.587 |    2.169 | 
     | First_Block_H2_z_2/FE_PHC2146_Add_out1_17__13377/A |   ^   | First_Block_H2_z_2/Add_out1[17]_13377            | BUHDX1    | 0.000 |   0.587 |    2.169 | 
     | First_Block_H2_z_2/FE_PHC2146_Add_out1_17__13377/Q |   ^   | First_Block_H2_z_2/FE_PHN2146_Add_out1_17__13377 | BUHDX1    | 0.096 |   0.683 |    2.265 | 
     | First_Block_H2_z_2/FE_PHC6969_Add_out1_17__13377/A |   ^   | First_Block_H2_z_2/FE_PHN2146_Add_out1_17__13377 | BUHDX1    | 0.000 |   0.683 |    2.265 | 
     | First_Block_H2_z_2/FE_PHC6969_Add_out1_17__13377/Q |   ^   | First_Block_H2_z_2/FE_PHN6969_Add_out1_17__13377 | BUHDX1    | 0.073 |   0.756 |    2.339 | 
     | First_Block_H2_z_2/FE_PHC90_Add_out1_17__13377/A   |   ^   | First_Block_H2_z_2/FE_PHN6969_Add_out1_17__13377 | BUHDX1    | 0.000 |   0.756 |    2.339 | 
     | First_Block_H2_z_2/FE_PHC90_Add_out1_17__13377/Q   |   ^   | First_Block_H2_z_2/FE_PHN90_Add_out1_17__13377   | BUHDX1    | 0.104 |   0.860 |    2.442 | 
     | First_Block_H2_z_2/Delay1_out1_reg[17]/SD          |   ^   | First_Block_H2_z_2/FE_PHN90_Add_out1_17__13377   | SDFRQHDX1 | 0.000 |   0.860 |    2.442 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.583 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.580 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.506 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.497 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.377 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.352 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.266 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.259 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.181 | 
     | clk__L5_I80/A                            |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.406 |   -1.177 | 
     | clk__L5_I80/Q                            |   ^   | clk__L5_N80 | INHDX12   | 0.067 |   0.472 |   -1.110 | 
     | First_Block_H2_z_2/Delay1_out1_reg[17]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.475 |   -1.108 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.443
  Arrival Time                  0.920
  Slack Time                   -1.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | In1[8]                                            |   ^   | In1[8]                                          |           |       |   0.000 |    1.522 | 
     | FE_PHC6902_In1_8_/A                               |   ^   | In1[8]                                          | BUHDX1    | 0.000 |   0.000 |    1.522 | 
     | FE_PHC6902_In1_8_/Q                               |   ^   | FE_PHN6902_In1_8_                               | BUHDX1    | 0.062 |   0.062 |    1.585 | 
     | FE_PHC2110_In1_8_/A                               |   ^   | FE_PHN6902_In1_8_                               | BUHDX1    | 0.000 |   0.062 |    1.585 | 
     | FE_PHC2110_In1_8_/Q                               |   ^   | FE_PHN2110_In1_8_                               | BUHDX1    | 0.086 |   0.149 |    1.671 | 
     | FE_PHC58_In1_8_/A                                 |   ^   | FE_PHN2110_In1_8_                               | BUHDX1    | 0.000 |   0.149 |    1.671 | 
     | FE_PHC58_In1_8_/Q                                 |   ^   | FE_PHN58_In1_8_                                 | BUHDX1    | 0.097 |   0.246 |    1.768 | 
     | First_Block_H2_z_2/add_175_38/g466/B              |   ^   | FE_PHN58_In1_8_                                 | FAHDX0    | 0.000 |   0.246 |    1.768 | 
     | First_Block_H2_z_2/add_175_38/g466/S              |   ^   | First_Block_H2_z_2/Add_add_temp[8]              | FAHDX0    | 0.138 |   0.383 |    1.906 | 
     | First_Block_H2_z_2/FE_PHC72_Add_add_temp_8_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[8]              | BUHDX1    | 0.000 |   0.383 |    1.906 | 
     | First_Block_H2_z_2/FE_PHC72_Add_add_temp_8_/Q     |   ^   | First_Block_H2_z_2/FE_PHN72_Add_add_temp_8_     | BUHDX1    | 0.089 |   0.472 |    1.995 | 
     | First_Block_H2_z_2/FE_PHC2136_Add_add_temp_8_/A   |   ^   | First_Block_H2_z_2/FE_PHN72_Add_add_temp_8_     | BUHDX1    | 0.000 |   0.472 |    1.995 | 
     | First_Block_H2_z_2/FE_PHC2136_Add_add_temp_8_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2136_Add_add_temp_8_   | BUHDX1    | 0.091 |   0.564 |    2.086 | 
     | First_Block_H2_z_2/g5288/B                        |   ^   | First_Block_H2_z_2/FE_PHN2136_Add_add_temp_8_   | AO21HDX1  | 0.000 |   0.564 |    2.086 | 
     | First_Block_H2_z_2/g5288/Q                        |   ^   | First_Block_H2_z_2/Add_out1[9]_13386            | AO21HDX1  | 0.144 |   0.707 |    2.229 | 
     | First_Block_H2_z_2/FE_PHC2137_Add_out1_9__13386/A |   ^   | First_Block_H2_z_2/Add_out1[9]_13386            | BUHDX1    | 0.000 |   0.707 |    2.229 | 
     | First_Block_H2_z_2/FE_PHC2137_Add_out1_9__13386/Q |   ^   | First_Block_H2_z_2/FE_PHN2137_Add_out1_9__13386 | BUHDX1    | 0.109 |   0.816 |    2.338 | 
     | First_Block_H2_z_2/FE_PHC73_Add_out1_9__13386/A   |   ^   | First_Block_H2_z_2/FE_PHN2137_Add_out1_9__13386 | BUHDX1    | 0.000 |   0.816 |    2.338 | 
     | First_Block_H2_z_2/FE_PHC73_Add_out1_9__13386/Q   |   ^   | First_Block_H2_z_2/FE_PHN73_Add_out1_9__13386   | BUHDX1    | 0.104 |   0.920 |    2.443 | 
     | First_Block_H2_z_2/Delay1_out1_reg[9]/SD          |   ^   | First_Block_H2_z_2/FE_PHN73_Add_out1_9__13386   | SDFRQHDX1 | 0.000 |   0.920 |    2.443 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.522 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.520 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.445 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.436 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.317 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.291 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.206 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.199 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.120 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.117 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.052 | 
     | First_Block_H2_z_2/Delay1_out1_reg[9]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.474 |   -1.048 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.473
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.957
  Slack Time                   -1.484
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[12]                                            |   ^   | In1[12]                                          |           |       |   0.000 |    1.484 | 
     | FE_PHC6911_In1_12_/A                               |   ^   | In1[12]                                          | BUHDX1    | 0.000 |   0.000 |    1.484 | 
     | FE_PHC6911_In1_12_/Q                               |   ^   | FE_PHN6911_In1_12_                               | BUHDX1    | 0.059 |   0.059 |    1.543 | 
     | FE_PHC2119_In1_12_/A                               |   ^   | FE_PHN6911_In1_12_                               | BUHDX1    | 0.000 |   0.059 |    1.543 | 
     | FE_PHC2119_In1_12_/Q                               |   ^   | FE_PHN2119_In1_12_                               | BUHDX1    | 0.077 |   0.136 |    1.620 | 
     | FE_PHC69_In1_12_/A                                 |   ^   | FE_PHN2119_In1_12_                               | BUHDX1    | 0.000 |   0.136 |    1.620 | 
     | FE_PHC69_In1_12_/Q                                 |   ^   | FE_PHN69_In1_12_                                 | BUHDX1    | 0.116 |   0.252 |    1.736 | 
     | First_Block_H2_z_2/add_175_38/g462/B               |   ^   | FE_PHN69_In1_12_                                 | FAHDX0    | 0.000 |   0.252 |    1.736 | 
     | First_Block_H2_z_2/add_175_38/g462/S               |   ^   | First_Block_H2_z_2/Add_add_temp[12]              | FAHDX0    | 0.143 |   0.394 |    1.878 | 
     | First_Block_H2_z_2/FE_PHC83_Add_add_temp_12_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[12]              | BUHDX1    | 0.000 |   0.394 |    1.878 | 
     | First_Block_H2_z_2/FE_PHC83_Add_add_temp_12_/Q     |   ^   | First_Block_H2_z_2/FE_PHN83_Add_add_temp_12_     | BUHDX1    | 0.098 |   0.492 |    1.976 | 
     | First_Block_H2_z_2/FE_PHC2132_Add_add_temp_12_/A   |   ^   | First_Block_H2_z_2/FE_PHN83_Add_add_temp_12_     | BUHDX1    | 0.000 |   0.492 |    1.976 | 
     | First_Block_H2_z_2/FE_PHC2132_Add_add_temp_12_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2132_Add_add_temp_12_   | BUHDX1    | 0.104 |   0.596 |    2.080 | 
     | First_Block_H2_z_2/g5291/B                         |   ^   | First_Block_H2_z_2/FE_PHN2132_Add_add_temp_12_   | AO21HDX1  | 0.000 |   0.596 |    2.080 | 
     | First_Block_H2_z_2/g5291/Q                         |   ^   | First_Block_H2_z_2/Add_out1[13]_13373            | AO21HDX1  | 0.143 |   0.739 |    2.223 | 
     | First_Block_H2_z_2/FE_PHC2133_Add_out1_13__13373/A |   ^   | First_Block_H2_z_2/Add_out1[13]_13373            | BUHDX1    | 0.000 |   0.739 |    2.223 | 
     | First_Block_H2_z_2/FE_PHC2133_Add_out1_13__13373/Q |   ^   | First_Block_H2_z_2/FE_PHN2133_Add_out1_13__13373 | BUHDX1    | 0.110 |   0.849 |    2.333 | 
     | First_Block_H2_z_2/FE_PHC84_Add_out1_13__13373/A   |   ^   | First_Block_H2_z_2/FE_PHN2133_Add_out1_13__13373 | BUHDX1    | 0.000 |   0.849 |    2.333 | 
     | First_Block_H2_z_2/FE_PHC84_Add_out1_13__13373/Q   |   ^   | First_Block_H2_z_2/FE_PHN84_Add_out1_13__13373   | BUHDX1    | 0.108 |   0.957 |    2.441 | 
     | First_Block_H2_z_2/Delay1_out1_reg[13]/SD          |   ^   | First_Block_H2_z_2/FE_PHN84_Add_out1_13__13373   | SDFRQHDX1 | 0.000 |   0.957 |    2.441 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.484 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.481 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.407 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.398 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.279 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.253 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.168 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.161 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.082 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.079 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -1.013 | 
     | First_Block_H2_z_2/Delay1_out1_reg[13]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.473 |   -1.011 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  0.999
  Slack Time                   -1.442
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[11]                                            |   ^   | In1[11]                                          |           |       |   0.000 |    1.442 | 
     | FE_PHC6912_In1_11_/A                               |   ^   | In1[11]                                          | BUHDX1    | 0.000 |   0.000 |    1.442 | 
     | FE_PHC6912_In1_11_/Q                               |   ^   | FE_PHN6912_In1_11_                               | BUHDX1    | 0.060 |   0.060 |    1.502 | 
     | FE_PHC2118_In1_11_/A                               |   ^   | FE_PHN6912_In1_11_                               | BUHDX1    | 0.000 |   0.060 |    1.502 | 
     | FE_PHC2118_In1_11_/Q                               |   ^   | FE_PHN2118_In1_11_                               | BUHDX1    | 0.082 |   0.142 |    1.584 | 
     | FE_PHC68_In1_11_/A                                 |   ^   | FE_PHN2118_In1_11_                               | BUHDX1    | 0.000 |   0.142 |    1.584 | 
     | FE_PHC68_In1_11_/Q                                 |   ^   | FE_PHN68_In1_11_                                 | BUHDX1    | 0.109 |   0.251 |    1.693 | 
     | First_Block_H2_z_2/add_175_38/g463/B               |   ^   | FE_PHN68_In1_11_                                 | FAHDX0    | 0.000 |   0.251 |    1.693 | 
     | First_Block_H2_z_2/add_175_38/g463/S               |   ^   | First_Block_H2_z_2/Add_add_temp[11]              | FAHDX0    | 0.148 |   0.399 |    1.841 | 
     | First_Block_H2_z_2/FE_PHC79_Add_add_temp_11_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[11]              | BUHDX1    | 0.000 |   0.399 |    1.841 | 
     | First_Block_H2_z_2/FE_PHC79_Add_add_temp_11_/Q     |   ^   | First_Block_H2_z_2/FE_PHN79_Add_add_temp_11_     | BUHDX1    | 0.113 |   0.512 |    1.953 | 
     | First_Block_H2_z_2/FE_PHC2147_Add_add_temp_11_/A   |   ^   | First_Block_H2_z_2/FE_PHN79_Add_add_temp_11_     | BUHDX1    | 0.000 |   0.512 |    1.953 | 
     | First_Block_H2_z_2/FE_PHC2147_Add_add_temp_11_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2147_Add_add_temp_11_   | BUHDX1    | 0.113 |   0.625 |    2.067 | 
     | First_Block_H2_z_2/g5293/B                         |   ^   | First_Block_H2_z_2/FE_PHN2147_Add_add_temp_11_   | AO21HDX1  | 0.000 |   0.625 |    2.067 | 
     | First_Block_H2_z_2/g5293/Q                         |   ^   | First_Block_H2_z_2/Add_out1[12]_13372            | AO21HDX1  | 0.152 |   0.777 |    2.219 | 
     | First_Block_H2_z_2/FE_PHC2148_Add_out1_12__13372/A |   ^   | First_Block_H2_z_2/Add_out1[12]_13372            | BUHDX1    | 0.000 |   0.777 |    2.219 | 
     | First_Block_H2_z_2/FE_PHC2148_Add_out1_12__13372/Q |   ^   | First_Block_H2_z_2/FE_PHN2148_Add_out1_12__13372 | BUHDX1    | 0.108 |   0.884 |    2.326 | 
     | First_Block_H2_z_2/FE_PHC80_Add_out1_12__13372/A   |   ^   | First_Block_H2_z_2/FE_PHN2148_Add_out1_12__13372 | BUHDX1    | 0.000 |   0.884 |    2.326 | 
     | First_Block_H2_z_2/FE_PHC80_Add_out1_12__13372/Q   |   ^   | First_Block_H2_z_2/FE_PHN80_Add_out1_12__13372   | BUHDX1    | 0.115 |   0.999 |    2.441 | 
     | First_Block_H2_z_2/Delay1_out1_reg[12]/SD          |   ^   | First_Block_H2_z_2/FE_PHN80_Add_out1_12__13372   | SDFRQHDX1 | 0.000 |   0.999 |    2.441 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.442 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.439 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.365 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.356 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.236 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.211 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.126 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.118 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.040 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.037 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -0.971 | 
     | First_Block_H2_z_2/Delay1_out1_reg[12]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.474 |   -0.968 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                    (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  1.006
  Slack Time                   -1.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[9]                                             |   ^   | In1[9]                                           |           |       |   0.000 |    1.435 | 
     | FE_PHC6913_In1_9_/A                                |   ^   | In1[9]                                           | BUHDX1    | 0.000 |   0.000 |    1.435 | 
     | FE_PHC6913_In1_9_/Q                                |   ^   | FE_PHN6913_In1_9_                                | BUHDX1    | 0.060 |   0.060 |    1.495 | 
     | FE_PHC2113_In1_9_/A                                |   ^   | FE_PHN6913_In1_9_                                | BUHDX1    | 0.000 |   0.060 |    1.495 | 
     | FE_PHC2113_In1_9_/Q                                |   ^   | FE_PHN2113_In1_9_                                | BUHDX1    | 0.094 |   0.154 |    1.589 | 
     | FE_PHC66_In1_9_/A                                  |   ^   | FE_PHN2113_In1_9_                                | BUHDX1    | 0.000 |   0.154 |    1.589 | 
     | FE_PHC66_In1_9_/Q                                  |   ^   | FE_PHN66_In1_9_                                  | BUHDX1    | 0.103 |   0.257 |    1.692 | 
     | First_Block_H2_z_2/add_175_38/g465/B               |   ^   | FE_PHN66_In1_9_                                  | FAHDX0    | 0.000 |   0.257 |    1.692 | 
     | First_Block_H2_z_2/add_175_38/g465/S               |   ^   | First_Block_H2_z_2/Add_add_temp[9]               | FAHDX0    | 0.145 |   0.402 |    1.837 | 
     | First_Block_H2_z_2/FE_PHC81_Add_add_temp_9_/A      |   ^   | First_Block_H2_z_2/Add_add_temp[9]               | BUHDX1    | 0.000 |   0.402 |    1.837 | 
     | First_Block_H2_z_2/FE_PHC81_Add_add_temp_9_/Q      |   ^   | First_Block_H2_z_2/FE_PHN81_Add_add_temp_9_      | BUHDX1    | 0.109 |   0.511 |    1.946 | 
     | First_Block_H2_z_2/FE_PHC2141_Add_add_temp_9_/A    |   ^   | First_Block_H2_z_2/FE_PHN81_Add_add_temp_9_      | BUHDX1    | 0.000 |   0.511 |    1.946 | 
     | First_Block_H2_z_2/FE_PHC2141_Add_add_temp_9_/Q    |   ^   | First_Block_H2_z_2/FE_PHN2141_Add_add_temp_9_    | BUHDX1    | 0.116 |   0.627 |    2.062 | 
     | First_Block_H2_z_2/g5300/B                         |   ^   | First_Block_H2_z_2/FE_PHN2141_Add_add_temp_9_    | AO21HDX1  | 0.000 |   0.627 |    2.062 | 
     | First_Block_H2_z_2/g5300/Q                         |   ^   | First_Block_H2_z_2/Add_out1[10]_13370            | AO21HDX1  | 0.156 |   0.783 |    2.218 | 
     | First_Block_H2_z_2/FE_PHC2142_Add_out1_10__13370/A |   ^   | First_Block_H2_z_2/Add_out1[10]_13370            | BUHDX1    | 0.000 |   0.783 |    2.219 | 
     | First_Block_H2_z_2/FE_PHC2142_Add_out1_10__13370/Q |   ^   | First_Block_H2_z_2/FE_PHN2142_Add_out1_10__13370 | BUHDX1    | 0.108 |   0.891 |    2.327 | 
     | First_Block_H2_z_2/FE_PHC82_Add_out1_10__13370/A   |   ^   | First_Block_H2_z_2/FE_PHN2142_Add_out1_10__13370 | BUHDX1    | 0.000 |   0.891 |    2.327 | 
     | First_Block_H2_z_2/FE_PHC82_Add_out1_10__13370/Q   |   ^   | First_Block_H2_z_2/FE_PHN82_Add_out1_10__13370   | BUHDX1    | 0.115 |   1.006 |    2.441 | 
     | First_Block_H2_z_2/Delay1_out1_reg[10]/SD          |   ^   | First_Block_H2_z_2/FE_PHN82_Add_out1_10__13370   | SDFRQHDX1 | 0.000 |   1.006 |    2.441 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.435 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.433 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.358 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.350 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.230 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.205 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.119 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.112 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.033 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.030 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -0.965 | 
     | First_Block_H2_z_2/Delay1_out1_reg[10]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.474 |   -0.961 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[1]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[1]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[0]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.445
  Arrival Time                  1.011
  Slack Time                   -1.434
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | In1[0]                                            |   ^   | In1[0]                                          |           |       |   0.000 |    1.435 | 
     | FE_PHC6901_In1_0_/A                               |   ^   | In1[0]                                          | BUHDX1    | 0.000 |   0.000 |    1.435 | 
     | FE_PHC6901_In1_0_/Q                               |   ^   | FE_PHN6901_In1_0_                               | BUHDX1    | 0.059 |   0.059 |    1.494 | 
     | FE_PHC2117_In1_0_/A                               |   ^   | FE_PHN6901_In1_0_                               | BUHDX1    | 0.000 |   0.059 |    1.494 | 
     | FE_PHC2117_In1_0_/Q                               |   ^   | FE_PHN2117_In1_0_                               | BUHDX1    | 0.066 |   0.126 |    1.560 | 
     | FE_PHC51_In1_0_/A                                 |   ^   | FE_PHN2117_In1_0_                               | BUHDX1    | 0.000 |   0.126 |    1.560 | 
     | FE_PHC51_In1_0_/Q                                 |   ^   | FE_PHN51_In1_0_                                 | BUHDX1    | 0.111 |   0.236 |    1.671 | 
     | First_Block_H2_z_2/add_175_38/g474/B              |   ^   | FE_PHN51_In1_0_                                 | HAHDX0    | 0.000 |   0.236 |    1.671 | 
     | First_Block_H2_z_2/add_175_38/g474/S              |   ^   | First_Block_H2_z_2/Add_add_temp[0]              | HAHDX0    | 0.152 |   0.388 |    1.822 | 
     | First_Block_H2_z_2/FE_PHC97_Add_add_temp_0_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[0]              | BUHDX1    | 0.000 |   0.388 |    1.822 | 
     | First_Block_H2_z_2/FE_PHC97_Add_add_temp_0_/Q     |   ^   | First_Block_H2_z_2/FE_PHN97_Add_add_temp_0_     | BUHDX1    | 0.111 |   0.499 |    1.933 | 
     | First_Block_H2_z_2/FE_PHC2153_Add_add_temp_0_/A   |   ^   | First_Block_H2_z_2/FE_PHN97_Add_add_temp_0_     | BUHDX1    | 0.000 |   0.499 |    1.933 | 
     | First_Block_H2_z_2/FE_PHC2153_Add_add_temp_0_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2153_Add_add_temp_0_   | BUHDX1    | 0.122 |   0.621 |    2.055 | 
     | First_Block_H2_z_2/g5301/B                        |   ^   | First_Block_H2_z_2/FE_PHN2153_Add_add_temp_0_   | AO21HDX1  | 0.000 |   0.621 |    2.055 | 
     | First_Block_H2_z_2/g5301/Q                        |   ^   | First_Block_H2_z_2/Add_out1[1]_13378            | AO21HDX1  | 0.156 |   0.776 |    2.211 | 
     | First_Block_H2_z_2/FE_PHC2154_Add_out1_1__13378/A |   ^   | First_Block_H2_z_2/Add_out1[1]_13378            | BUHDX1    | 0.000 |   0.776 |    2.211 | 
     | First_Block_H2_z_2/FE_PHC2154_Add_out1_1__13378/Q |   ^   | First_Block_H2_z_2/FE_PHN2154_Add_out1_1__13378 | BUHDX1    | 0.106 |   0.882 |    2.317 | 
     | First_Block_H2_z_2/FE_PHC98_Add_out1_1__13378/A   |   ^   | First_Block_H2_z_2/FE_PHN2154_Add_out1_1__13378 | BUHDX1    | 0.000 |   0.882 |    2.317 | 
     | First_Block_H2_z_2/FE_PHC98_Add_out1_1__13378/Q   |   ^   | First_Block_H2_z_2/FE_PHN98_Add_out1_1__13378   | BUHDX1    | 0.128 |   1.011 |    2.445 | 
     | First_Block_H2_z_2/Delay1_out1_reg[1]/SD          |   ^   | First_Block_H2_z_2/FE_PHN98_Add_out1_1__13378   | SDFRQHDX1 | 0.000 |   1.011 |    2.445 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.434 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.432 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.357 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.349 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.228 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.199 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.111 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.107 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -1.028 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -1.024 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -0.958 | 
     | First_Block_H2_z_2/Delay1_out1_reg[1]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.003 |   0.479 |   -0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.442
  Arrival Time                  1.012
  Slack Time                   -1.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[10]                                            |   ^   | In1[10]                                          |           |       |   0.000 |    1.430 | 
     | FE_PHC6909_In1_10_/A                               |   ^   | In1[10]                                          | BUHDX1    | 0.000 |   0.000 |    1.430 | 
     | FE_PHC6909_In1_10_/Q                               |   ^   | FE_PHN6909_In1_10_                               | BUHDX1    | 0.060 |   0.060 |    1.489 | 
     | FE_PHC2115_In1_10_/A                               |   ^   | FE_PHN6909_In1_10_                               | BUHDX1    | 0.000 |   0.060 |    1.489 | 
     | FE_PHC2115_In1_10_/Q                               |   ^   | FE_PHN2115_In1_10_                               | BUHDX1    | 0.087 |   0.147 |    1.576 | 
     | FE_PHC67_In1_10_/A                                 |   ^   | FE_PHN2115_In1_10_                               | BUHDX1    | 0.000 |   0.147 |    1.576 | 
     | FE_PHC67_In1_10_/Q                                 |   ^   | FE_PHN67_In1_10_                                 | BUHDX1    | 0.102 |   0.249 |    1.678 | 
     | First_Block_H2_z_2/add_175_38/g464/B               |   ^   | FE_PHN67_In1_10_                                 | FAHDX0    | 0.000 |   0.249 |    1.678 | 
     | First_Block_H2_z_2/add_175_38/g464/S               |   ^   | First_Block_H2_z_2/Add_add_temp[10]              | FAHDX0    | 0.139 |   0.387 |    1.817 | 
     | First_Block_H2_z_2/FE_PHC77_Add_add_temp_10_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[10]              | BUHDX1    | 0.000 |   0.387 |    1.817 | 
     | First_Block_H2_z_2/FE_PHC77_Add_add_temp_10_/Q     |   ^   | First_Block_H2_z_2/FE_PHN77_Add_add_temp_10_     | BUHDX1    | 0.104 |   0.491 |    1.921 | 
     | First_Block_H2_z_2/FE_PHC2139_Add_add_temp_10_/A   |   ^   | First_Block_H2_z_2/FE_PHN77_Add_add_temp_10_     | BUHDX1    | 0.000 |   0.491 |    1.921 | 
     | First_Block_H2_z_2/FE_PHC2139_Add_add_temp_10_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2139_Add_add_temp_10_   | BUHDX1    | 0.126 |   0.617 |    2.047 | 
     | First_Block_H2_z_2/g5297/B                         |   ^   | First_Block_H2_z_2/FE_PHN2139_Add_add_temp_10_   | AO21HDX1  | 0.000 |   0.617 |    2.047 | 
     | First_Block_H2_z_2/g5297/Q                         |   ^   | First_Block_H2_z_2/Add_out1[11]_13371            | AO21HDX1  | 0.169 |   0.786 |    2.216 | 
     | First_Block_H2_z_2/FE_PHC2140_Add_out1_11__13371/A |   ^   | First_Block_H2_z_2/Add_out1[11]_13371            | BUHDX1    | 0.000 |   0.786 |    2.216 | 
     | First_Block_H2_z_2/FE_PHC2140_Add_out1_11__13371/Q |   ^   | First_Block_H2_z_2/FE_PHN2140_Add_out1_11__13371 | BUHDX1    | 0.117 |   0.904 |    2.333 | 
     | First_Block_H2_z_2/FE_PHC78_Add_out1_11__13371/A   |   ^   | First_Block_H2_z_2/FE_PHN2140_Add_out1_11__13371 | BUHDX1    | 0.000 |   0.904 |    2.333 | 
     | First_Block_H2_z_2/FE_PHC78_Add_out1_11__13371/Q   |   ^   | First_Block_H2_z_2/FE_PHN78_Add_out1_11__13371   | BUHDX1    | 0.109 |   1.012 |    2.442 | 
     | First_Block_H2_z_2/Delay1_out1_reg[11]/SD          |   ^   | First_Block_H2_z_2/FE_PHN78_Add_out1_11__13371   | SDFRQHDX1 | 0.000 |   1.012 |    2.442 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.430 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.427 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.353 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.344 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.224 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.199 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.114 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.106 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.028 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.025 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -0.959 | 
     | First_Block_H2_z_2/Delay1_out1_reg[11]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.474 |   -0.956 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.474
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.441
  Arrival Time                  1.034
  Slack Time                   -1.407
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         |  Edge |                       Net                        |   Cell    | Delay | Arrival | Required | 
     |                                                    |       |                                                  |           |       |  Time   |   Time   | 
     |----------------------------------------------------+-------+--------------------------------------------------+-----------+-------+---------+----------| 
     | In1[14]                                            |   ^   | In1[14]                                          |           |       |   0.000 |    1.407 | 
     | FE_PHC6915_In1_14_/A                               |   ^   | In1[14]                                          | BUHDX1    | 0.000 |   0.000 |    1.407 | 
     | FE_PHC6915_In1_14_/Q                               |   ^   | FE_PHN6915_In1_14_                               | BUHDX1    | 0.059 |   0.059 |    1.466 | 
     | FE_PHC2123_In1_14_/A                               |   ^   | FE_PHN6915_In1_14_                               | BUHDX1    | 0.000 |   0.059 |    1.466 | 
     | FE_PHC2123_In1_14_/Q                               |   ^   | FE_PHN2123_In1_14_                               | BUHDX1    | 0.074 |   0.133 |    1.540 | 
     | FE_PHC61_In1_14_/A                                 |   ^   | FE_PHN2123_In1_14_                               | BUHDX1    | 0.000 |   0.133 |    1.540 | 
     | FE_PHC61_In1_14_/Q                                 |   ^   | FE_PHN61_In1_14_                                 | BUHDX1    | 0.119 |   0.253 |    1.659 | 
     | First_Block_H2_z_2/add_175_38/g460/B               |   ^   | FE_PHN61_In1_14_                                 | FAHDX0    | 0.000 |   0.253 |    1.659 | 
     | First_Block_H2_z_2/add_175_38/g460/S               |   ^   | First_Block_H2_z_2/Add_add_temp[14]              | FAHDX0    | 0.164 |   0.417 |    1.824 | 
     | First_Block_H2_z_2/FE_PHC91_Add_add_temp_14_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[14]              | BUHDX1    | 0.000 |   0.417 |    1.824 | 
     | First_Block_H2_z_2/FE_PHC91_Add_add_temp_14_/Q     |   ^   | First_Block_H2_z_2/FE_PHN91_Add_add_temp_14_     | BUHDX1    | 0.110 |   0.527 |    1.934 | 
     | First_Block_H2_z_2/FE_PHC2151_Add_add_temp_14_/A   |   ^   | First_Block_H2_z_2/FE_PHN91_Add_add_temp_14_     | BUHDX1    | 0.000 |   0.527 |    1.934 | 
     | First_Block_H2_z_2/FE_PHC2151_Add_add_temp_14_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2151_Add_add_temp_14_   | BUHDX1    | 0.115 |   0.642 |    2.049 | 
     | First_Block_H2_z_2/g5296/B                         |   ^   | First_Block_H2_z_2/FE_PHN2151_Add_add_temp_14_   | AO21HDX1  | 0.000 |   0.642 |    2.049 | 
     | First_Block_H2_z_2/g5296/Q                         |   ^   | First_Block_H2_z_2/Add_out1[15]_13375            | AO21HDX1  | 0.155 |   0.797 |    2.204 | 
     | First_Block_H2_z_2/FE_PHC2152_Add_out1_15__13375/A |   ^   | First_Block_H2_z_2/Add_out1[15]_13375            | BUHDX1    | 0.000 |   0.797 |    2.204 | 
     | First_Block_H2_z_2/FE_PHC2152_Add_out1_15__13375/Q |   ^   | First_Block_H2_z_2/FE_PHN2152_Add_out1_15__13375 | BUHDX1    | 0.115 |   0.912 |    2.319 | 
     | First_Block_H2_z_2/FE_PHC92_Add_out1_15__13375/A   |   ^   | First_Block_H2_z_2/FE_PHN2152_Add_out1_15__13375 | BUHDX1    | 0.000 |   0.912 |    2.319 | 
     | First_Block_H2_z_2/FE_PHC92_Add_out1_15__13375/Q   |   ^   | First_Block_H2_z_2/FE_PHN92_Add_out1_15__13375   | BUHDX1    | 0.121 |   1.034 |    2.441 | 
     | First_Block_H2_z_2/Delay1_out1_reg[15]/SD          |   ^   | First_Block_H2_z_2/FE_PHN92_Add_out1_15__13375   | SDFRQHDX1 | 0.000 |   1.034 |    2.441 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.407 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.404 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.330 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.321 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.120 |   0.205 |   -1.201 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.025 |   0.231 |   -1.176 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.085 |   0.316 |   -1.091 | 
     | clk__L4_I24/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.007 |   0.323 |   -1.083 | 
     | clk__L4_I24/Q                            |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.402 |   -1.005 | 
     | clk__L5_I79/A                            |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.405 |   -1.002 | 
     | clk__L5_I79/Q                            |   ^   | clk__L5_N79 | INHDX12   | 0.065 |   0.470 |   -0.936 | 
     | First_Block_H2_z_2/Delay1_out1_reg[15]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.003 |   0.474 |   -0.933 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay1_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay1_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                   (^) triggered by  leading 
edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.446
  Arrival Time                  1.063
  Slack Time                   -1.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        |  Edge |                       Net                       |   Cell    | Delay | Arrival | Required | 
     |                                                   |       |                                                 |           |       |  Time   |   Time   | 
     |---------------------------------------------------+-------+-------------------------------------------------+-----------+-------+---------+----------| 
     | In1[4]                                            |   ^   | In1[4]                                          |           |       |   0.000 |    1.383 | 
     | FE_PHC6906_In1_4_/A                               |   ^   | In1[4]                                          | BUHDX1    | 0.000 |   0.000 |    1.383 | 
     | FE_PHC6906_In1_4_/Q                               |   ^   | FE_PHN6906_In1_4_                               | BUHDX1    | 0.060 |   0.060 |    1.443 | 
     | FE_PHC2111_In1_4_/A                               |   ^   | FE_PHN6906_In1_4_                               | BUHDX1    | 0.000 |   0.060 |    1.443 | 
     | FE_PHC2111_In1_4_/Q                               |   ^   | FE_PHN2111_In1_4_                               | BUHDX1    | 0.084 |   0.143 |    1.527 | 
     | FE_PHC55_In1_4_/A                                 |   ^   | FE_PHN2111_In1_4_                               | BUHDX1    | 0.000 |   0.143 |    1.527 | 
     | FE_PHC55_In1_4_/Q                                 |   ^   | FE_PHN55_In1_4_                                 | BUHDX1    | 0.102 |   0.246 |    1.629 | 
     | First_Block_H2_z_2/add_175_38/g470/B              |   ^   | FE_PHN55_In1_4_                                 | FAHDX0    | 0.000 |   0.246 |    1.629 | 
     | First_Block_H2_z_2/add_175_38/g470/S              |   ^   | First_Block_H2_z_2/Add_add_temp[4]              | FAHDX0    | 0.160 |   0.406 |    1.789 | 
     | First_Block_H2_z_2/FE_PHC93_Add_add_temp_4_/A     |   ^   | First_Block_H2_z_2/Add_add_temp[4]              | BUHDX1    | 0.000 |   0.406 |    1.789 | 
     | First_Block_H2_z_2/FE_PHC93_Add_add_temp_4_/Q     |   ^   | First_Block_H2_z_2/FE_PHN93_Add_add_temp_4_     | BUHDX1    | 0.122 |   0.528 |    1.911 | 
     | First_Block_H2_z_2/FE_PHC2149_Add_add_temp_4_/A   |   ^   | First_Block_H2_z_2/FE_PHN93_Add_add_temp_4_     | BUHDX1    | 0.000 |   0.528 |    1.911 | 
     | First_Block_H2_z_2/FE_PHC2149_Add_add_temp_4_/Q   |   ^   | First_Block_H2_z_2/FE_PHN2149_Add_add_temp_4_   | BUHDX1    | 0.116 |   0.644 |    2.027 | 
     | First_Block_H2_z_2/g5294/B                        |   ^   | First_Block_H2_z_2/FE_PHN2149_Add_add_temp_4_   | AO21HDX1  | 0.000 |   0.644 |    2.027 | 
     | First_Block_H2_z_2/g5294/Q                        |   ^   | First_Block_H2_z_2/Add_out1[5]_13382            | AO21HDX1  | 0.171 |   0.815 |    2.199 | 
     | First_Block_H2_z_2/FE_PHC2150_Add_out1_5__13382/A |   ^   | First_Block_H2_z_2/Add_out1[5]_13382            | BUHDX1    | 0.000 |   0.815 |    2.199 | 
     | First_Block_H2_z_2/FE_PHC2150_Add_out1_5__13382/Q |   ^   | First_Block_H2_z_2/FE_PHN2150_Add_out1_5__13382 | BUHDX1    | 0.126 |   0.942 |    2.325 | 
     | First_Block_H2_z_2/FE_PHC94_Add_out1_5__13382/A   |   ^   | First_Block_H2_z_2/FE_PHN2150_Add_out1_5__13382 | BUHDX1    | 0.000 |   0.942 |    2.325 | 
     | First_Block_H2_z_2/FE_PHC94_Add_out1_5__13382/Q   |   ^   | First_Block_H2_z_2/FE_PHN94_Add_out1_5__13382   | BUHDX1    | 0.121 |   1.063 |    2.446 | 
     | First_Block_H2_z_2/Delay1_out1_reg[5]/SD          |   ^   | First_Block_H2_z_2/FE_PHN94_Add_out1_5__13382   | SDFRQHDX1 | 0.000 |   1.063 |    2.446 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -1.383 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.380 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.306 | 
     | clk__L2_I5/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -1.297 | 
     | clk__L2_I5/Q                            |   v   | clk__L2_N5  | BUHDX12   | 0.120 |   0.206 |   -1.177 | 
     | clk__L3_I7/A                            |   v   | clk__L2_N5  | INHDX12   | 0.029 |   0.235 |   -1.148 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7  | INHDX12   | 0.088 |   0.323 |   -1.060 | 
     | clk__L4_I21/A                           |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.327 |   -1.056 | 
     | clk__L4_I21/Q                           |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.407 |   -0.976 | 
     | clk__L5_I70/A                           |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.410 |   -0.973 | 
     | clk__L5_I70/Q                           |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.477 |   -0.906 | 
     | First_Block_H2_z_2/Delay1_out1_reg[5]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.479 |   -0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay13_out1_reg[16]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay13_out1_reg[16]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.510
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.458
  Arrival Time                  1.077
  Slack Time                   -1.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.381 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.384 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.447 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.447 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.891 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.904 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    2.000 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    2.000 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.454 | 
     | First_Block_H2_z_1_1/Delay13_out1_reg[16]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.004 |   1.077 |    2.458 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.381 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.379 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.304 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.291 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.153 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.147 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.066 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.054 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.957 | 
     | clk__L5_I97/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.429 |   -0.953 | 
     | clk__L5_I97/Q                               |   ^   | clk__L5_N97 | INHDX12   | 0.079 |   0.507 |   -0.874 | 
     | First_Block_H2_z_1_1/Delay13_out1_reg[16]/C |   ^   | clk__L5_N97 | SDFRQHDX1 | 0.002 |   0.510 |   -0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay14_out1_reg[16]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay14_out1_reg[16]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.075
  Slack Time                   -1.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.380 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.383 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.446 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.446 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.890 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.903 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.999 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.999 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.453 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[16]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.002 |   1.075 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.380 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.378 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.303 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.290 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.152 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.146 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.065 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.053 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.956 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.952 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.876 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[16]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.507 |   -0.874 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay13_out1_reg[15]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay13_out1_reg[15]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.454
  Arrival Time                  1.074
  Slack Time                   -1.380
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.380 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.382 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.445 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.445 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.890 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.902 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.999 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.999 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.453 | 
     | First_Block_H2_z_1_1/Delay13_out1_reg[15]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.002 |   1.074 |    2.454 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.380 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.377 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.303 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.289 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.152 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.146 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.064 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.053 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.955 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.951 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.876 | 
     | First_Block_H2_z_1_1/Delay13_out1_reg[15]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.874 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay15_out1_reg[14]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay15_out1_reg[14]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.076
  Slack Time                   -1.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.379 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.381 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.889 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.901 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.998 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.998 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.452 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[14]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.003 |   1.076 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.379 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.376 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.302 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.288 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.151 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.145 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.063 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.052 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.954 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.950 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.875 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[14]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.507 |   -0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay14_out1_reg[15]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay14_out1_reg[15]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.077
  Slack Time                   -1.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.378 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.380 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.888 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.900 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.997 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.997 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.451 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[15]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.004 |   1.077 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.378 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.376 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.301 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.288 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.150 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.144 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.063 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.051 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.953 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.950 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.874 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[15]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.507 |   -0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay13_out1_reg[17]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay13_out1_reg[17]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.452
  Arrival Time                  1.074
  Slack Time                   -1.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.378 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.380 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.888 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.900 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.997 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.997 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.451 | 
     | First_Block_H2_z_1_1/Delay13_out1_reg[17]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.001 |   1.074 |    2.452 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.378 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.376 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.301 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.288 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.150 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.144 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.063 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.051 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.953 | 
     | clk__L5_I94/A                               |   v   | clk__L4_N29 | INHDX12   | 0.003 |   0.428 |   -0.951 | 
     | clk__L5_I94/Q                               |   ^   | clk__L5_N94 | INHDX12   | 0.072 |   0.500 |   -0.878 | 
     | First_Block_H2_z_1_1/Delay13_out1_reg[17]/C |   ^   | clk__L5_N94 | SDFRQHDX1 | 0.004 |   0.504 |   -0.874 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay15_out1_reg[17]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay15_out1_reg[17]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.077
  Slack Time                   -1.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.378 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.380 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.444 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.888 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.900 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.997 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.997 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.451 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[17]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.004 |   1.077 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.378 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.375 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.301 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.288 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.150 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.144 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.063 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.051 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.953 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.950 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.874 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[17]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.507 |   -0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[13]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[13]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.077
  Slack Time                   -1.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.378 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.380 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.887 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.900 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.450 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[13]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.004 |   1.077 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.378 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.375 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.301 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.287 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.150 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.143 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.062 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.050 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.953 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.949 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.873 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[13]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.871 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[17]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[17]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.077
  Slack Time                   -1.378
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.378 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.380 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.887 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.900 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.450 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[17]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.005 |   1.077 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.378 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.375 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.301 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.287 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.150 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.143 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.062 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.050 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.953 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.949 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.873 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[17]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.871 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[15]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[15]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.077
  Slack Time                   -1.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.377 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.380 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.887 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.899 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.450 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[15]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.005 |   1.077 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.377 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.375 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.300 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.287 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.149 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.143 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.062 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.050 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.953 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.949 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.873 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[15]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.871 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[14]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[14]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.078
  Slack Time                   -1.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.377 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.379 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.887 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.899 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.450 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[14]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.005 |   1.078 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.377 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.375 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.300 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.287 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.149 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.143 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.062 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.050 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.952 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.949 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.873 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[14]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.871 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[16]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[16]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.455
  Arrival Time                  1.078
  Slack Time                   -1.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.377 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.379 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.443 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.887 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.899 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.996 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.450 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[16]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.005 |   1.078 |    2.455 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.377 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.374 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.300 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.287 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.149 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.143 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.062 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.050 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.952 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.949 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.873 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[16]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.507 |   -0.871 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay15_out1_reg[15]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay15_out1_reg[15]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.454
  Arrival Time                  1.078
  Slack Time                   -1.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.377 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.379 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.442 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.442 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.886 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.899 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.995 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.995 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.449 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[15]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.005 |   1.078 |    2.454 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.377 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.374 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.299 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.286 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.148 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.142 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.061 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.049 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.952 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.948 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.872 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[15]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.870 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay15_out1_reg[16]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay15_out1_reg[16]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.506
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.454
  Arrival Time                  1.078
  Slack Time                   -1.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.376 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.379 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.442 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.442 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.886 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.898 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.995 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.995 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.449 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[16]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.005 |   1.078 |    2.454 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.376 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.374 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.299 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.286 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.148 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.142 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.061 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.049 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.952 | 
     | clk__L5_I96/A                               |   v   | clk__L4_N29 | INHDX12   | 0.004 |   0.428 |   -0.948 | 
     | clk__L5_I96/Q                               |   ^   | clk__L5_N96 | INHDX12   | 0.076 |   0.504 |   -0.872 | 
     | First_Block_H2_z_1_1/Delay15_out1_reg[16]/C |   ^   | clk__L5_N96 | SDFRQHDX1 | 0.002 |   0.506 |   -0.870 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay14_out1_reg[17]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay14_out1_reg[17]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.452
  Arrival Time                  1.077
  Slack Time                   -1.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.376 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.378 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.441 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.441 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.885 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.898 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.994 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.994 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.448 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[17]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.004 |   1.077 |    2.452 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.376 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.373 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.299 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.285 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.148 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.141 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.060 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.048 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.951 | 
     | clk__L5_I94/A                               |   v   | clk__L4_N29 | INHDX12   | 0.003 |   0.428 |   -0.948 | 
     | clk__L5_I94/Q                               |   ^   | clk__L5_N94 | INHDX12   | 0.072 |   0.500 |   -0.876 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[17]/C |   ^   | clk__L5_N94 | SDFRQHDX1 | 0.004 |   0.504 |   -0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay14_out1_reg[13]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay14_out1_reg[13]/SE (^) checked with  
leading edge of 'clk'
Beginpoint: clk_enable                                   (^) triggered by  
leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.504
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.452
  Arrival Time                  1.077
  Slack Time                   -1.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                       Pin                       |  Edge |                      Net                      |   Cell    | Delay | Arrival | Required | 
     |                                                 |       |                                               |           |       |  Time   |   Time   | 
     |-------------------------------------------------+-------+-----------------------------------------------+-----------+-------+---------+----------| 
     | clk_enable                                      |   ^   | clk_enable                                    |           |       |   0.000 |    1.376 | 
     | FE_PHC2135_clk_enable/A                         |   ^   | clk_enable                                    | BUHDX1    | 0.002 |   0.002 |    1.378 | 
     | FE_PHC2135_clk_enable/Q                         |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.063 |   0.065 |    1.441 | 
     | FE_PHC70_clk_enable/A                           |   ^   | FE_PHN2135_clk_enable                         | BUHDX1    | 0.000 |   0.065 |    1.441 | 
     | FE_PHC70_clk_enable/Q                           |   ^   | FE_PHN70_clk_enable                           | BUHDX1    | 0.444 |   0.510 |    1.885 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/A |   ^   | FE_PHN70_clk_enable                           | BUHDX12   | 0.012 |   0.522 |    1.898 | 
     | Non_recursive_CIC1_tc_1/FE_PHC7031_clk_enable/Q |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | BUHDX12   | 0.097 |   0.619 |    1.994 | 
     | Non_recursive_CIC1_tc_1/g997/B                  |   ^   | Non_recursive_CIC1_tc_1/FE_PHN7031_clk_enable | AND2HDX1  | 0.000 |   0.619 |    1.994 | 
     | Non_recursive_CIC1_tc_1/g997/Q                  |   ^   | enb_1_24_0                                    | AND2HDX1  | 0.454 |   1.073 |    2.448 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[13]/SE    |   ^   | enb_1_24_0                                    | SDFRQHDX1 | 0.004 |   1.077 |    2.452 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                     |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                             |       |             |           |       |  Time   |   Time   | 
     |---------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                         |   ^   | clk         |           |       |   0.000 |   -1.376 | 
     | clk__L1_I0/A                                |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.373 | 
     | clk__L1_I0/Q                                |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.299 | 
     | clk__L2_I7/A                                |   v   | clk__L1_N0  | BUHDX6    | 0.013 |   0.090 |   -1.285 | 
     | clk__L2_I7/Q                                |   v   | clk__L2_N7  | BUHDX6    | 0.138 |   0.228 |   -1.148 | 
     | clk__L3_I9/A                                |   v   | clk__L2_N7  | INHDX12   | 0.006 |   0.234 |   -1.141 | 
     | clk__L3_I9/Q                                |   ^   | clk__L3_N9  | INHDX12   | 0.081 |   0.316 |   -1.060 | 
     | clk__L4_I29/A                               |   ^   | clk__L3_N9  | INHDX12   | 0.012 |   0.327 |   -1.048 | 
     | clk__L4_I29/Q                               |   v   | clk__L4_N29 | INHDX12   | 0.097 |   0.425 |   -0.951 | 
     | clk__L5_I94/A                               |   v   | clk__L4_N29 | INHDX12   | 0.003 |   0.428 |   -0.948 | 
     | clk__L5_I94/Q                               |   ^   | clk__L5_N94 | INHDX12   | 0.072 |   0.500 |   -0.876 | 
     | First_Block_H2_z_1_1/Delay14_out1_reg[13]/C |   ^   | clk__L5_N94 | SDFRQHDX1 | 0.004 |   0.504 |   -0.872 | 
     +------------------------------------------------------------------------------------------------------------+ 

