// Seed: 3328290369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wor id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_11 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd28,
    parameter id_4 = 32'd41
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  inout wire id_2;
  input wire id_1;
  logic [id_3  *  -1  * "" -  -1 'b0 : -1 'b0] _id_4 = id_4, id_5;
  wire [id_4 : ""] id_6;
  wire [-1 : 1  <  id_3] id_7;
endmodule
