C:\Synopsys\fpga_E201103SP2\bin64\m_xilinx.exe  -prodtype synplify_premier -encrypt  -pro  -part xc3s250etq144-4   -maxfan 100  -m1  -pipe   -fixgatedclocks 3 -fixgeneratedclocks 3         -fast_synthesis 0  -do_enhanced_opt    -reporting_ctd 0 -top_level_module  clock  -ta_num_paths 0  -ta_num_points 0  -oedif  D:\FPGALab\product\Lab7_clock\Clock\Project\clock.edn  -conchk_prepass  D:\FPGALab\product\Lab7_clock\Clock\Project\clock_cck_prepass.rpt  -autoconstraint  -freq 1.000  -tcl  D:\FPGALab\product\Lab7_clock\Clock\Project\clock.sdc  D:\FPGALab\product\Lab7_clock\Clock\Project\clock.srs  -flow prepass  -gcc_prepass  -osrd  D:\FPGALab\product\Lab7_clock\Clock\Project\synwork\clock_premapping.srd  -qsap  D:\FPGALab\product\Lab7_clock\Clock\Project\clock.sap  -devicelib  C:\Synopsys\fpga_E201103SP2\lib\xilinx\unisim_m10i.v  -devicelib  C:\Synopsys\fpga_E201103SP2\lib\xilinx\unisim.v  -ena_vif  D:\FPGALab\product\Lab7_clock\Clock\Project\verif\clock.vif  -ologparam  D:\FPGALab\product\Lab7_clock\Clock\Project\syntmp\clock.plg  -osyn  D:\FPGALab\product\Lab7_clock\Clock\Project\synwork\clock_premapping.srd  -prjdir D:\FPGALab\product\Lab7_clock\Clock\Project\  -log  D:\FPGALab\product\Lab7_clock\Clock\Project\synlog\clock_premapping.srr 
rc:1 success:1
D:\FPGALab\product\Lab7_clock\Clock\Project\clock.edn|o|0|0
D:\FPGALab\product\Lab7_clock\Clock\Project\clock_cck_prepass.rpt|o|0|0
D:\FPGALab\product\Lab7_clock\Clock\Project\clock.sdc|i|1543999412|0
D:\FPGALab\product\Lab7_clock\Clock\Project\clock.srs|i|1544001111|54056
D:\FPGALab\product\Lab7_clock\Clock\Project\synwork\clock_premapping.srd|o|1544001112|21372
D:\FPGALab\product\Lab7_clock\Clock\Project\clock.sap|o|1544001112|6582
C:\Synopsys\fpga_E201103SP2\lib\xilinx\unisim_m10i.v|i|1304943026|948675
C:\Synopsys\fpga_E201103SP2\lib\xilinx\unisim.v|i|1310477882|1053112
D:\FPGALab\product\Lab7_clock\Clock\Project\verif\clock.vif|o|1544001112|1408
D:\FPGALab\product\Lab7_clock\Clock\Project\syntmp\clock.plg|o|1544001112|0
D:\FPGALab\product\Lab7_clock\Clock\Project\synwork\clock_premapping.srd|o|1544001112|21372
D:\FPGALab\product\Lab7_clock\Clock\Project\synlog\clock_premapping.srr|o|1544001112|1652
C:\Synopsys\fpga_E201103SP2\bin64\m_xilinx.exe|i|1306154528|23379968
C:\Synopsys\fpga_E201103SP2\bin\m_xilinx.exe|i|1306154386|18460672
