sim_seconds                                 17.592307                       # Number of seconds simulated
sim_ticks                                17592307199000                       # Number of ticks simulated
final_tick                               21358230294500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1484454                       # Simulator instruction rate (inst/s)
host_op_rate                                  1491703                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1689958769                       # Simulator tick rate (ticks/s)
host_mem_usage                                2640788                       # Number of bytes of host memory used
host_seconds                                 10409.90                       # Real time elapsed on the host
sim_insts                                 15453023066                       # Number of instructions simulated
sim_ops                                   15528479048                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker       839680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst      1014272                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data    678349312                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker        61440                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst       977664                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data    649233920                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst        63744                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total       1330562048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst      1014272                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst       977664                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst        63744                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total      2072576                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       981248                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        981248                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker         3280                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst         3962                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data      2649802                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker          240                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst         3819                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data      2536070                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst          249                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total           5197508                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         3833                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             3833                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        47730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        57654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     38559429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker         3492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        55573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     36904421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst          815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data          233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         3623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data           44                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst          146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            75633175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        57654                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        55573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst          815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         3623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst          146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         117811                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks         55777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total              55777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks         55777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        47730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        57654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     38559429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker         3492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        55573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     36904421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst          815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data          233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         3623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data           44                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst          146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           75688952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                   5197508                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     3833                       # Number of write requests accepted
system.mem_ctrls15.readBursts                41580064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  30664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM           1329559744                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ               1002304                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                 99264                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys            1330562048                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             981248                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                31322                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts               27561                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0         5334778                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1         5118793                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2         5317058                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3         5233337                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4         4908240                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5         5158264                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6         5149472                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7         5328800                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             392                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             336                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             488                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             951                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             239                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                17592328796000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5            41580064                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              30664                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0               5193580                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1               5193560                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2               5193562                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3               5193563                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4               5193564                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5               5193564                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6               5193566                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7               5193571                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    39                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    29                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   27                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   26                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   25                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   25                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   23                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  126                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  130                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  129                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                   30                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples      5227229                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   254.371677                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   253.100851                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    16.461539                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63         8348      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95        22102      0.42%      0.58% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127         2805      0.05%      0.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            2      0.00%      0.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191         2805      0.05%      0.69% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223        22102      0.42%      1.11% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255         8288      0.16%      1.27% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287      5160777     98.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total      5227229                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          129                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean 317632.224806                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean  3030.841189                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev 667314.971529                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-65535           91     70.54%     70.54% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::65536-131071           11      8.53%     79.07% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::131072-196607            1      0.78%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::262144-327679            1      0.78%     80.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::524288-589823            1      0.78%     81.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::655360-720895            2      1.55%     82.95% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::917504-983039            2      1.55%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::983040-1.04858e+06            1      0.78%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.04858e+06-1.11411e+06            1      0.78%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.11411e+06-1.17965e+06            2      1.55%     87.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.17965e+06-1.24518e+06            2      1.55%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.31072e+06-1.37626e+06            2      1.55%     90.70% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.78%     91.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.78%     92.25% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.78%     93.02% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.78%     93.80% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.16269e+06-2.22822e+06            1      0.78%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.22822e+06-2.29376e+06            5      3.88%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2.29376e+06-2.3593e+06            2      1.55%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          129                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          129                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.046512                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.001538                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.316129                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              3      2.33%      2.33% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24             96     74.42%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::25             30     23.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          129                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat               1216474284684                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat          1920725461584                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat             132955974400                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29278.25                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46228.25                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      75.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   75.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    27.65                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits               36322032                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  2583                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  3382267.92                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 15652677383913                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT  393837345227                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          798766617.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1             807244704                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          769330396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          801908553.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0             538850496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1             544569840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          518992728.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3             540970056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         5235697459.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         5282729587.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2         5043816460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         5246188147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5985239.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5733089.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        6436039.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      97489433698.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      97544945442.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      97289439923.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      97510612691.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      1017070312512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      1017021618000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      1017245745648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      1017051734448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        1437719803881.600098                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        1437787598521.919922                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        1437454519056                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        1437737894891.520020                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          78.237055                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          78.240745                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          78.222619                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          78.238040                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker       264448                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst      1372672                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data    672079872                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker       265728                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst      2678784                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data    643682560                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data         3584                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst        68608                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total       1320442624                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst      1372672                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst      2678784                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst        68608                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total      4144384                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks      3287808                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total       3287808                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker         1033                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst         5362                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data      2625312                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker         1038                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst        10464                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data      2514385                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst          268                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total           5157979                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks        12843                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total            12843                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker        15032                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.itb.walker           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst        78027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     38203055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker        15105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       152270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     36588865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         1164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         3900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst          218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data           73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            75057956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst        78027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       152270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         1164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         3900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst          218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         235579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        186889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             186889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        186889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker        15032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.itb.walker           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst        78027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     38203055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker        15105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       152270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     36588865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         1164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         3900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst          218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data           73                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           75244845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                   5157979                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                    12843                       # Number of write requests accepted
system.mem_ctrls09.readBursts                41263832                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                 102744                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM           1318993536                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ               1449088                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten               2443520                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys            1320442624                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys            3287808                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                45284                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts               26376                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        21650                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0         5182955                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1         5062104                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2         4899904                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3         5125976                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4         5106657                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5         5316689                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6         5282135                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7         5242128                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             200                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2           25717                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             207                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             168                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6           23425                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7           26115                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                17592325724000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5            41263832                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5             102744                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0               5153303                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1               5151730                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2               5151725                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3               5151707                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4               5151714                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5               5151710                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6               5151693                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7               5151685                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                   462                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                   422                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                  418                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                  413                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                  399                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                  396                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                  387                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                  384                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                 3117                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                 3117                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                 3119                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                 3123                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                 3125                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                 3148                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                 3149                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                 3150                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                 3158                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                 3164                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                 3163                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                 3163                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                 3156                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                 3144                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                 3136                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                 3108                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                 3096                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                 3092                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples      5189255                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   254.648703                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   253.401537                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    15.512549                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63        13941      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95        10993      0.21%      0.48% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127         2757      0.05%      0.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           64      0.00%      0.53% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191         2719      0.05%      0.59% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223        11029      0.21%      0.80% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255        11331      0.22%      1.02% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287      5136421     98.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total      5189255                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples         3163                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean 13030.491306                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean  9427.008021                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev  7966.518039                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-1023           63      1.99%      1.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-2047          127      4.02%      6.01% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-3071          268      8.47%     14.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3072-4095          137      4.33%     18.81% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::4096-5119           92      2.91%     21.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::5120-6143          111      3.51%     25.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::6144-7167          124      3.92%     29.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::7168-8191          129      4.08%     33.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8192-9215          114      3.60%     36.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::9216-10239          115      3.64%     40.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::10240-11263          123      3.89%     44.36% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::11264-12287          106      3.35%     47.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::12288-13311          118      3.73%     51.44% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::13312-14335          121      3.83%     55.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::14336-15359          118      3.73%     58.99% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::15360-16383          110      3.48%     62.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16384-17407          119      3.76%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::17408-18431          138      4.36%     70.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::18432-19455          154      4.87%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::19456-20479          134      4.24%     79.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::20480-21503          110      3.48%     83.18% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::21504-22527          107      3.38%     86.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::22528-23551          107      3.38%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::23552-24575           80      2.53%     92.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24576-25599           66      2.09%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::25600-26623           58      1.83%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::26624-27647           44      1.39%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::27648-28671           35      1.11%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::28672-29695           15      0.47%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::29696-30719            1      0.03%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::30720-31743            5      0.16%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::31744-32767            1      0.03%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32768-33791            1      0.03%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::33792-34815            1      0.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::35840-36863            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::37888-38911            3      0.09%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::38912-39935            3      0.09%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::41984-43007            2      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::43008-44031            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::46080-47103            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total         3163                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples         3163                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.141638                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.117430                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.007961                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16             13      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::17              1      0.03%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              8      0.25%      0.70% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::19             12      0.38%      1.07% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::20             34      1.07%      2.15% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::21             32      1.01%      3.16% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22             11      0.35%      3.51% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::23              5      0.16%      3.67% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24           2121     67.06%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::25            926     29.28%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total         3163                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat               1214272036912                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat          1912926425512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat             131899353600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29459.36                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46409.36                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      74.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   75.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits               36042043                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 63610                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.29                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  3402230.00                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 15654713753146                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT  391800975994                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          782008214.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1             766958976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2             796887504                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          808353907.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0             527545224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1             517392960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2             537582840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3             545318112                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         5130012326.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         5021721369.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2           5220306624                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         5271142156.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        16219284.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5895659.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        26374533.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      97374348728.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      97294503985.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      97477167170.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      97610513901.120010                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      1017171264240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      1017241303488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      1017081072624.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      1016964101808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        1437571553560.320068                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        1437438857923.199951                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        1437699670281.600098                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        1437806562277.440186                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          78.228988                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          78.221767                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          78.235960                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          78.241776                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst      2740224                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data    669126912                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst      3696896                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data    640432896                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        14336                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst        59392                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data        13824                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total       1316089600                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst      2740224                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst      3696896                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        14336                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total      6514432                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks      2248448                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total       2248448                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst        10704                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data      2613777                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst        14441                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data      2501691                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data           54                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total           5140975                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         8783                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             8783                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       155763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     38035199                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       210143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     36404145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst          815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data           73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         3376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data          786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            74810517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       155763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       210143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst          815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         3376                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst          204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         370300                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        127809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             127809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        127809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       155763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     38035199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       210143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     36404145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst          815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data           73                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         3376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data          786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           74938326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                   5140975                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     8783                       # Number of write requests accepted
system.mem_ctrls06.readBursts                41127800                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  70264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM           1314923456                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ               1166144                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten               1430112                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys            1316089600                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys            2248448                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                36442                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts               25565                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0         5237040                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1         4903304                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2         5216082                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3         4930936                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4         5153635                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5         5189002                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6         5290172                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7         5171187                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0           15694                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            1551                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             231                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             232                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             192                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6           14109                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7           12466                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                17592304319000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5            41127800                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              70264                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0               5137053                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1               5135681                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2               5135692                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3               5135702                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4               5135736                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5               5135746                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6               5135780                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7               5135862                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                   677                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                   578                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                  555                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                  537                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                  496                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                  476                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                  437                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                  350                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                 1806                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                 1810                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                 1807                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                 1800                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                 1796                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                 1792                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                 1792                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                 1787                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                 1381                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples      5167899                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   254.717356                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   253.643902                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    14.851552                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63         8734      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95        15355      0.30%      0.47% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127         2106      0.04%      0.51% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159          117      0.00%      0.51% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191         2103      0.04%      0.55% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223        15350      0.30%      0.85% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255         5868      0.11%      0.96% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287      5118266     99.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total      5167899                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples         1810                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean 22698.574586                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean 17037.327080                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev 10581.795190                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1023           67      3.70%      3.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-2047           18      0.99%      4.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2048-3071           16      0.88%      5.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::3072-4095           11      0.61%      6.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4096-5119           14      0.77%      6.96% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::5120-6143            7      0.39%      7.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::6144-7167           15      0.83%      8.18% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::7168-8191           25      1.38%      9.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8192-9215           27      1.49%     11.05% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::9216-10239           44      2.43%     13.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::10240-11263           26      1.44%     14.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::11264-12287           28      1.55%     16.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::12288-13311           24      1.33%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::13312-14335           22      1.22%     19.01% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::14336-15359           33      1.82%     20.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::15360-16383           55      3.04%     23.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16384-17407           39      2.15%     26.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::17408-18431           56      3.09%     29.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::18432-19455           50      2.76%     31.88% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::19456-20479           61      3.37%     35.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::20480-21503          107      5.91%     41.16% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::21504-22527          103      5.69%     46.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::22528-23551          133      7.35%     54.20% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::23552-24575          109      6.02%     60.22% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24576-25599           90      4.97%     65.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::25600-26623           77      4.25%     69.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::26624-27647           67      3.70%     73.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::27648-28671           62      3.43%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::28672-29695           46      2.54%     79.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::29696-30719           43      2.38%     81.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::30720-31743           53      2.93%     84.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::31744-32767           20      1.10%     85.52% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32768-33791           29      1.60%     87.13% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::33792-34815           20      1.10%     88.23% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::34816-35839           24      1.33%     89.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::35840-36863           10      0.55%     90.11% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::36864-37887           25      1.38%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::37888-38911           17      0.94%     92.43% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::38912-39935           21      1.16%     93.59% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::39936-40959           12      0.66%     94.25% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40960-41983           12      0.66%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::41984-43007           12      0.66%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::43008-44031            9      0.50%     96.08% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::44032-45055           13      0.72%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::45056-46079           13      0.72%     97.51% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::46080-47103           14      0.77%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::47104-48127           15      0.83%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48128-49151            9      0.50%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::49152-50175            1      0.06%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::50176-51199            2      0.11%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::53248-54271            2      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56320-57343            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::59392-60415            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total         1810                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples         1810                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.691160                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.675088                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.821343                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              5      0.28%      0.28% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              3      0.17%      0.44% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::19              7      0.39%      0.83% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::20              4      0.22%      1.05% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::21              4      0.22%      1.27% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::23              5      0.28%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            405     22.38%     23.92% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::25           1377     76.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total         1810                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat               1204203619319                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat          1900702137419                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat             131492345600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29305.52                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46255.52                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      74.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   74.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.24                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits               35930765                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 37385                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.64                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  3416141.95                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 15656542891529                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT  389971823861                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0             776024928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          773283369.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          789078326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3             802999008                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0             523508880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1             521659416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2             532314744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3             541705680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         5079259660.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         5081655321.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         5179101158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3           5240112384                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12291471.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        6177254.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3            16920576                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      97368280937.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      97323413820.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      97425492721.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      97529383402.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      1017176586864.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      1017215943984.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      1017126401088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      1017035268912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        1437516710600.640137                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        1437502891025.280273                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        1437638805996.479980                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        1437747147821.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          78.226003                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          78.225251                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          78.232648                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          78.238543                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst      1679616                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data    680890112                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst      3984384                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data    652385536                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        17920                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst        74496                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total       1339044352                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst      1679616                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst      3984384                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        17920                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst        74496                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total      5760768                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks      1552640                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total       1552640                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst         6561                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data      2659727                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst        15564                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data      2548381                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           70                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst          291                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total           5230642                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         6065                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             6065                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst        95474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     38703855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       226484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     37083569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         1019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data          146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         4235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data          306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst          247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            76115335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst        95474                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       226484                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         1019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         4235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst          247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         327459                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks         88257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total              88257                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks         88257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst        95474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     38703855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       226484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     37083569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         1019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data          146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         4235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data          306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst          247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           76203592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                   5230642                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     6065                       # Number of write requests accepted
system.mem_ctrls02.readBursts                41845136                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  48520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM           1337518080                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ               1526272                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                129632                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys            1339044352                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys            1552640                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                47696                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts               44485                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs         2065                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0         5158296                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1         5143646                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2         5247026                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3         5341338                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4         5025086                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5         5494280                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6         5083568                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7         5304200                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             886                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             559                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             479                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             895                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             232                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                17592306277000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5            41845136                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              48520                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0               5224670                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1               5224550                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2               5224552                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3               5224561                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4               5224563                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5               5224565                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6               5224578                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7               5224601                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                   126                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                   115                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                  112                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                  102                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                  100                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   98                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   85                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   62                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  166                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  168                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  168                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  167                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  165                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  164                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  164                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  164                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  164                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                   50                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples      5247597                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   254.906715                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   253.913068                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    13.888896                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63        10769      0.21%      0.21% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95         9965      0.19%      0.40% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127         1697      0.03%      0.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            9      0.00%      0.43% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191         1694      0.03%      0.46% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223         9962      0.19%      0.65% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255        10585      0.20%      0.85% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287      5202916     99.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total      5247597                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          168                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean 248781.285714                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean  3606.000336                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev 550277.179171                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-65535          128     76.19%     76.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::65536-131071            5      2.98%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::262144-327679            3      1.79%     80.95% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::393216-458751            4      2.38%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::524288-589823            3      1.79%     85.12% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::655360-720895            2      1.19%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::720896-786431            2      1.19%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::786432-851967            1      0.60%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::851968-917503            1      0.60%     88.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::983040-1.04858e+06            3      1.79%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.60%     91.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.24518e+06-1.31072e+06            1      0.60%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.60%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.60%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.60%     93.45% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.60%     94.05% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.70394e+06-1.76947e+06            1      0.60%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.60%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.83501e+06-1.90054e+06            3      1.79%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1.96608e+06-2.03162e+06            2      1.19%     98.21% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2.22822e+06-2.29376e+06            1      0.60%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2.29376e+06-2.3593e+06            2      1.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          168                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          168                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.113095                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.080832                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.155179                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.60%      0.60% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::18              1      0.60%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::19              2      1.19%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::20              1      0.60%      2.98% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::21              1      0.60%      3.57% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            112     66.67%     70.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::25             50     29.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          168                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat               1217290758224                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat          1925757366224                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat             133751808000                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29123.57                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46073.57                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      76.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   76.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.30                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits               36550522                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3372                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.57                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  3359421.54                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 15650857565573                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT  395657034222                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          787796755.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          809433475.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          801306172.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3             791341488                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          531450192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1             546046392                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2             540563688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3             533841480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0           5159504064                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         5303208268.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         5269181299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         5202328435.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5799444.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6064035.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        6227020.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        6389591.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      97410480837.120010                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      97563873035.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      97519077218.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3       97450373304                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      1017139569408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      1017005014848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      1017044309424.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      1017104576016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        1437615358560                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        1437814397914.560059                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        1437761422682.880127                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        1437669608173.439941                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          78.231372                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          78.242203                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          78.239320                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          78.234324                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst       576256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data    673873920                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst      1840384                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data    646132992                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        11264                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst        52992                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data        14080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total       1322510080                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst       576256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst      1840384                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst        52992                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total      2483200                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks      2156544                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total       2156544                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst         2251                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data      2632320                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst         7189                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data      2523957                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           44                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst          207                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total           5166055                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         8424                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             8424                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.itb.walker           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst        32756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     38305034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.itb.walker           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       104613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     36728155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst          640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data          233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         3012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data          800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst          131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data           73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            75175477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst        32756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       104613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst          640                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         3012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst          131                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         141153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        122584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             122584                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        122584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.itb.walker           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst        32756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     38305034                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.itb.walker           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       104613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     36728155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst          640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data          233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         3012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data          800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst          131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data           73                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           75298061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                   5166055                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     8424                       # Number of write requests accepted
system.mem_ctrls10.readBursts                41328440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  67392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM           1321309440                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ               1200640                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten               1373344                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys            1322510080                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys            2156544                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                37520                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts               24475                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0         5323703                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1         5176840                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2         5164272                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3         5045446                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4         5264961                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5         5084400                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6         5228800                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7         5002498                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0           14807                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             200                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             184                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3           12693                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             224                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             240                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             184                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7           14385                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                17592325854000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5            41328440                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              67392                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0               5162328                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1               5161124                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2               5161118                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3               5161141                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4               5161127                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5               5161126                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6               5161130                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7               5161130                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                   151                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                   103                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                  100                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   78                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   74                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   69                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   66                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                 1749                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                 1748                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                 1743                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                 1740                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                 1738                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                 1732                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                 1728                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                 1012                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples      5192256                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   254.741443                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   253.650402                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    14.802476                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63         9964      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95        14073      0.27%      0.46% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127         1743      0.03%      0.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           60      0.00%      0.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191         1741      0.03%      0.53% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223        14072      0.27%      0.80% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255         7703      0.15%      0.95% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287      5142900     99.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total      5192256                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples         1749                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean 23608.063465                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean 18450.142585                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev  9843.045219                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-1023           59      3.37%      3.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-2047           11      0.63%      4.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-3071            7      0.40%      4.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::3072-4095            3      0.17%      4.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::4096-5119           23      1.32%      5.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::5120-6143            4      0.23%      6.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::6144-7167            8      0.46%      6.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::7168-8191            8      0.46%      7.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8192-9215           22      1.26%      8.29% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::9216-10239           11      0.63%      8.92% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::10240-11263           13      0.74%      9.66% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::11264-12287           25      1.43%     11.09% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::12288-13311           38      2.17%     13.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::13312-14335           24      1.37%     14.64% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::14336-15359           49      2.80%     17.44% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::15360-16383           36      2.06%     19.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16384-17407           41      2.34%     21.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::17408-18431           52      2.97%     24.81% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::18432-19455           66      3.77%     28.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::19456-20479           74      4.23%     32.82% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::20480-21503           78      4.46%     37.28% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::21504-22527           68      3.89%     41.17% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::22528-23551          112      6.40%     47.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::23552-24575           86      4.92%     52.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24576-25599          116      6.63%     59.12% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::25600-26623           81      4.63%     63.75% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::26624-27647           97      5.55%     69.30% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::27648-28671           91      5.20%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::28672-29695           87      4.97%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::29696-30719           44      2.52%     81.99% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::30720-31743           34      1.94%     83.93% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::31744-32767           28      1.60%     85.53% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32768-33791           14      0.80%     86.34% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::33792-34815           30      1.72%     88.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::34816-35839           28      1.60%     89.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::35840-36863           26      1.49%     91.14% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::36864-37887           22      1.26%     92.40% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::37888-38911           22      1.26%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::38912-39935           16      0.91%     94.57% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::39936-40959           11      0.63%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40960-41983           15      0.86%     96.05% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::41984-43007           17      0.97%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::43008-44031            9      0.51%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::44032-45055            6      0.34%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::45056-46079            6      0.34%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::46080-47103            8      0.46%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::47104-48127           10      0.57%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48128-49151            4      0.23%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::49152-50175            2      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::50176-51199            4      0.23%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::53248-54271            2      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::60416-61439            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total         1749                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples         1749                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.538022                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.528017                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.675122                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              2      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              5      0.29%      0.40% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::20              3      0.17%      0.57% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              2      0.11%      0.69% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              6      0.34%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              4      0.23%      1.26% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            715     40.88%     42.14% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25           1012     57.86%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total         1749                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat               1211939391678                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat          1911820485678                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat             132130944000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29351.23                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46301.23                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      75.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   75.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    30.44                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits               36105721                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 35860                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.56                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  3399825.54                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 15654727620472                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT  391787108668                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0             802554480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          781878787.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          789202915.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          782259811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0             541405800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          527457912.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2          532398792.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3          527714952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         5258226854.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         5114474227.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         5182507699.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         5123965017.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        11870530.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10910868.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2             5557248                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        11496867.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      97547940158.399994                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      97375932653.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      97429563233.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      97395956671.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      1017018991056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      1017169874832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      1017122830464.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      1017152309904.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        1437761746738.560059                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        1437561287139.840088                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        1437642818210.880127                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        1437574461083.520264                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          78.239338                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          78.228429                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          78.232866                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          78.229146                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst      3431680                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data    675173888                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst      4380928                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data    645971456                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data         3328                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst        57088                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data        23552                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total       1329062144                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst      3431680                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst      4380928                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst        57088                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total      7888128                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks      2635264                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total       2635264                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst        13405                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data      2637398                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst        17113                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data      2523326                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data           92                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total           5191649                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks        10294                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total            10294                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       195067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     38378928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       249025                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     36718973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst          829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data          189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         3245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data         1339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst          218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            75547916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       195067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       249025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst          829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         3245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst          218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         448385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        149796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             149796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        149796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       195067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     38378928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       249025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     36718973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst          829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data          189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         3245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data         1339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst          218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           75697712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                   5191649                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                    10294                       # Number of write requests accepted
system.mem_ctrls07.readBursts                41533192                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  82352                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM           1327769472                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ               1292672                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten               1891200                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys            1329062144                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys            2635264                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                40396                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts               23235                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          397                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0         5383774                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1         4794168                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2         5177061                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3         5590945                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4         5122256                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5         5070785                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6         5224868                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7         5128939                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0           17996                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             176                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            1624                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3           10908                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             176                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             208                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6           17174                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7           10838                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                17592307895000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5            41533192                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              82352                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0               5187251                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1               5185818                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2               5185921                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3               5185955                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4               5186017                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5               5186022                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6               5186043                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7               5186057                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                   678                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                   618                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                  518                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                  458                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                  390                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                  380                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                  347                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                  323                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                 2378                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                 2378                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                 2380                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                 2381                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                 2381                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                 2381                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                 2381                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                 2382                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                 2415                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                 2454                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                 2453                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                 2447                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                 2437                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                 2431                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                 2427                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                 2420                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                 2416                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                  997                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples      5224177                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   254.520601                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   253.140443                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    16.268791                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63        15593      0.30%      0.30% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95        12908      0.25%      0.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127         1982      0.04%      0.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           45      0.00%      0.58% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191         1963      0.04%      0.62% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223        12918      0.25%      0.87% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255        13106      0.25%      1.12% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287      5165662     98.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total      5224177                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples         2453                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean 16902.814105                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean 11271.730803                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev 10049.232067                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1023          192      7.83%      7.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-2047           69      2.81%     10.64% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-3071           88      3.59%     14.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::3072-4095           44      1.79%     16.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::4096-5119           47      1.92%     17.94% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::5120-6143           35      1.43%     19.36% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::6144-7167           46      1.88%     21.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::7168-8191           32      1.30%     22.54% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8192-9215           52      2.12%     24.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::9216-10239           50      2.04%     26.70% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::10240-11263           64      2.61%     29.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::11264-12287           56      2.28%     31.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::12288-13311           90      3.67%     35.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::13312-14335           65      2.65%     37.91% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::14336-15359           76      3.10%     41.01% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::15360-16383           77      3.14%     44.15% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16384-17407           79      3.22%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::17408-18431           96      3.91%     51.28% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::18432-19455           95      3.87%     55.16% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::19456-20479           99      4.04%     59.19% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::20480-21503          115      4.69%     63.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::21504-22527          147      5.99%     69.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::22528-23551          127      5.18%     75.05% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::23552-24575          115      4.69%     79.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24576-25599           88      3.59%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::25600-26623           76      3.10%     86.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::26624-27647           68      2.77%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::27648-28671           47      1.92%     91.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::28672-29695           32      1.30%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::29696-30719           26      1.06%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::30720-31743           25      1.02%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::31744-32767           14      0.57%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32768-33791           13      0.53%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::33792-34815           13      0.53%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::34816-35839           15      0.61%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::35840-36863           12      0.49%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::36864-37887           14      0.57%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::37888-38911            8      0.33%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::38912-39935            4      0.16%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::39936-40959            6      0.24%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40960-41983            3      0.12%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::41984-43007            6      0.24%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::43008-44031            5      0.20%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::44032-45055            5      0.20%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::45056-46079            4      0.16%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::46080-47103            3      0.12%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::47104-48127            5      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48128-49151            1      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::49152-50175            1      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::51200-52223            1      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::52224-53247            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::57344-58367            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total         2453                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples         2453                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.092947                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.027962                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.588448                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16             68      2.77%      2.77% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              6      0.24%      3.02% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              6      0.24%      3.26% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::19              9      0.37%      3.63% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::20              6      0.24%      3.87% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::21              4      0.16%      4.04% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              8      0.33%      4.36% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              5      0.20%      4.57% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24           1389     56.62%     61.19% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::25            952     38.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total         2453                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat               1206929570050                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat          1910232462250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat             132776947200                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29087.69                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46037.69                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      75.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   75.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.08                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits               36278410                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 49309                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  3381872.48                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 15652337916701                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT  394176798689                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          780764140.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          823596076.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          777273235.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3             793685088                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          526705968.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1             555600528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2          524350992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3             535422480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         5096813030.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         5392664908.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         5105636390.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3           5185137984                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        13120496.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        10797649.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5683322.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        17250693.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      97373034299.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      97679325559.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      97347074474.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      97489980898.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      1017172417248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      1016903740704.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      1017195189024.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      1017069832512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        1437543613042.560059                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        1437946483286.400146                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        1437535965298.560059                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        1437672067514.880127                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          78.227467                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          78.249391                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          78.227051                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          78.234458                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker       489216                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst      1832192                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data    673460480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker       819968                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst      2490624                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data    645620480                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst        50688                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total       1324786688                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst      1832192                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst      2490624                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst        50688                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total      4396288                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks      1319424                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total       1319424                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker         1911                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst         7157                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data      2630705                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker         3203                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst         9729                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data      2521955                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst          198                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total           5174948                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         5154                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             5154                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        27809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       104147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     38281533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        46609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       141575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     36699023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst          975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         2881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst          320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            75304886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       104147                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       141575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst          975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         2881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst          320                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         249898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks         75000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total              75000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks         75000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        27809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       104147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     38281533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        46609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       141575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     36699023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst          975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         2881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst          320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           75379886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                   5174948                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     5154                       # Number of write requests accepted
system.mem_ctrls08.readBursts                41399584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  41232                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM           1323433408                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ               1353280                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                 84256                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys            1324786688                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys            1319424                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                42290                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts               38582                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0         5102740                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1         5159056                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2         5355971                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3         5105721                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4         5208158                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5         5072710                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6         5191121                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7         5161817                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             224                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             435                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             176                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             536                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             518                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                17592307898000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5            41399584                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              41232                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0               5169765                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1               5169535                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2               5169541                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3               5169557                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4               5169558                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5               5169559                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6               5169559                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7               5169559                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                   102                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    99                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   92                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   76                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   74                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   73                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   73                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   72                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  110                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  109                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  108                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  108                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  108                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  108                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  108                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  107                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                   24                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples      5194122                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   254.810662                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   253.853644                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    14.145712                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63         7415      0.14%      0.14% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95        13707      0.26%      0.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127         3038      0.06%      0.47% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            6      0.00%      0.47% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191         3039      0.06%      0.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223        13705      0.26%      0.79% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255         7161      0.14%      0.93% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287      5146051     99.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total      5194122                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          109                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean 373751.100917                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean  1579.845381                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev 932508.153611                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-131071           82     75.23%     75.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::131072-262143            1      0.92%     76.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::262144-393215            2      1.83%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::393216-524287            5      4.59%     82.57% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::524288-655359            2      1.83%     84.40% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::655360-786431            2      1.83%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::786432-917503            2      1.83%     88.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::917504-1.04858e+06            2      1.83%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.57286e+06-1.70394e+06            2      1.83%     91.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.70394e+06-1.83501e+06            1      0.92%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.83501e+06-1.96608e+06            1      0.92%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1.96608e+06-2.09715e+06            1      0.92%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2.09715e+06-2.22822e+06            1      0.92%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2.49037e+06-2.62144e+06            1      0.92%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::3.14573e+06-3.2768e+06            1      0.92%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4.1943e+06-4.32538e+06            1      0.92%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::4.32538e+06-4.45645e+06            1      0.92%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::5.24288e+06-5.37395e+06            1      0.92%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          109                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          109                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.155963                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.143433                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.735027                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::18              1      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.92%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24             83     76.15%     77.98% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::25             24     22.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          109                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat               1205448252904                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat          1906454386204                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat             132343340800                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29147.17                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46097.17                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      75.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   75.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits               36163608                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  2197                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              82.91                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  3396131.56                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 15654955375077                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT  391559340313                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          781875763.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          798481756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2             785220912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3             791516880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0          527455872.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1             538658328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2             529712520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3             533959800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         5139387302.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1           5239845312                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2           5147997504                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3           5185237824                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5716500.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        5900221.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        6173936.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      97378092835.199997                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      97491195463.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2       97397002152                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      97442423089.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      1017167979936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      1017068767104.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      1017151392816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      1017111549888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        1437581266068.479980                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        1437723606045.120117                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        1437597561384.959961                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        1437651619277.760010                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          78.229516                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          78.237262                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          78.230403                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          78.233345                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker       813056                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst       843520                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data    677937920                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker       705536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst      1354496                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data    649585920                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst        59648                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data         9472                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total       1331336704                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst       843520                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst      1354496                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst        59648                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total      2275072                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks      1495040                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total       1495040                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker         3176                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst         3295                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data      2648195                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker         2756                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst         5291                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data      2537445                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst          233                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data           37                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total           5200534                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         5840                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             5840                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        46217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst        47948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     38536044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        40105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        76994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     36924430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.dtb.walker           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst          873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data          466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         3391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data          538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst          116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data           73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            75677209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        47948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        76994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst          873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         3391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst          116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         129322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks         84983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total              84983                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks         84983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        46217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        47948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     38536044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        40105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        76994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     36924430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.dtb.walker           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst          873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data          466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         3391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data          538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst          116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data           73                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           75762191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                   5200535                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     5840                       # Number of write requests accepted
system.mem_ctrls11.readBursts                41604280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  46720                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM           1330039008                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ               1297952                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                338208                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys            1331336960                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys            1495040                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                40561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts               36159                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           65                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0         5361071                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1         5067352                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2         5239820                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3         5177151                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4         5038466                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5         5180752                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6         5127570                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7         5371537                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            3229                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             208                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2324                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            1544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2096                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             200                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             216                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             752                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                17592308615000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5            41604280                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              46720                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0               5195660                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1               5195426                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2               5195426                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3               5195427                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4               5195427                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5               5195428                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6               5195429                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7               5195430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    14                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    9                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    8                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    7                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    6                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  434                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  433                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                  161                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples      5222658                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   254.731827                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   253.648548                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    14.788075                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63         9670      0.19%      0.19% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95        14649      0.28%      0.47% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127         1599      0.03%      0.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            9      0.00%      0.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191         1599      0.03%      0.53% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223        14647      0.28%      0.81% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255         9270      0.18%      0.98% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287      5171215     99.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total      5222658                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          434                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean 95767.223502                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean 17448.393439                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev 177904.450237                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-16383          108     24.88%     24.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16384-32767          181     41.71%     66.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32768-49151           54     12.44%     79.03% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::49152-65535           12      2.76%     81.80% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::65536-81919            2      0.46%     82.26% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::81920-98303            5      1.15%     83.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::98304-114687            2      0.46%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::114688-131071            3      0.69%     84.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::131072-147455            1      0.23%     84.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::147456-163839            2      0.46%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::163840-180223            1      0.23%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::180224-196607            3      0.69%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::196608-212991            2      0.46%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::212992-229375            1      0.23%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::327680-344063            3      0.69%     87.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::344064-360447            3      0.69%     88.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::376832-393215            1      0.23%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::393216-409599            1      0.23%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::409600-425983            1      0.23%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::442368-458751            2      0.46%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::491520-507903            2      0.46%     89.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::507904-524287            3      0.69%     90.55% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::557056-573439            9      2.07%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::573440-589823           16      3.69%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::589824-606207           14      3.23%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::606208-622591            2      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          434                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          434                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.352535                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.345750                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.566710                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::20              2      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            271     62.44%     62.90% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::25            161     37.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          434                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat               1228539645416                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat          1933044682466                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat             133003900800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29557.98                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46507.98                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      75.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   75.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.67                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits               36342808                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  8822                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.44                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.53                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  3378993.76                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 15652767166845                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT  393747931000                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          794984803.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          797255827.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2             780013584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          801984758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0          536299272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1             537831312                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2             526199640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3             541021464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0           5222560512                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         5217483148.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         5117023641.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         5257750118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        6869836.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        7168020.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        6499491.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        6056156.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      97470715409.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      97479986837.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      97367717157.120010                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      97518904030.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      1017086732064.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      1017078599232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      1017177081408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      1017044461344.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        1437698919756.479980                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        1437699082237.439941                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        1437555292781.760254                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        1437750935730.240234                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          78.235919                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          78.235928                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          78.228103                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          78.238749                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst      2417152                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data    670521856                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst      3687936                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data    641982976                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst        19712                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data         2560                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst        59904                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total       1318701312                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst      2417152                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst      3687936                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst        19712                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst        59904                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total      6189312                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks      1201152                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total       1201152                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst         9442                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data      2619226                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst        14406                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data      2507746                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           77                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst          234                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total           5151177                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         4692                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             4692                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       137398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     38114492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       209633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     36492256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         1120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data          146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         3405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data          262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst          262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            74958975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       137398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       209633                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         1120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         3405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst          262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         351819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks         68277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total              68277                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks         68277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       137398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     38114492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       209633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     36492256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         1120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data          146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         3405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data          262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst          262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           75027252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                   5151177                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     4692                       # Number of write requests accepted
system.mem_ctrls01.readBursts                41209416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  37536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM           1317391424                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ               1309888                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                 91200                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys            1318701312                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys            1201152                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                40934                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts               34693                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs         2047                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0         5252731                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1         5451162                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2         5274291                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3         5010568                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4         5023370                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5         4903606                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6         5109618                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7         5143136                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             410                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             208                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             536                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             240                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             498                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             280                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             446                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             232                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                17592307566000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5            41209416                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              37536                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0               5146063                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1               5146014                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2               5146018                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3               5146019                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4               5146023                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5               5146025                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6               5146028                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7               5146029                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    42                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    40                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   36                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   35                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   31                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   29                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   26                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   24                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  117                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  119                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  119                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  118                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  116                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                   25                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples      5176588                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   254.507916                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   253.314660                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    15.838940                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63         8293      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95        20119      0.39%      0.55% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127         1767      0.03%      0.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.00%      0.58% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191         1768      0.03%      0.62% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223        20117      0.39%      1.01% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255         8218      0.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287      5116302     98.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total      5176588                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          118                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean 348277.101695                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean  3284.267723                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev 685767.160691                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-65535           85     72.03%     72.03% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::262144-327679            3      2.54%     74.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::327680-393215            1      0.85%     75.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::393216-458751            2      1.69%     77.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::524288-589823            3      2.54%     79.66% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::655360-720895            2      1.69%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::720896-786431            3      2.54%     83.90% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::917504-983039            1      0.85%     84.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::983040-1.04858e+06            1      0.85%     85.59% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.04858e+06-1.11411e+06            2      1.69%     87.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.24518e+06-1.31072e+06            2      1.69%     88.98% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.85%     89.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.85%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.85%     91.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.85%     92.37% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.85%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.85%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1.96608e+06-2.03162e+06            1      0.85%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.03162e+06-2.09715e+06            2      1.69%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.22822e+06-2.29376e+06            2      1.69%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2.88358e+06-2.94912e+06            1      0.85%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3.14573e+06-3.21126e+06            1      0.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          118                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          118                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.152542                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.116729                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.265094                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.85%      0.85% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.85%      1.69% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::23              1      0.85%      2.54% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24             89     75.42%     77.97% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::25             25     21.19%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32              1      0.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          118                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat               1213968567750                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat          1911774337650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat             131739142400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29487.81                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46437.81                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      74.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   74.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    28.76                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits               35992373                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  2371                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.40                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  3412093.59                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 15656423439830                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT  390091534515                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          820413619.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1             784582848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          758804457.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          783200275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0             553453632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1             529282080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2             511891896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          528349392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         5360433062.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         5152355020.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         4971810355.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         5135955302.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5843404.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        6015513.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5913077.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        6163568.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      97633189212.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      97395334231.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      97213797895.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      97388323669.440018                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      1016944211184.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      1017152855904.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      1017312098304.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      1017159005520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        1437898301974.080322                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        1437601183457.280273                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        1437355073845.440186                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        1437581755586.879883                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          78.246769                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          78.230600                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          78.217208                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          78.229543                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst      2419456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data    679947264                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst      1005568                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data    651831296                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        19456                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst        96256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data         9984                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total       1335335424                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst      2419456                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst      1005568                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst        96256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total      3545088                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       981504                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        981504                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst         9451                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data      2656044                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst         3928                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data      2546216                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst          376                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total           5216154                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         3834                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             3834                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       137529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     38650261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        57160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     37052064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         1106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data           73                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         5471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data          568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst          247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.data           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            75904508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       137529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        57160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         1106                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         5471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst          247                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         201514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks         55792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total              55792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks         55792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       137529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     38650261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        57160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     37052064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         1106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data           73                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         5471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data          568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst          247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.data           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           75960300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                   5216154                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     3834                       # Number of write requests accepted
system.mem_ctrls05.readBursts                41729232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  30672                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM           1334376384                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                959040                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                118208                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys            1335335424                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             981504                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                29970                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts               26961                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs          114                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0         5321985                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1         5149498                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2         5067058                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3         5336104                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4         5489840                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5         5390832                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6         4995146                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7         4948799                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             586                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             395                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             439                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             208                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             392                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             748                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             678                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                17592306534000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5            41729232                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              30672                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0               5212434                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1               5212364                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2               5212365                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3               5212373                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4               5212375                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5               5212376                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6               5212381                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7               5212384                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    37                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    36                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   34                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   26                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   24                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   22                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   17                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   14                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  152                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  154                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  153                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  151                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  150                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  150                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  149                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  149                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  149                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                   53                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples      5241843                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   254.584998                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   253.489096                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    15.334799                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63         6746      0.13%      0.13% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95        20095      0.38%      0.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127         2143      0.04%      0.55% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           11      0.00%      0.55% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191         2144      0.04%      0.59% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223        20092      0.38%      0.98% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255         6621      0.13%      1.10% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287      5183991     98.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total      5241843                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          153                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean 270020.588235                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean  9041.580440                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev 413584.803981                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-32767           76     49.67%     49.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32768-65535           11      7.19%     56.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::65536-98303            5      3.27%     60.13% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::98304-131071            2      1.31%     61.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::131072-163839            2      1.31%     62.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::163840-196607            4      2.61%     65.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::196608-229375            1      0.65%     66.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::229376-262143            4      2.61%     68.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::262144-294911            3      1.96%     70.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::294912-327679            4      2.61%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::360448-393215            1      0.65%     73.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::425984-458751            1      0.65%     74.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::458752-491519            3      1.96%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::491520-524287            3      1.96%     78.43% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::524288-557055            1      0.65%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::557056-589823            3      1.96%     81.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::589824-622591            3      1.96%     83.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::622592-655359            3      1.96%     84.97% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::655360-688127            1      0.65%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::688128-720895            1      0.65%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::720896-753663            2      1.31%     87.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::786432-819199            1      0.65%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::917504-950271            2      1.31%     89.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::950272-983039            2      1.31%     90.85% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.01581e+06-1.04858e+06            2      1.31%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.04858e+06-1.08134e+06            1      0.65%     92.81% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.08134e+06-1.11411e+06            1      0.65%     93.46% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.11411e+06-1.14688e+06            1      0.65%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.27795e+06-1.31072e+06            1      0.65%     94.77% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.31072e+06-1.34349e+06            1      0.65%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.34349e+06-1.37626e+06            2      1.31%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.37626e+06-1.40902e+06            1      0.65%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.44179e+06-1.47456e+06            2      1.31%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1.57286e+06-1.60563e+06            2      1.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          153                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          153                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.143791                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.107228                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.226990                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              1      0.65%      0.65% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::18              2      1.31%      1.96% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::19              1      0.65%      2.61% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::21              2      1.31%      3.92% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24             94     61.44%     65.36% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::25             53     34.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          153                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat               1228876815846                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat          1935679306746                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat             133437638400                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29469.99                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46419.99                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      75.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   75.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    29.40                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits               36458032                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3081                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.02                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  3370181.41                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 15651458630056                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT  395056099084                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          799277068.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          794346739.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          832604572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          760252953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0             539194848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          535868832.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2             561677688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3             512869056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         5244287692.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1           5210424960                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         5448581798.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         4982247129.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5926348.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        6095969.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5882388.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        6441016.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      97496302043.520004                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      97463477704.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      97724077217.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      97227589469.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      1017064287648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      1017093080928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      1016864484864.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      1017300000432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        1437730033509.120117                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        1437684052992                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        1438018066388.160156                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        1437370157916.479980                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          78.237612                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          78.235110                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          78.253286                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          78.218028                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            0                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            0                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            0                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst      1215744                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data    674400000                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst      1274112                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data    645796864                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst        32000                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total       1322734080                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst      1215744                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst      1274112                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst        32000                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total      2535168                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks      1807104                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total       1807104                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst         4749                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data      2634375                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst         4977                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data      2522644                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst          125                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total           5166930                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         7059                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             7059                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst        69107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     38334938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        72424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     36709049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst          655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data           58                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         1819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            75188210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst        69107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        72424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst          655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         1819                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         144107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        102721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             102721                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        102721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst        69107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     38334938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        72424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     36709049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst          655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data           58                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         1819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           75290931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                   5166930                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     7059                       # Number of write requests accepted
system.mem_ctrls14.readBursts                41335440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  56472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM           1321156576                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ               1577504                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                297952                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys            1322734080                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys            1807104                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                49297                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts               47155                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0         5079352                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1         5077096                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2         5140873                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3         5496520                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4         5038841                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5         5134885                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6         5167064                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7         5151512                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            3034                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            1944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             400                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            2917                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             216                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             240                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                17592324906000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5            41335440                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              56472                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0               5160829                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1               5160651                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2               5160653                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3               5160653                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4               5160653                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5               5160654                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6               5160658                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7               5160658                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                   139                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    90                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   88                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   87                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   86                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   85                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   80                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   79                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  375                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  375                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  376                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  376                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  376                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  378                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  379                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  379                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  382                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  383                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  380                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  379                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  378                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  375                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  373                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  373                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                  216                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples      5183834                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   254.918373                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   253.984793                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    13.684502                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63         8630      0.17%      0.17% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95        11623      0.22%      0.39% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127         1696      0.03%      0.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           18      0.00%      0.42% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191         1696      0.03%      0.46% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223        11622      0.22%      0.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255         8186      0.16%      0.84% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287      5140363     99.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total      5183834                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          383                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean 107793.832898                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean 11824.490099                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev 324241.133004                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-65535          337     87.99%     87.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::65536-131071           11      2.87%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::131072-196607            1      0.26%     91.12% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::262144-327679            4      1.04%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::393216-458751            2      0.52%     92.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::524288-589823            3      0.78%     93.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::589824-655359            2      0.52%     93.99% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::655360-720895            4      1.04%     95.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::720896-786431            1      0.26%     95.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::786432-851967            2      0.52%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::851968-917503            2      0.52%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::917504-983039            1      0.26%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::983040-1.04858e+06            1      0.26%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.17965e+06-1.24518e+06            2      0.52%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.31072e+06-1.37626e+06            1      0.26%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.26%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.44179e+06-1.50733e+06            1      0.26%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.57286e+06-1.6384e+06            3      0.78%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.26%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2.09715e+06-2.16269e+06            1      0.26%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2.22822e+06-2.29376e+06            2      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          383                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          383                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.310705                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.261728                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.406814                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              5      1.31%      1.31% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              3      0.78%      2.09% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              4      1.04%      3.13% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              1      0.26%      3.39% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              3      0.78%      4.18% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              2      0.52%      4.70% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            151     39.43%     44.13% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::25            214     55.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          383                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat               1198440538087                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat          1898240661937                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat             132115657600                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29027.67                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45977.67                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      75.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   75.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.82                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits               36103846                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  7774                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  3400147.33                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 15655615950154                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT  390898778986                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          775025193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1             813059856                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          776367244.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3             786584736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0             522834456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1             548492760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2          523739808.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3             530632560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0           5087022720                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         5326999142.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         5095977369.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         5167890124.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5680005.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        7700935.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        7039042.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      97326349001.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      97592309542.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      97344265697.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      97414274136.960007                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      1017213369264.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      1016980070544.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      1017197652864.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      1017136241952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        1437511038499.199951                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        1437849390639.360107                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        1437525799885.439941                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        1437622154271.359863                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          78.225695                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          78.244107                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          78.226498                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          78.231741                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker       465920                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst      2174720                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data    683810816                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker       439296                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst      1782272                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data    654864128                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data         6400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data        11776                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total       1343644928                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst      2174720                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst      1782272                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total      4045056                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks      2245376                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total       2245376                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker         1820                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst         8495                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data      2671136                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker         1716                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst         6962                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data      2558063                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data           25                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst          266                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total           5248613                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         8771                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             8771                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker        26484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst       123618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     38869877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker        24971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       101310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     37224460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst          946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data          364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         3871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data          669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst          189                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data           87                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            76376845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       123618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       101310                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst          946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         3871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst          189                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         229933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        127634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             127634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        127634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker        26484                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       123618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     38869877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker        24971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       101310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     37224460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst          946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data          364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         3871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data          669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst          189                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data           87                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           76504479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                   5248613                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     8771                       # Number of write requests accepted
system.mem_ctrls13.readBursts                41988904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  70168                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM           1342457056                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ               1187872                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten               1457536                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys            1343644928                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys            2245376                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                37121                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts               24636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0         5402624                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1         5195366                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2         5379752                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3         5134243                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4         5169656                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5         5070205                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6         5287184                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7         5312753                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             367                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             216                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            1716                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             224                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5           20721                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             168                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7           21776                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                17592317162000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5            41988904                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              70168                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0               5244978                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1               5243626                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2               5243630                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3               5243640                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4               5243635                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5               5243637                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6               5243650                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7               5243651                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                   220                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                   194                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                  181                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                  164                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                  160                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                  155                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                  136                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                  126                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                 1838                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                 1838                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                 1838                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                 1838                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                 1838                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                 1848                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                 1861                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                 1863                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                 1865                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                 1867                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                 1868                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                 1868                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                 1866                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                 1864                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                 1863                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                 1853                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                 1843                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                 1840                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                  971                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples      5272331                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   254.899511                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   253.922400                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    13.911506                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63         9701      0.18%      0.18% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95        11546      0.22%      0.40% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127         1670      0.03%      0.43% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           94      0.00%      0.44% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191         1654      0.03%      0.47% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223        11542      0.22%      0.69% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255         7362      0.14%      0.83% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287      5228762     99.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total      5272331                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples         1868                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean 22457.108137                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean 17436.061633                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev  9654.372417                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1023           66      3.53%      3.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-2047           12      0.64%      4.18% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-3071           11      0.59%      4.76% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::3072-4095           36      1.93%      6.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::4096-5119            4      0.21%      6.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::5120-6143           13      0.70%      7.60% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::6144-7167           15      0.80%      8.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::7168-8191           16      0.86%      9.26% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8192-9215           14      0.75%     10.01% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::9216-10239           17      0.91%     10.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::10240-11263           23      1.23%     12.15% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::11264-12287           29      1.55%     13.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::12288-13311           31      1.66%     15.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::13312-14335           25      1.34%     16.70% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::14336-15359           50      2.68%     19.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::15360-16383           52      2.78%     22.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16384-17407           63      3.37%     25.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::17408-18431           56      3.00%     28.53% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::18432-19455           78      4.18%     32.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::19456-20479           76      4.07%     36.78% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::20480-21503           76      4.07%     40.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::21504-22527           94      5.03%     45.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::22528-23551          103      5.51%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::23552-24575          102      5.46%     56.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24576-25599           87      4.66%     61.51% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::25600-26623          104      5.57%     67.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::26624-27647           97      5.19%     72.27% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::27648-28671           90      4.82%     77.09% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::28672-29695           97      5.19%     82.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::29696-30719           67      3.59%     85.87% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::30720-31743           46      2.46%     88.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::31744-32767           29      1.55%     89.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32768-33791           22      1.18%     91.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::33792-34815           19      1.02%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::34816-35839           17      0.91%     92.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::35840-36863           19      1.02%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::36864-37887           16      0.86%     94.86% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::37888-38911           10      0.54%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::38912-39935           10      0.54%     95.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::39936-40959           15      0.80%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40960-41983           11      0.59%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::41984-43007            6      0.32%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::43008-44031            6      0.32%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::44032-45055            9      0.48%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::45056-46079            5      0.27%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::46080-47103            6      0.32%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::47104-48127            7      0.37%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48128-49151            5      0.27%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::49152-50175            2      0.11%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::50176-51199            3      0.16%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::60416-61439            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total         1868                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples         1868                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.383298                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.358588                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.022919                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              4      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              2      0.11%      0.32% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              8      0.43%      0.75% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19             19      1.02%      1.77% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::20              1      0.05%      1.82% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21             10      0.54%      2.36% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22             10      0.54%      2.89% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              3      0.16%      3.05% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            849     45.45%     48.50% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25            962     51.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total         1868                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat               1236803287364                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat          1947886009214                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat             134245705600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29481.54                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46431.54                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      76.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   76.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    29.91                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits               36687011                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 37989                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  3346211.19                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 15648525566633                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT  397989162507                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          808356326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          801853516.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          783590371.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          811062806.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0             545319744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1             540932928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2          528612552.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3             547145544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         5307103526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         5265718348.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2           5128665984                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         5309302003.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0             5971968                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6424842.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        14538839.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        15119032.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      97560942560.640015                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      97517218927.680008                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      97408122514.559998                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      97614898778.880005                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      1017007585440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      1017045939504.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      1017141638112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      1016960255424.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        1437816037424.640137                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        1437758845926.720215                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        1437585926232                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        1437838541448                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          78.242292                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          78.239180                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          78.229770                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          78.243517                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker       688128                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst      1924096                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data    662553856                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker       296448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst       974592                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data    635404032                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data         6144                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst        65280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data        24064                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total       1301954048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst      1924096                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst       974592                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst        65280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total      2979584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks      3564800                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total       3564800                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker         2688                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst         7516                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data      2588101                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker         1158                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst         3807                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data      2482047                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data           24                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst          255                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data           94                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total           5085758                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks        13925                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total            13925                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        39115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.itb.walker           29                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       109371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     37661567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        16851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.itb.walker           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        55399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     36118289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.itb.walker           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst          771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data          349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         3711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data         1368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst          116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data           44                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            74007010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       109371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        55399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst          771                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         3711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst          116                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         169369                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        202634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             202634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        202634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        39115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.itb.walker           29                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       109371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     37661567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        16851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.itb.walker           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        55399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     36118289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.itb.walker           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst          771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data          349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         3711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data         1368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst          116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data           44                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           74209644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                   5085758                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                    13925                       # Number of write requests accepted
system.mem_ctrls00.readBursts                40686064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                 111400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM           1300578400                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ               1375648                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten               3000960                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys            1301954048                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys            3564800                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                42989                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts               17636                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs          130                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0         5157821                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1         5083712                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2         4969457                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3         5063304                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4         5278719                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5         5146554                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6         5041728                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7         4901780                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0           13277                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             263                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2           24400                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3           20692                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4           22493                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             240                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6           12191                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             224                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                17592318504000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5            40686064                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5             111400                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0               5079892                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1               5078685                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2               5078720                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3               5078738                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4               5078754                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5               5078814                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6               5078874                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7               5078898                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                  2135                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                  1527                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                 1481                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                 1431                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                 1393                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                 1316                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                 1224                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                 1189                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    2                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                 3806                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                 3806                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                 3808                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                 3818                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                 3828                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                 3830                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                 3832                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                 3832                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                 3902                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                 3913                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                 3914                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                 3914                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                 3905                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                 3894                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                 3874                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                 3860                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                 3848                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                 3846                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                  856                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples      5122512                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   254.480489                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   253.199523                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    16.178288                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63        10490      0.20%      0.20% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95        18437      0.36%      0.56% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127         1729      0.03%      0.60% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159          182      0.00%      0.60% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191         1706      0.03%      0.64% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223        18473      0.36%      1.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255         7752      0.15%      1.15% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287      5063743     98.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total      5122512                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples         3914                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean 10383.890138                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean  6237.134903                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev  7816.863082                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1023          266      6.80%      6.80% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-2047          696     17.78%     24.58% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-3071          115      2.94%     27.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3072-4095          117      2.99%     30.51% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::4096-5119          156      3.99%     34.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::5120-6143          130      3.32%     37.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::6144-7167          161      4.11%     41.93% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::7168-8191          125      3.19%     45.12% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8192-9215          132      3.37%     48.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::9216-10239          115      2.94%     51.43% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::10240-11263          182      4.65%     56.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::11264-12287          141      3.60%     59.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::12288-13311          135      3.45%     63.13% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::13312-14335          136      3.47%     66.61% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::14336-15359          117      2.99%     69.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::15360-16383          129      3.30%     72.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16384-17407          137      3.50%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::17408-18431          159      4.06%     80.45% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::18432-19455          106      2.71%     83.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::19456-20479           94      2.40%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::20480-21503          126      3.22%     88.78% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::21504-22527          159      4.06%     92.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::22528-23551          113      2.89%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::23552-24575           66      1.69%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24576-25599           33      0.84%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::25600-26623           28      0.72%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::26624-27647           20      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::27648-28671           15      0.38%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::29696-30719            3      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::33792-34815            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::46080-47103            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total         3914                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples         3914                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.960143                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.910980                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.384240                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16             83      2.12%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::18             11      0.28%      2.40% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19             11      0.28%      2.68% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::20             24      0.61%      3.30% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21             26      0.66%      3.96% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::22             16      0.41%      4.37% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::23              2      0.05%      4.42% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24           2904     74.20%     78.62% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25            837     21.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total         3914                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat               1190426574124                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat          1879326695374                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat             130057840000                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29289.78                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46239.78                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      73.93                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   74.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.74                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.68                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits               35536239                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 78104                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.43                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.30                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  3449688.64                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 15659658538587                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT  386856190553                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          783200275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          770514595.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          797742691.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          763815225.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0          528349392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1          519791592.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2             538159752                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3             515272176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         5131483468.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         5026075891.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         5221800729.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         4982864140.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        11793807.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        24526540.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        15376573.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        11439221.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      97402535055.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1       97328978352                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      97518449471.040009                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      97267348693.440018                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      1017146539392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      1017211062816                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      1017044860080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      1017265123920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        1437584659249.920166                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        1437461707646.399902                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        1437717147156.479980                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        1437386621236.799805                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          78.229701                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          78.223010                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          78.236911                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          78.218924                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker       530688                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst      1376512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data    666990848                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker       882432                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        22528                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data    639148032                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data         8960                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst        46592                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data        14848                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total       1309038080                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst      1376512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        22528                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst        46592                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total      1461504                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       594432                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        594432                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker         2073                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst         5377                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data      2605433                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker         3447                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           88                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data      2496672                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst          182                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data           58                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total           5113430                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2322                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2322                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        30166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst        78245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     37913779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        50160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         1281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     36331109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst          698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data          509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         2648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data          844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data           44                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            74409687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        78245                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         1281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst          698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         2648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst          204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          83076                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks         33789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total              33789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks         33789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        30166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        78245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     37913779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        50160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         1281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     36331109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst          698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data          509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         2648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data          844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data           44                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           74443477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                   5113430                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2322                       # Number of write requests accepted
system.mem_ctrls12.readBursts                40907440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  18576                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM           1308466720                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                571360                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                124480                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys            1309038080                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             594432                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                17855                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts               14678                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs            7                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0         5279184                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1         4911233                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2         5341897                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3         5120754                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4         5011480                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5         5033088                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6         5079485                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7         5112464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             464                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             232                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             547                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             816                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            1095                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                17592309820000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5            40907440                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              18576                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0               5111188                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1               5111160                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2               5111160                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3               5111161                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4               5111168                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5               5111167                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6               5111169                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7               5111169                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    38                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    34                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   34                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   33                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   27                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   27                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   25                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   25                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  160                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  161                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                   35                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples      5132982                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   254.937812                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   254.073651                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    13.392325                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63         6946      0.14%      0.14% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95        11537      0.22%      0.36% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127         2821      0.05%      0.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            5      0.00%      0.42% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191         2820      0.05%      0.47% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223        11539      0.22%      0.69% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255         6874      0.13%      0.83% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287      5090440     99.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total      5132982                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          161                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean 251709.819876                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean  6607.219776                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev 461907.622030                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-32767           84     52.17%     52.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32768-65535           11      6.83%     59.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::65536-98303            9      5.59%     64.60% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::98304-131071            2      1.24%     65.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::131072-163839            3      1.86%     67.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::163840-196607            1      0.62%     68.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::196608-229375            4      2.48%     70.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::229376-262143            2      1.24%     72.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::262144-294911            9      5.59%     77.64% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::294912-327679            2      1.24%     78.88% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::327680-360447            1      0.62%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::360448-393215            1      0.62%     80.12% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::425984-458751            4      2.48%     82.61% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::458752-491519            1      0.62%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::557056-589823            4      2.48%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::589824-622591            6      3.73%     89.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::753664-786431            1      0.62%     90.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::884736-917503            1      0.62%     90.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.11411e+06-1.14688e+06            1      0.62%     91.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.17965e+06-1.21242e+06            2      1.24%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.21242e+06-1.24518e+06            1      0.62%     93.17% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.24518e+06-1.27795e+06            1      0.62%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.34349e+06-1.37626e+06            1      0.62%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.37626e+06-1.40902e+06            1      0.62%     95.03% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.62%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.6384e+06-1.67117e+06            1      0.62%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.67117e+06-1.70394e+06            1      0.62%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.80224e+06-1.83501e+06            2      1.24%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.86778e+06-1.90054e+06            2      1.24%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1.93331e+06-1.96608e+06            1      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          161                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          161                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.161491                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.146905                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.765675                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.62%      0.62% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            126     78.26%     78.88% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::25             34     21.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          161                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat               1196551944043                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat          1889630409793                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat             130846672000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29263.00                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46213.00                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      74.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   74.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.74                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    28.17                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits               35757248                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3245                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  3438851.18                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 15659485100939                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT  387029936406                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          776926684.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          797350780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          766763625.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          779253955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0          524117208.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1             537895368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2             517261176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3          525687192.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0           5103780864                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1           5239545792                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         5031347942.400001                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         5105274969.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5829304.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1             5837184                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        6035005.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        6280934.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      97342685766.720001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      97487095458.240005                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      97270808201.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      97357821209.280014                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      1017199038768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      1017072363600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      1017262089264.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      1017185762064.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        1437533136455.040039                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        1437720846042.239990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        1437435063073.919922                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        1437540838183.680176                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          78.226897                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          78.237112                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          78.221560                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          78.227316                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst      2482944                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data    671027968                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst      1539584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data    643071488                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        19968                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst        93952                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total       1318243584                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst      2482944                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst      1539584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        19968                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst        93952                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total      4140032                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       965632                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        965632                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst         9699                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data      2621203                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst         6014                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data      2511998                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           78                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst          367                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total           5149389                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         3772                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             3772                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       141138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     38143261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        87515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     36554130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         1135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data          175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         5341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data           44                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst          204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data           15                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            74932956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       141138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        87515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         1135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         5341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst          204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         235332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks         54889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total              54889                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks         54889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       141138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     38143261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        87515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     36554130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         1135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data          175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         5341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data           44                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst          204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data           15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           74987846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                   5149389                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     3772                       # Number of write requests accepted
system.mem_ctrls03.readBursts                41195112                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  30176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM           1317266048                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                977536                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                 88384                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys            1318243584                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             965632                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                30548                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts               27422                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0         5259337                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1         5198241                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2         5222074                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3         5014590                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4         5169071                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5         4775609                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6         5268890                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7         5256752                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             282                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             208                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             617                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             263                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                17592310162000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5            41195112                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              30176                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0               5145335                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1               5145169                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2               5145183                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3               5145193                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4               5145200                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5               5145210                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6               5145242                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7               5145260                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                   400                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                   378                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                  364                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                  354                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                  347                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                  337                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                  305                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                  287                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  113                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  114                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                   26                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples      5166558                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   254.977188                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   253.962887                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    13.671907                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63        13020      0.25%      0.25% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95         6253      0.12%      0.37% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127         1395      0.03%      0.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            4      0.00%      0.40% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191         1393      0.03%      0.43% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223         6254      0.12%      0.55% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255        12802      0.25%      0.80% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287      5125437     99.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total      5166558                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          114                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean 361090.131579                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean  3106.171902                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev 680350.176118                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-65535           74     64.91%     64.91% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::65536-131071            4      3.51%     68.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::131072-196607            6      5.26%     73.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::262144-327679            1      0.88%     74.56% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::393216-458751            4      3.51%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::524288-589823            1      0.88%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::589824-655359            2      1.75%     80.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::655360-720895            1      0.88%     81.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::720896-786431            1      0.88%     82.46% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::786432-851967            1      0.88%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::851968-917503            1      0.88%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.88%     85.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.17965e+06-1.24518e+06            1      0.88%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.88%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.44179e+06-1.50733e+06            2      1.75%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.88%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.88%     90.35% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.6384e+06-1.70394e+06            1      0.88%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.70394e+06-1.76947e+06            2      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.88%     93.86% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.83501e+06-1.90054e+06            1      0.88%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1.90054e+06-1.96608e+06            1      0.88%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2.16269e+06-2.22822e+06            1      0.88%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2.22822e+06-2.29376e+06            3      2.63%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2.94912e+06-3.01466e+06            1      0.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          114                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          114                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.228070                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.224490                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.421441                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24             88     77.19%     77.19% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::25             26     22.81%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          114                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat               1205405663949                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat          1903145023749                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat             131726604800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29282.60                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46232.60                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      74.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   74.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.75                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    29.20                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits               35998469                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  2299                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.48                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  3413887.16                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 15656955191343                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT  389559669002                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          797222563.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          780293606.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          759832012.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          802919174.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0             537808872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1             526388544                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2          512585088.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3             541651824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0           5236266048                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         5126775513.599999                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         4981781875.200001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         5270186188.800001                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5915566.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        5932984.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5862481.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5736821.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      97483882956.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      97367936748.480011                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      97221384112.320007                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      97525333301.759995                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      1017075181584.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      1017176888784.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      1017305443728                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      1017038821632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        1437717035448.960205                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        1437564974040.000244                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        1437367647157.439941                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        1437765406801.919922                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          78.236905                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          78.228630                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          78.217892                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          78.239537                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst      2798848                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data    683449088                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst      1636608                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data    655936512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        16128                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst        68864                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data        14336                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total       1343928832                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst      2798848                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst      1636608                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total      4523008                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks      1477120                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total       1477120                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst        10933                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data      2669723                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst         6393                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data      2562252                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst          269                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data           56                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total           5249722                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         5770                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             5770                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       159095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     38849315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst        93030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     37285417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst          917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data          291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         3914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data          815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst          146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data           44                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            76392983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       159095                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst        93030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst          917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         3914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst          146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         257101                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks         83964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total              83964                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks         83964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       159095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     38849315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst        93030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     37285417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst          917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data          291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         3914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data          815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst          146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data           44                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           76476947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                   5249722                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     5770                       # Number of write requests accepted
system.mem_ctrls04.readBursts                41997776                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  46160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM           1342338336                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ               1590496                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                311488                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys            1343928832                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys            1477120                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                49703                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts               36434                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         1961                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0         5417948                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1         5193380                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2         5348302                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3         5047367                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4         5367673                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5         5333113                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6         5171304                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7         5068986                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            1983                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             272                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2556                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2319                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             256                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             255                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             264                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            1829                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                17592308583000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5            41997776                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              46160                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0               5243763                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1               5243467                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2               5243465                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3               5243461                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4               5243456                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5               5243449                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6               5243447                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7               5243446                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   15                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   14                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  395                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  396                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  400                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  399                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  397                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  396                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  394                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                  181                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples      5265461                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   254.991885                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   254.014828                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    13.519336                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63        12048      0.23%      0.23% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95         7637      0.15%      0.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127         1093      0.02%      0.39% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           24      0.00%      0.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191         1104      0.02%      0.42% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223         7636      0.15%      0.56% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255        11578      0.22%      0.78% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287      5224341     99.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total      5265461                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          400                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean 104868.022500                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean 12628.056497                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev 336632.975663                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-65535          363     90.75%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::65536-131071            5      1.25%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::196608-262143            4      1.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::327680-393215            2      0.50%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::393216-458751            1      0.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::458752-524287            1      0.25%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::524288-589823            2      0.50%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::589824-655359            3      0.75%     95.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::720896-786431            2      0.50%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::786432-851967            1      0.25%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::851968-917503            1      0.25%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::917504-983039            1      0.25%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::983040-1.04858e+06            2      0.50%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.11411e+06-1.17965e+06            1      0.25%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.31072e+06-1.37626e+06            2      0.50%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.37626e+06-1.44179e+06            1      0.25%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.50733e+06-1.57286e+06            1      0.25%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.57286e+06-1.6384e+06            1      0.25%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.16269e+06-2.22822e+06            1      0.25%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.22822e+06-2.29376e+06            2      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2.29376e+06-2.3593e+06            2      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          400                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          400                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.335000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.307707                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.049060                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              4      1.00%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.25%      1.25% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              2      0.50%      1.75% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::22              1      0.25%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              1      0.25%      2.25% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            211     52.75%     55.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::25            180     45.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          400                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat               1227711008926                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat          1938730846276                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat             134233833600                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29267.40                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46217.40                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      76.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   76.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.76                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.76                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.93                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits               36684216                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  8130                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.45                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.59                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  3347414.21                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 15649396098115                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF  1545792588000                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT  397118706525                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0             809412912                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          793192780.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          816245942.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3             781344144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0             546032520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1          535090368.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2             550642104                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3             527097240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         5312731507.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         5206904102.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         5358513139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         5128992460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        6240291.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        7675223.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5709864.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        6557967.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      316580757859.200012                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      97570479216.960007                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      97459043086.080002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      97617116252.160004                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      97379055633.599991                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      1016999219952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      1017096970944.000122                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      1016958310272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      1017167135376                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        1437824874259.199951                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        1437679634363.520020                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        1437887295433.919922                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        1437570940680.959961                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          78.242773                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          78.234869                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          78.246170                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          78.228955                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq            82824996                       # Transaction distribution
system.membus.trans_dist::ReadResp           82824996                       # Transaction distribution
system.membus.trans_dist::WriteReq               3548                       # Transaction distribution
system.membus.trans_dist::WriteResp              3548                       # Transaction distribution
system.membus.trans_dist::Writeback            111381                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            33226                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8413                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           28514                       # Transaction distribution
system.membus.trans_dist::ReadExReq             25195                       # Transaction distribution
system.membus.trans_dist::ReadExResp            25194                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        24548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave    165864463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    165889011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              165889011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        49096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave  21235928065                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  21235977161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             21235977161                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq  41412498000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp 1366477165500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq      3548000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp      1774000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback   1837786500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     16613499                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq      4206999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     14257000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     12597500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    415701000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq         3204                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp        34757                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq         1106                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp           41                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           10                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          147                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           46                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp         2095                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       310500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp    303369996                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp       267500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        40000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        10000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      1230000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         7000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp     14039500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          4370                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                        37040                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              367500                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime          318906996                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            13126                       # Total snoops (count)
system.membus.snoop_fanout::samples          82994484                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                82994484    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            82994484                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             7910500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded               12274                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy         43272776000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer5.succeeded            82981359                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy       1366908897500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              7.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded           82882252                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq           82816270                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp          82816269                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback           111381                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq           22416                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq          6098                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp          28514                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            25194                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           25194                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port      2545319                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port      2579879                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port      2615642                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port      2576397                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port      2624007                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port      2608341                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port      2573596                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port      2597989                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port      2586558                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      2597334                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port      2585792                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port      2603786                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port      2556214                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port      2626435                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port      2586601                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port      2598962                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total     41462853                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port      2547863                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port      2578954                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port      2614145                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port      2576505                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port      2628455                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port      2607013                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port      2570306                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port      2597531                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port      2589101                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      2594935                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port      2584715                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port      2603255                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port      2555515                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port      2625382                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port      2586424                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port      2602777                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total     41462877                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port      2546869                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port      2578907                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port      2621294                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port      2574130                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port      2629173                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port      2608362                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port      2575580                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port      2598971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port      2590226                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      2590582                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port      2586167                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port      2597893                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port      2555000                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port      2628545                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port      2582076                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port      2598896                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total     41462671                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port      2545650                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port      2573400                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port      2620398                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port      2575524                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port      2627501                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port      2612654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port      2571293                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port      2599895                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port      2589173                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      2589250                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port      2583910                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port      2602105                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port      2562467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port      2625677                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port      2585822                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port      2598218                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total     41462937                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total             165851338                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port    326242560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port    330247936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port    334851072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port    329897472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port    335930368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port    333992448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port    329692160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port    332846080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port    331253248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port    331488000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port    331245824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port    333469184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port    327269632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port    336461824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port    331302912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port    332795904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total   5308986625                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port    326566144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port    330124544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port    334680320                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port    329914880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port    336503296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port    333813504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port    329279744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port    332787200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port    331566336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port    331174656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port    331106816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port    333397760                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port    327184640                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port    336325632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port    331285248                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port    333277696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total   5308988416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port    326435072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port    330116352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port    335596544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port    329613312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port    336590848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port    333975808                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port    329955072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port    332974336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port    331708672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port    330625280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port    331305984                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port    332715264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port    327109376                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port    336734976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port    330735616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port    332784384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total   5308976896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port    326275072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port    329413632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port    335469056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port    329783552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port    336381440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port    334535168                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port    329411072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port    333089792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port    331577856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port    330442496                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port    331008000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port    333249536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port    328068864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port    336367872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port    331217408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port    332685312                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total   5308976128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total            21235928065                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq 115938170800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp 816416054298                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback   1046981400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq     31382400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq      8537200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp     39891086                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     35251200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    237243286                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq        11518                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq           51                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq      4643200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        22400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                        11569                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime            4665600                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy         7249939800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded            5099813                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy         7258617600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded            5157916                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy         7382228800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded            5238772                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy         7243997200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded            5153164                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy         7406593400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded            5257453                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy         7338813600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded            5220102                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy         7279945800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded            5149779                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy         7365614000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded            5202340                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy         7292969200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded            5180106                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         7372014000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            5192472                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy        7311307200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded           5174504                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy        7335730000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded           5206440                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy        7180631000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded           5115759                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy        7429937800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded           5257405                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy        7299441000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded           5173991                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy        7312542600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded           5201343                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy      204173754885                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded          20717512                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy      204173428595                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded          20717538                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy      204172327779                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded          20717331                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy      204173678911                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             1.2                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded          20717597                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.iocache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq     82816269                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp     82816269                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback       111381                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq        22416                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq         6098                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp        28514                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        25194                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        25194                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave     41462852                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave     41462877                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave     41462671                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave     41462937                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total    165851337                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave   5308986625                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave   5308988416                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave   5308976896                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave   5308976128                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total  21235928065                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq  66253015200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp 331265076000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    445524000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq     17932800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq      4878400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp     22811200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq     20155200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp    100776000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp        15493                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp           50                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp          276                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp     43571000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        83400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp       738400                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                 15819                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime     44392800                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy  16685321700                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded     20745340                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy  16685237600                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded     20745339                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy  16685900800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded     20745340                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy  16685046400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded     20745340                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy 331388664000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.9                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded     82869978                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq          323230121                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp         323230121                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3548                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3548                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           119668                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           39638                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         11658                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          51296                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35876                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35876                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       321708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    112893575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side           57                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side    216955959                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       431335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    108184837                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side    207838041                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         1590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        12676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         5632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          450                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             646650275                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     41178624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  14444791348                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side    433907708                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     55210752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  13842153832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side          156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side    415671864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       449024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       165180                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side           12                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1622528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       638936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        45849                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            29235938841                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq 161615754608                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp 3811386876442                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq      3548000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp      1774000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   3889213493                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     19825487                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq      5831495                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     19087995                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     19127117                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    894084416                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        11673                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        17385                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq         2236                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1136                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq           14                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           16                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp          120                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq           73                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          170                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    113049867                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp    233730716                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq     63062500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     35460500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq       323000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq       279500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp      1708998                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq       660000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      3089000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        15150                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       17675                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          212835367                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime         238528714                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                          111077                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples        323428235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47             323428235    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          323428235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       165553300700                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded          323440510                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy        5235820317                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded            160854                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      1833635708467                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            10.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded          56446834                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.occupancy             32000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.succeeded                32                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy      108480826404                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded         108479032                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        7019875552                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded            215667                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      1756673371772                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            10.0                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded          54085830                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.occupancy             49000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.succeeded                49                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy      103921944753                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded         103920075                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         57011486                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             1754                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy         24112999                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded              855                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy             1000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded                1                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded                3                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy        206002961                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded             6338                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy         83913994                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded             2859                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         13066996                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              402                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          6848500                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              253                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples      1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0      1759230    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total      1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples      1759230                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0      1759230    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total      1759230                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples      1759230                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0      1759230    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total      1759230                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples      1759230                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0      1759230    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total      1759230                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples      1759230                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0          1759230    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total      1759230                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples      1759230                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0         1759230    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total      1759230                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                  82874034                       # number of replacements
system.l2.tags.tagsinuse                  8191.726282                       # Cycle average of tags in use
system.l2.tags.total_refs                    28748425                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  82874034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.346893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.195324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.270322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.000330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst     9.924463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  4155.403083                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.055410                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.itb.walker     0.000006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    10.843232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  3982.160756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.000132                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.000062                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     0.081009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data     0.016794                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst     0.323665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data     0.037998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     0.000676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst     0.053142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data     0.359878                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.003686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.001211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.507251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000129                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.001324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.486104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999967                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3448                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001709                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2669450333                       # Number of tag accesses
system.l2.tags.data_accesses               2669450333                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker    108457671                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.itb.walker           21                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        26643                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data     14194059                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker    103900419                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.itb.walker           37                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        64409                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data     13597699                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker            2                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst          757                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data          209                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst         2345                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data          993                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          191                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           68                       # number of ReadReq hits
system.l2.ReadReq_hits::total               240245526                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           119668                       # number of Writeback hits
system.l2.Writeback_hits::total                119668                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         2323                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         4440                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data           33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6808                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data         3231                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3245                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          887                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          898                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1919                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker    108457671                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.itb.walker           21                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         26643                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data      14194946                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker    103900419                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.itb.walker           37                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         64409                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data      13598597                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst           757                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data           228                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst          2345                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data          1099                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           191                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            77                       # number of demand (read+write) hits
system.l2.demand_hits::total                240247445                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker    108457671                       # number of overall hits
system.l2.overall_hits::system.cpu0.itb.walker           21                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        26643                       # number of overall hits
system.l2.overall_hits::system.cpu0.data     14194946                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker    103900419                       # number of overall hits
system.l2.overall_hits::system.cpu1.itb.walker           37                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        64409                       # number of overall hits
system.l2.overall_hits::system.cpu1.data     13598597                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker            2                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst          757                       # number of overall hits
system.l2.overall_hits::system.cpu2.data          228                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst         2345                       # number of overall hits
system.l2.overall_hits::system.cpu5.data         1099                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          191                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           77                       # number of overall hits
system.l2.overall_hits::total               240247445                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker        19256                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.itb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst       134211                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data     42161815                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker        17547                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst       151259                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data     40396209                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          997                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data          219                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst         3993                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data          519                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          211                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           40                       # number of ReadReq misses
system.l2.ReadReq_misses::total              82886284                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data         9843                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        11934                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data           62                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data          173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              22020                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         2904                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data         3172                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             6098                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data        12745                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data        12756                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data           63                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               25590                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker        19256                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.itb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst       134211                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data     42174560                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker        17547                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst       151259                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data     40408965                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          997                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data          241                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst         3993                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data          582                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          211                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           44                       # number of demand (read+write) misses
system.l2.demand_misses::total               82911874                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker        19256                       # number of overall misses
system.l2.overall_misses::system.cpu0.itb.walker            4                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst       134211                       # number of overall misses
system.l2.overall_misses::system.cpu0.data     42174560                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker        17547                       # number of overall misses
system.l2.overall_misses::system.cpu1.itb.walker            2                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst       151259                       # number of overall misses
system.l2.overall_misses::system.cpu1.data     40408965                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          997                       # number of overall misses
system.l2.overall_misses::system.cpu2.data          241                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst         3993                       # number of overall misses
system.l2.overall_misses::system.cpu5.data          582                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          211                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           44                       # number of overall misses
system.l2.overall_misses::total              82911874                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker   2507375998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.itb.walker       497000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst  17153751500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data 5448095290540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker   2237499500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.itb.walker       249000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst  19071556000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data 5220198909672                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       124500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    130314500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data     27935500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst    522061500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data     63543000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     27625000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      4712500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    10710041569710                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data     38554000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     43851000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data       131000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      1796000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     84397500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      4306000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       130000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data      1190500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5626500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data   1146296490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data   1169909000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data      2860000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data      8188000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       497500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2327750990                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker   2507375998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.itb.walker       497000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst  17153751500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data 5449241587030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker   2237499500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.itb.walker       249000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst  19071556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data 5221368818672                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       124500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    130314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data     30795500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst    522061500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data     71731000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     27625000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      5210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     10712369320700                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker   2507375998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.itb.walker       497000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst  17153751500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data 5449241587030                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker   2237499500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.itb.walker       249000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst  19071556000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data 5221368818672                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       124500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    130314500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data     30795500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst    522061500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data     71731000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     27625000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      5210000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    10712369320700                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker    108476927                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst       160854                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data     56355874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker    103917966                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.itb.walker           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst       215668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data     53993908                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         1754                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data          428                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst         6338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data         1512                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          108                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total           323131810                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       119668                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            119668                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        12166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        16374                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data          206                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            28828                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         2918                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data         6403                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           9343                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data        13632                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data        13654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             27509                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker    108476927                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst       160854                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data     56369506                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker    103917966                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.itb.walker           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst       215668                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data     54007562                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         1754                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data          469                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst         6338                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data         1681                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          402                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          121                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            323159319                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker    108476927                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst       160854                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data     56369506                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker    103917966                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.itb.walker           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst       215668                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data     54007562                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         1754                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data          469                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst         6338                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data         1681                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          402                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          121                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           323159319                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.itb.walker     0.160000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.834365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.748135                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.itb.walker     0.051282                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.701351                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.748162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.333333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.568415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.511682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.630009                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.343254                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.524876                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.370370                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.256509                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.809058                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.728838                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.861111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.839806                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.763841                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.995202                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.495393                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.652681                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.934933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.934232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.536585                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.372781                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.307692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.930241                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000178                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.itb.walker     0.160000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.834365                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.748180                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000169                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.itb.walker     0.051282                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.701351                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.748209                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.333333                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.568415                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.513859                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.630009                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.346222                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.524876                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.363636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.256567                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000178                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.itb.walker     0.160000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.834365                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.748180                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000169                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.itb.walker     0.051282                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.701351                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.748209                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.568415                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.513859                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.630009                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.346222                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.524876                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.363636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.256567                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 130212.712817                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.itb.walker       124250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 127811.814978                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129218.708695                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 127514.646378                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.itb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 126085.429627                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129224.970335                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       124500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 130706.619860                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 127559.360731                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 130744.177310                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 122433.526012                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 130924.170616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 117812.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129213.677497                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  3916.895256                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  3674.459527                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data  2112.903226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data 10381.502890                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data  8187.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3832.765668                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data  1357.503153                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data 43333.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data 66138.888889                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   922.679567                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 89940.877991                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 91714.408906                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data       130000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 129968.253968                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       124375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90963.305588                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 130212.712817                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.itb.walker       124250                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 127811.814978                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129206.839076                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 127514.646378                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.itb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 126085.429627                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129213.129281                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       124500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 130706.619860                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 127782.157676                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 130744.177310                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 123249.140893                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 130924.170616                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 118409.090909                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129201.871866                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 130212.712817                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.itb.walker       124250                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 127811.814978                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129206.839076                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 127514.646378                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.itb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 126085.429627                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129213.129281                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       124500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 130706.619860                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 127782.157676                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 130744.177310                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 123249.140893                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 130924.170616                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 118409.090909                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129201.871866                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               111381                       # number of writebacks
system.l2.writebacks::total                    111381                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker         3275                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst        15852                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data        11876                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker         3989                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst        21073                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data        13929                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst           18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              70015                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker         3275                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst        15852                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data        11876                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker         3989                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst        21073                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data        13929                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst           18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               70015                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker         3275                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst        15852                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data        11876                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker         3989                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst        21073                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data        13929                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst           18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              70015                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker        15981                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.itb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst       118359                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data     42149939                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker        13558                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.itb.walker            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst       130186                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data     40382280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          995                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data          219                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst         3975                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data          518                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         82816269                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data         9843                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        11934                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data           62                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         22020                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         2904                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data         3172                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         6098                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data        12745                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data        12756                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data           63                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          25590                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker        15981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.itb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst       118359                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data     42162684                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker        13558                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.itb.walker            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst       130186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data     40395036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst         3975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data          581                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          211                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          82841859                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker        15981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.itb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst       118359                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data     42162684                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker        13558                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.itb.walker            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst       130186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data     40395036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst         3975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data          581                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          211                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         82841859                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker   1908254998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.itb.walker       453000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst  14149177000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data 4983110331540                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker   1614803500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.itb.walker       227000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst  15424817500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data 4774500130172                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst    119196500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data     25526500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst    476502000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data     57740500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     25304000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      4272500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 9791416963210                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    535569495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data    649931998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data      3398998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data      9535497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       434000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1198869988                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    158310997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    173013999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data       170000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data       992500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    332541996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data   1006101490                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data   1029593000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data      2618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data      7495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       453500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2046260990                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker   1908254998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.itb.walker       453000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst  14149177000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data 4984116433030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker   1614803500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.itb.walker       227000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst  15424817500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data 4775529723172                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst    119196500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data     28144500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst    476502000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data     65235500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     25304000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      4726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 9793463224200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker   1908254998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.itb.walker       453000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst  14149177000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data 4984116433030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker   1614803500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.itb.walker       227000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst  15424817500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data 4775529723172                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst    119196500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data     28144500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst    476502000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data     65235500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     25304000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      4726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9793463224200                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data    103009500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data     73957000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       223500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data       720000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        80000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    177990000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data     35371500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data     35335000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       100000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data       360000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        71000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     71237500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data    138381000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data    109292000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data       323500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      1080000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       151000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    249227500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000147                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.itb.walker     0.160000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.735816                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.747925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000130                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.itb.walker     0.051282                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.603641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.747904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.333333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.567275                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.511682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.627169                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.342593                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.524876                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.370370                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.256293                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.809058                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.728838                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.861111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.839806                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.763841                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.995202                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.495393                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.652681                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.934933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.934232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.536585                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.372781                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.930241                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.itb.walker     0.160000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.735816                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.747970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.itb.walker     0.051282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.603641                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.747951                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.333333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.567275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.513859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.627169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.345628                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.524876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.363636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.256350                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.itb.walker     0.160000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.735816                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.747970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.itb.walker     0.051282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.603641                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.747951                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.333333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.567275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.513859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.627169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.345628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.524876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.363636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.256350                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 119407.734059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.itb.walker       113250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119544.580471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118223.429257                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 119103.370704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.itb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 118482.920591                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118232.554729                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119795.477387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 116559.360731                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119874.716981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 111468.146718                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 119924.170616                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 106812.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118230.597459                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54411.205425                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54460.532764                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54822.548387                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55118.479769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54250                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54444.595277                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54514.806129                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54544.135876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 56666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 55138.888889                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54532.960971                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 78940.877991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 80714.408906                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data       119000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 118968.253968                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       113375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79963.305588                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 119407.734059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.itb.walker       113250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119544.580471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118211.554868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 119103.370704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.itb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 118482.920591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118220.707197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119795.477387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 116782.157676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119874.716981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 112281.411360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 119924.170616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 107409.090909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118218.776624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 119407.734059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.itb.walker       113250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119544.580471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118211.554868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 119103.370704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.itb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 118482.920591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118220.707197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       113500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119795.477387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 116782.157676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119874.716981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 112281.411360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 119924.170616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 107409.090909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118218.776624                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       4370                       # Number of times sendTimingReq failed
system.l2.unaccounted_oskernel_rwmiss            1607                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.Lmon0.readBurstLengthHist::samples     20710400                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271     20710400    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total      20710400                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        27829                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.990837                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.948995                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     1.528591                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        27828    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        27829                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples       1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     301373829.232107                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    21687393.745836                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07          243      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          406      0.02%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         1362      0.08%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08        41973      2.39%      2.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08      1709627     97.18%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08         1641      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08         1121      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08          684      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08          938      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08         1143      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08           78      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            8      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total         1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        301373924.183257      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                5301862656                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples      1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    404933.522052                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   3405885.122425                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07      1732572     98.48%     98.48% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07        25819      1.47%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          701      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           47      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           36      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           30      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08           14      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            6      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total        1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       404947.965006      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                7123969                       # Number of bytes written
system.Lmon0.readLatencyHist::samples        20710401                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99487.637651                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98392.541777                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      17611.250757                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151        17073      0.08%      0.08% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.08% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919         2479      0.01%      0.09% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303     18640475     90.01%     90.10% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687       414174      2.00%     92.10% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071       237656      1.15%     93.25% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455       603724      2.92%     96.16% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839       222423      1.07%     97.24% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223       476416      2.30%     99.54% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607          109      0.00%     99.54% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991           60      0.00%     99.54% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375        95709      0.46%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759           62      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143           23      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295           14      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total          20710401                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples            20710400                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           849443.122006                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          127495.465448                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows          20710400    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            112000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         133046000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total              20710400                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             27829                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         632157397.175608                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        1435233250.827756                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           27829    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          166000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      9724661000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               27829                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples              20738229                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             848303.256995                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            125339.996132                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows            20738229    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value              112000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           133046000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                20738229                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples      1759230                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.117785                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.322354                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0          1552019     88.22%     88.22% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1           207211     11.78%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total      1759230                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples      1759230                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0         1759230    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total      1759230                       # Outstanding write transactions
system.Lmon0.readTransHist::samples           1759230                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean            11.772415                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.847539                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                   195      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   152      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   312      0.02%      0.04% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  1349      0.08%      0.11% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  9953      0.57%      0.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11              513663     29.20%     29.88% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13             1228004     69.80%     99.68% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                1611      0.09%     99.77% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                 778      0.04%     99.82% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                 709      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                 631      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                 640      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                 769      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                 447      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total             1759230                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples          1759230                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.015818                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.133042                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                1732572     98.48%     98.48% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                  25819      1.47%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    701      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     47      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     36      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     30      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                     14      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total            1759230                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples     20710434                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271     20710434    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total      20710434                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        27802                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        27802    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        27802                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples       1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     301374323.994020                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    21681788.774424                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07          243      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08          414      0.02%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         1328      0.08%      0.11% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08        42114      2.39%      2.51% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08      1709530     97.17%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08         1616      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08         1138      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08          666      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08          948      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08         1151      0.07%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08           69      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            7      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            5      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total         1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        301374404.393153      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                5301871104                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples      1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    404555.174707                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   3405711.324807                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-1.67772e+07      1732603     98.49%     98.49% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-3.35544e+07        25789      1.47%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-6.71089e+07          699      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-8.38861e+07           41      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.17441e+08           44      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.34218e+08           30      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.67772e+08           13      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-1.84549e+08            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+08-2.68435e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total        1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       404569.560973      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                7117312                       # Number of bytes written
system.Lmon1.readLatencyHist::samples        20710434                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99500.826081                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98402.309578                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      17643.018058                       # Read request-response latency
system.Lmon1.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-65535        16977      0.08%      0.08% # Read request-response latency
system.Lmon1.readLatencyHist::65536-98303     18640330     90.00%     90.09% # Read request-response latency
system.Lmon1.readLatencyHist::98304-131071       650983      3.14%     93.23% # Read request-response latency
system.Lmon1.readLatencyHist::131072-163839       827102      3.99%     97.22% # Read request-response latency
system.Lmon1.readLatencyHist::163840-196607       478429      2.31%     99.53% # Read request-response latency
system.Lmon1.readLatencyHist::196608-229375        96507      0.47%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::229376-262143           80      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-294911            3      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-327679           22      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total          20710434                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples            20710434                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           849441.768289                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          127792.956849                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows          20710434    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            112000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         135634000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total              20710434                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             27802                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         632762578.915186                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        1431433793.116755                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           27802    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          261000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value      9603060000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               27802                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples              20738236                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             848302.957976                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            125640.057349                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows            20738235    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               79000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           135634000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                20738236                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples      1759230                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.117601                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.322135                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0          1552343     88.24%     88.24% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1           206887     11.76%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total      1759230                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples      1759230                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0         1759230    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total      1759230                       # Outstanding write transactions
system.Lmon1.readTransHist::samples           1759230                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean            11.772435                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.847500                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                   189      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   156      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   308      0.02%      0.04% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  1344      0.08%      0.11% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  9871      0.56%      0.67% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11              513708     29.20%     29.88% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13             1228082     69.81%     99.68% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                1605      0.09%     99.77% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                 766      0.04%     99.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                 679      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                 653      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                 641      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                 751      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                 462      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   4      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total             1759230                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples          1759230                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.015803                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.133036                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                1732603     98.49%     98.49% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                  25789      1.47%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    699      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     41      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     44      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     30      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                     13      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total            1759230                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples     20710182                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271     20710182    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total      20710182                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        28009                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        28009    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        28009                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples       1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     301370642.383315                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    21682233.905162                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07          244      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          424      0.02%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         1373      0.08%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08        41822      2.38%      2.49% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08      1709785     97.19%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08         1613      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08         1132      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08          655      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08          952      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08         1137      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08           78      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08           10      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total         1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        301370737.335770      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                5301806592                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples      1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    407567.401647                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   3420142.994021                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07      1732385     98.47%     98.47% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07        26017      1.48%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          691      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           55      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           31      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           16      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08           15      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08           12      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            6      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total        1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       407581.786680      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                7170304                       # Number of bytes written
system.Lmon2.readLatencyHist::samples        20710182                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99498.135014                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98400.514290                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      17634.550027                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151        16966      0.08%      0.08% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.08% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919         2414      0.01%      0.09% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303     18638818     90.00%     90.09% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687       413170      2.00%     92.09% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071       236882      1.14%     93.23% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455       604652      2.92%     96.15% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839       223743      1.08%     97.23% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223       476973      2.30%     99.53% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           81      0.00%     99.53% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991           65      0.00%     99.53% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375        96307      0.47%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759           56      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143           31      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            5      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            5      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295           14      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total          20710182                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples            20710182                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           849452.133931                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          128109.618180                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows          20710182    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            112000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         135634000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total              20710182                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             28009                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         628085988.432290                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        1409455789.597170                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           28009    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          168000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value      9597614000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               28009                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples              20738191                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             848304.831844                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            125955.016517                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows            20738190    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               77000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           135634000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                20738191                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples      1759230                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.117432                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.321935                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0          1552640     88.26%     88.26% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1           206590     11.74%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total      1759230                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples      1759230                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0         1759230    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total      1759230                       # Outstanding write transactions
system.Lmon2.readTransHist::samples           1759230                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean            11.772291                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.847502                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                   196      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   133      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   340      0.02%      0.04% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  1362      0.08%      0.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  9839      0.56%      0.67% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11              513758     29.20%     29.88% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13             1228015     69.80%     99.68% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                1607      0.09%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                 769      0.04%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                 700      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                 630      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                 659      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                 731      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                 472      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   7      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total             1759230                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples          1759230                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.015921                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.133599                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                1732385     98.47%     98.47% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                  26017      1.48%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    691      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     55      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     31      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     16      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                     15      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                     12      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      6      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total            1759230                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples     20710447                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271     20710447    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total      20710447                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        27742                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        27742    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        27742                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples       1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     301374484.064051                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    21693177.208674                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07          243      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          426      0.02%      0.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         1377      0.08%      0.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08        42015      2.39%      2.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08      1709556     97.18%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08         1622      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08         1151      0.07%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08          666      0.04%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08          934      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08         1143      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08           83      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            9      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            3      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total         1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        301374579.014933      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                5301874176                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples      1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    403696.617270                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   3390630.269935                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07      1732594     98.49%     98.49% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07        25851      1.47%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          648      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           51      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           30      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08           28      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08           21      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total        1759230                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       403696.452072      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                7101952                       # Number of bytes written
system.Lmon3.readLatencyHist::samples        20710446                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99503.682248                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98404.159950                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      17650.543772                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535        17011      0.08%      0.08% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303     18641050     90.01%     90.09% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071       648270      3.13%     93.22% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839       828295      4.00%     97.22% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607       479234      2.31%     99.53% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375        96475      0.47%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           87      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            8      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679           15      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total          20710446                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples            20710447                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           849441.232823                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          127679.777263                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows          20710447    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value            125000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         132245000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total              20710447                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             27742                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         634135722.226227                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        1430693739.162204                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           27742    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          144000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      9562527000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               27742                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples              20738189                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             848304.913799                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            125550.337842                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows            20738188    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               98000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           132245000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                20738189                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples      1759230                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.117034                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.321461                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0          1553340     88.30%     88.30% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1           205890     11.70%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total      1759230                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples      1759230                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0         1759230    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total      1759230                       # Outstanding write transactions
system.Lmon3.readTransHist::samples           1759230                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean            11.772441                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.847364                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                   197      0.01%      0.01% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   135      0.01%      0.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   331      0.02%      0.04% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  1382      0.08%      0.12% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  9888      0.56%      0.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11              513998     29.22%     29.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13             1227713     69.79%     99.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                1616      0.09%     99.77% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                 766      0.04%     99.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                 708      0.04%     99.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                 620      0.04%     99.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                 641      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                 763      0.04%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                 454      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   8      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total             1759230                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples          1759230                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.015769                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.132446                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                1732594     98.49%     98.49% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                  25851      1.47%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    648      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     51      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     30      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                     28      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                     21      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total            1759230                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples     82841464                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000001                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271     82841464    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total       82841464                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples       111382                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.997711                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.987255                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      0.764069                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271       111381    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total        111382                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples        1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      1205493279.673494                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     76059955.384814                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08          245      0.01%      0.01% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08          348      0.02%      0.03% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         2082      0.12%      0.15% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09        22764      1.29%      1.45% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09      1727923     98.22%     99.67% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09         1965      0.11%     99.78% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09         1011      0.06%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09          820      0.05%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09          889      0.05%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09         1003      0.06%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09          166      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            8      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            4      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total          1759230                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         1205493644.927113      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                21207414528                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples       1759230                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     1620752.715677                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    7795210.356112                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-6.71089e+07      1758552     99.96%     99.96% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.34218e+08          479      0.03%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.01327e+08           18      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.68435e+08           40      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.35544e+08           39      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-4.02653e+08           31      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.69762e+08           44      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.36871e+08           17      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.0398e+08            4      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.71089e+08            5      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total         1759230                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        1620795.764732      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                28513537                       # Number of bytes written
system.Hmon.readLatencyHist::samples         82841463                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108219.072930                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107184.338931                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       17682.175178                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535        68020      0.08%      0.08% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303         9912      0.01%      0.09% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071     76668488     92.55%     92.64% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839      3478084      4.20%     96.84% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607      2230879      2.69%     99.53% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          852      0.00%     99.53% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143       385054      0.46%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911          102      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           68      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total           82841463                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20000                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20000.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-1023                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::1024-2047             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-3071             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::3072-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-5119             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::5120-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-7167             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::7168-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-9215             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::11264-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-13311            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::13312-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-15359            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::15360-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-17407            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::17408-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-19455            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::19456-20479            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples             82841464                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            212361.132904                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           56881.195472                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                 19847      0.02%      0.02% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              7442      0.01%      0.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             8981      0.01%      0.04% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             9190      0.01%      0.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             7575      0.01%      0.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             7349      0.01%      0.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             8718      0.01%      0.08% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             6093      0.01%      0.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             5318      0.01%      0.10% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             7214      0.01%      0.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             7305      0.01%      0.11% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             6981      0.01%      0.12% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             6217      0.01%      0.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             6574      0.01%      0.14% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             9181      0.01%      0.15% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             8867      0.01%      0.16% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             9846      0.01%      0.17% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             5485      0.01%      0.18% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             8271      0.01%      0.19% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            9367      0.01%      0.20% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows           82675643     99.80%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value          131560500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total               82841464                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples             111382                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          157945693.186511                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         597958818.045547                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              8      0.01%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              1      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              2      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              1      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              1      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              1      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              1      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows           111367     99.99%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value       8539670000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total               111382                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples               82952846                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              212075.993131                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             57098.764886                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                   19852      0.02%      0.02% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                7445      0.01%      0.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               8983      0.01%      0.04% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               9275      0.01%      0.05% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               7579      0.01%      0.06% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               7351      0.01%      0.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               8723      0.01%      0.08% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               6094      0.01%      0.09% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               5322      0.01%      0.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               7277      0.01%      0.11% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000              10046      0.01%      0.12% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               7033      0.01%      0.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               6225      0.01%      0.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               6581      0.01%      0.14% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000              85281      0.10%      0.24% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               8871      0.01%      0.26% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               9848      0.01%      0.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               5625      0.01%      0.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               8284      0.01%      0.28% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              9383      0.01%      0.30% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows             82707768     99.70%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value            131560500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                 82952846                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples      1759230                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.511661                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.500783                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0            859908     48.88%     48.88% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1            898517     51.07%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               803      0.05%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 2      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total       1759230                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples      1759230                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0          1759230    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total      1759230                       # Outstanding write transactions
system.Hmon.readTransHist::samples            1759230                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             47.089582                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             2.972444                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                    212      0.01%      0.01% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   172      0.01%      0.02% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  338      0.02%      0.04% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 1961      0.11%      0.15% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                12895      0.73%      0.89% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47               972638     55.29%     56.17% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55               766201     43.55%     99.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                 1039      0.06%     99.79% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                  704      0.04%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                  670      0.04%     99.86% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                  636      0.04%     99.90% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                  666      0.04%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                 806      0.05%     99.98% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                278      0.02%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  7      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total              1759230                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples           1759230                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.063311                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            0.304500                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1               1750008     99.48%     99.48% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  8979      0.51%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                    44      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    18      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    24      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  26      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  29      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                  31      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                  33      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                  19      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                  10      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   5      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total             1759230                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                  2119389223                       # DTB read hits
system.cpu0.dtb.read_misses                  54243038                       # DTB read misses
system.cpu0.dtb.write_hits                  115477182                       # DTB write hits
system.cpu0.dtb.write_misses                     5097                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses              2173632261                       # DTB read accesses
system.cpu0.dtb.write_accesses              115482279                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                       2234866405                       # DTB hits
system.cpu0.dtb.misses                       54248135                       # DTB misses
system.cpu0.dtb.accesses                   2289114540                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                  7387881749                       # ITB inst hits
system.cpu0.itb.inst_misses                        16                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses              7387881765                       # ITB inst accesses
system.cpu0.itb.hits                       7387881749                       # DTB hits
system.cpu0.itb.misses                             16                       # DTB misses
system.cpu0.itb.accesses                   7387881765                       # DTB accesses
system.cpu0.numCycles                     35180877863                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                 7387511267                       # Number of instructions committed
system.cpu0.committedOps                   7389612190                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           5555490039                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     824901                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts   1241863087                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  5555490039                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads         7075272482                       # number of times the integer registers were read
system.cpu0.num_int_register_writes        3605904953                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads         28527396194                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes         5207881212                       # number of times the CC registers were written
system.cpu0.num_mem_refs                   2234967880                       # number of memory refs
system.cpu0.num_load_insts                 2119447272                       # Number of load instructions
system.cpu0.num_store_insts                 115520608                       # Number of store instructions
system.cpu0.num_idle_cycles              3736139.195423                       # Number of idle cycles
system.cpu0.num_busy_cycles              35177141723.804581                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999894                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000106                       # Percentage of idle cycles
system.cpu0.Branches                       1538866563                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu               5154724330     69.76%     69.76% # Class of executed instruction
system.cpu0.op_class::IntMult                   44722      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                84      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.76% # Class of executed instruction
system.cpu0.op_class::MemRead              2119447272     28.68%     98.44% # Class of executed instruction
system.cpu0.op_class::MemWrite              115520608      1.56%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                7389737017                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements           160854                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         7387967930                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           160854                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         45929.650055                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          126                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      14775924352                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     14775924352                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst   7387720895                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     7387720895                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst   7387720895                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      7387720895                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst   7387720895                       # number of overall hits
system.cpu0.icache.overall_hits::total     7387720895                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst       160854                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       160854                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst       160854                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        160854                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst       160854                       # number of overall misses
system.cpu0.icache.overall_misses::total       160854                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst  17957216817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  17957216817                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst  17957216817                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  17957216817                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst  17957216817                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  17957216817                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst   7387881749                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   7387881749                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst   7387881749                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   7387881749                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst   7387881749                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   7387881749                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000022                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000022                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 111636.743985                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 111636.743985                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 111636.743985                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 111636.743985                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 111636.743985                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 111636.743985                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst       160854                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       160854                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst       160854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       160854                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst       160854                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       160854                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst  17619378183                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  17619378183                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst  17619378183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  17619378183                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst  17619378183                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  17619378183                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 109536.462774                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 109536.462774                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 109536.462774                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 109536.462774                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 109536.462774                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 109536.462774                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              2193                       # Number of times sendTimingReq failed
system.cpu0.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu0.dcache.tags.replacements         56383904                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.516174                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          948775451                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         56383904                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.827062                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.516174                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.998110                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998110                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4526138074                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4526138074                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data   2062949524                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     2062949524                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data    115416608                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     115416608                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         7427                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         7427                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        24074                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        24074                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        20066                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        20066                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data   2178366132                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2178366132                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data   2178373559                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2178373559                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data     56397425                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     56397425                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        34680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        34680                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data         1935                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1935                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         3803                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3803                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data         4065                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         4065                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data     56432105                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56432105                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data     56434040                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56434040                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 5759880334810                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5759880334810                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   2022238860                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2022238860                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data    323850967                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    323850967                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    221840500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    221840500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 5761902573670                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 5761902573670                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 5761902573670                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 5761902573670                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data   2119346949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2119346949                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data    115451288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    115451288                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         9362                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         9362                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        27877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        27877                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        24131                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        24131                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data   2234798237                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2234798237                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data   2234807599                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2234807599                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.026611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.026611                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.000300                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000300                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.206687                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.206687                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.136421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.136421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.168456                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.168456                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.025252                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.025252                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.025252                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.025252                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 102130.200711                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102130.200711                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 58311.385813                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58311.385813                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 85156.709703                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 85156.709703                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 54573.308733                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 54573.308733                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 102103.272130                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102103.272130                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 102099.771232                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102099.771232                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        55354                       # number of writebacks
system.cpu0.dcache.writebacks::total            55354                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data         1868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1868                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data     56397425                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     56397425                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        34679                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        34679                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data         1935                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1935                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         1935                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         1935                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data         4063                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         4063                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data     56432104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     56432104                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data     56434039                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     56434039                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 5647073084660                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5647073084660                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1952734010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1952734010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data    201260533                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    201260533                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data    119288000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    119288000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    213714500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    213714500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 5649025818670                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5649025818670                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 5649227079203                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5649227079203                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data    164754983                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    164754983                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data     87170500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     87170500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data    251925483                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    251925483                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.026611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.026611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.000300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.206687                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.206687                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.069412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.069412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.168373                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.168373                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.025252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.025252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.025252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.025252                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 100129.980840                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100129.980840                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 56308.832723                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56308.832723                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 104010.611370                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 104010.611370                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 61647.545220                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61647.545220                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 52600.172286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 52600.172286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 100103.051601                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100103.051601                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 100103.185583                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100103.185583                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry              2726                       # Number of times sendTimingReq failed
system.cpu0.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                  2182254681                       # DTB read hits
system.cpu1.dtb.read_misses                  51963479                       # DTB read misses
system.cpu1.dtb.write_hits                  110976518                       # DTB write hits
system.cpu1.dtb.write_misses                     5016                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    20                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses              2234218160                       # DTB read accesses
system.cpu1.dtb.write_accesses              110981534                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                       2293231199                       # DTB hits
system.cpu1.dtb.misses                       51968495                       # DTB misses
system.cpu1.dtb.accesses                   2345199694                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                  7660099870                       # ITB inst hits
system.cpu1.itb.inst_misses                        25                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses              7660099895                       # ITB inst accesses
system.cpu1.itb.hits                       7660099870                       # DTB hits
system.cpu1.itb.misses                             25                       # DTB misses
system.cpu1.itb.accesses                   7660099895                       # DTB accesses
system.cpu1.numCycles                     35184614293                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                 7659726320                       # Number of instructions committed
system.cpu1.committedOps                   7662092134                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses           5753320325                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   145                       # Number of float alu accesses
system.cpu1.num_func_calls                     898946                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts   1290853704                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                  5753320325                       # number of integer instructions
system.cpu1.num_fp_insts                          145                       # number of float instructions
system.cpu1.num_int_register_reads         7286534034                       # number of times the integer registers were read
system.cpu1.num_int_register_writes        3733699402                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  81                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 64                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads         29533528025                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes         5419103341                       # number of times the CC registers were written
system.cpu1.num_mem_refs                   2293342519                       # number of memory refs
system.cpu1.num_load_insts                 2182321207                       # Number of load instructions
system.cpu1.num_store_insts                 111021312                       # Number of store instructions
system.cpu1.num_idle_cycles               8331.007974                       # Number of idle cycles
system.cpu1.num_busy_cycles              35184605961.992027                       # Number of busy cycles
system.cpu1.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu1.Branches                       1600749345                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    2      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu               5368848113     70.07%     70.07% # Class of executed instruction
system.cpu1.op_class::IntMult                   44722      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                79      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.07% # Class of executed instruction
system.cpu1.op_class::MemRead              2182321207     28.48%     98.55% # Class of executed instruction
system.cpu1.op_class::MemWrite              111021312      1.45%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                7662235435                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements           215667                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         7659502797                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           215667                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35515.414027                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15320415407                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15320415407                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst   7659884202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     7659884202                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst   7659884202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      7659884202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst   7659884202                       # number of overall hits
system.cpu1.icache.overall_hits::total     7659884202                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst       215668                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       215668                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst       215668                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        215668                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst       215668                       # number of overall misses
system.cpu1.icache.overall_misses::total       215668                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst  20439861052                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  20439861052                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst  20439861052                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  20439861052                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst  20439861052                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  20439861052                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst   7660099870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   7660099870                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst   7660099870                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   7660099870                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst   7660099870                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   7660099870                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 94774.658512                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 94774.658512                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 94774.658512                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 94774.658512                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 94774.658512                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 94774.658512                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst       215668                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       215668                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst       215668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       215668                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst       215668                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       215668                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst  19987130948                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  19987130948                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst  19987130948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  19987130948                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst  19987130948                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  19987130948                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 92675.459261                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92675.459261                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 92675.459261                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92675.459261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 92675.459261                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92675.459261                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              2311                       # Number of times sendTimingReq failed
system.cpu1.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu1.dcache.tags.replacements         54024587                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          255.387184                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          985560970                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         54024587                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.242823                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   255.387184                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.997606                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997606                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          245                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.957031                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       4640502265                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      4640502265                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data   2128166516                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     2128166516                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data    110905207                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     110905207                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data        21327                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        21327                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        27042                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        27042                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        21717                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        21717                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data   2239071723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2239071723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data   2239093050                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2239093050                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data     54026700                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     54026700                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data        40277                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        40277                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data         3563                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total         3563                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         5891                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         5891                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data         7556                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         7556                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data     54066977                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      54066977                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data     54070540                       # number of overall misses
system.cpu1.dcache.overall_misses::total     54070540                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 5518728228181                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5518728228181                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   2300861141                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2300861141                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    447615498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    447615498                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    283218496                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    283218496                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 5521029089322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 5521029089322                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 5521029089322                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 5521029089322                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data   2182193216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2182193216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data    110945484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    110945484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data        24890                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        24890                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        32933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        29273                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        29273                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data   2293138700                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2293138700                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data   2293163590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2293163590                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.024758                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.024758                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.000363                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000363                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.143150                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.143150                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.178878                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.178878                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.258122                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.258122                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.023578                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.023578                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.023579                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.023579                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 102148.164300                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 102148.164300                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 57125.931450                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 57125.931450                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 75982.939739                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 75982.939739                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 37482.596083                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 37482.596083                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 102114.625150                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102114.625150                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 102107.896265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102107.896265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        63266                       # number of writebacks
system.cpu1.dcache.writebacks::total            63266                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data         3559                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         3559                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data     54026700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     54026700                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data        40277                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        40277                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data         3563                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         3563                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         2332                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2332                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data         7555                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         7555                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data     54066977                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     54066977                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data     54070540                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     54070540                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 5410660640609                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5410660640609                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   2220299157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2220299157                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data    324020501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    324020501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    119422001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    119422001                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    268106504                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    268106504                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 5412880939766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5412880939766                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 5413204960267                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5413204960267                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data    117796376                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    117796376                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data     87101500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     87101500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data    204897876                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    204897876                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.024758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024758                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.000363                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.143150                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.143150                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.070810                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.070810                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.258088                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.258088                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.023578                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.023578                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.023579                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.023579                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 100147.901697                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100147.901697                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 55125.733222                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55125.733222                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 90940.359528                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 90940.359528                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 51210.120497                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51210.120497                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 35487.293713                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 35487.293713                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 100114.362594                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100114.362594                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 100113.758070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100113.758070                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry              3718                       # Number of times sendTimingReq failed
system.cpu1.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                       27948                       # DTB read hits
system.cpu2.dtb.read_misses                         3                       # DTB read misses
system.cpu2.dtb.write_hits                      24708                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                   27951                       # DTB read accesses
system.cpu2.dtb.write_accesses                  24708                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                            52656                       # DTB hits
system.cpu2.dtb.misses                              3                       # DTB misses
system.cpu2.dtb.accesses                        52659                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                      127135                       # ITB inst hits
system.cpu2.itb.inst_misses                         1                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                  127136                       # ITB inst accesses
system.cpu2.itb.hits                           127135                       # DTB hits
system.cpu2.itb.misses                              1                       # DTB misses
system.cpu2.itb.accesses                       127136                       # DTB accesses
system.cpu2.numCycles                     29759796383                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                     126542                       # Number of instructions committed
system.cpu2.committedOps                       140546                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses               126751                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                       5323                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts        15513                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                      126751                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads             230019                       # number of times the integer registers were read
system.cpu2.num_int_register_writes             85498                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads              515470                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes              52834                       # number of times the CC registers were written
system.cpu2.num_mem_refs                        55327                       # number of memory refs
system.cpu2.num_load_insts                      28511                       # Number of load instructions
system.cpu2.num_store_insts                     26816                       # Number of store instructions
system.cpu2.num_idle_cycles              29759088853.611305                       # Number of idle cycles
system.cpu2.num_busy_cycles              707529.388692                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.000024                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.999976                       # Percentage of idle cycles
system.cpu2.Branches                            20971                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                    87741     61.15%     61.15% # Class of executed instruction
system.cpu2.op_class::IntMult                     384      0.27%     61.42% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     61.42% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                24      0.02%     61.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     61.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     61.44% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     61.44% # Class of executed instruction
system.cpu2.op_class::MemRead                   28511     19.87%     81.31% # Class of executed instruction
system.cpu2.op_class::MemWrite                  26816     18.69%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                    143476                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             1754                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             134770                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1754                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            76.835804                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           256024                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          256024                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst       125381                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         125381                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst       125381                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          125381                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst       125381                       # number of overall hits
system.cpu2.icache.overall_hits::total         125381                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         1754                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1754                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         1754                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1754                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         1754                       # number of overall misses
system.cpu2.icache.overall_misses::total         1754                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    144574486                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    144574486                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    144574486                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    144574486                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    144574486                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    144574486                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst       127135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       127135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst       127135                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       127135                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst       127135                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       127135                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.013796                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013796                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.013796                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013796                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.013796                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013796                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 82425.590650                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 82425.590650                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 82425.590650                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 82425.590650                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 82425.590650                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 82425.590650                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         1754                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1754                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         1754                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1754                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         1754                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1754                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    141053514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    141053514                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    141053514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    141053514                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    141053514                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    141053514                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.013796                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013796                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.013796                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013796                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.013796                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013796                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 80418.194983                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 80418.194983                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 80418.194983                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 80418.194983                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 80418.194983                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 80418.194983                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                52                       # Number of times sendTimingReq failed
system.cpu2.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu2.dcache.tags.replacements              610                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          202.925983                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              28354                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              610                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            46.481967                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   202.925983                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.792680                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.792680                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          205                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           106022                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          106022                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data        26757                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          26757                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data        24308                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         24308                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          226                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          226                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data          234                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          234                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          244                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          244                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data        51065                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           51065                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data        51291                       # number of overall hits
system.cpu2.dcache.overall_hits::total          51291                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data          657                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          657                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data          141                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           32                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data           32                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data           10                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data          798                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           798                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data          830                       # number of overall misses
system.cpu2.dcache.overall_misses::total          830                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data     33128999                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     33128999                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data      8011500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8011500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data      1066000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1066000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data       393000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       393000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data     41140499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     41140499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data     41140499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     41140499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data        27414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        27414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data        24449                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        24449                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          258                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          258                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data          266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          266                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data          254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          254                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data        51863                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        51863                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data        52121                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        52121                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.023966                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.023966                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.005767                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005767                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.124031                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.124031                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.120301                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.120301                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.039370                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.039370                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.015387                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.015387                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.015924                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.015924                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 50424.656012                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 50424.656012                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 56819.148936                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 56819.148936                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 33312.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33312.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data        39300                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        39300                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 51554.510025                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 51554.510025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 49566.866265                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 49566.866265                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          176                       # number of writebacks
system.cpu2.dcache.writebacks::total              176                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           32                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data          657                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          657                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data          141                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          141                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           32                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data           10                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data          798                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          798                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data          830                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          830                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data     31814001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     31814001                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data      7729500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      7729500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      1068000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      1068000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data       373000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       373000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data     39543501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     39543501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data     40611501                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     40611501                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data       345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       345500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       157500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       157500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data       503000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       503000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.023966                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023966                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.005767                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005767                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.124031                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.124031                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.039370                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.039370                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.015387                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.015387                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.015924                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.015924                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 48423.136986                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48423.136986                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 54819.148936                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 54819.148936                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data        33375                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        33375                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data        37300                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        37300                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 49553.259398                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 49553.259398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 48929.519277                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 48929.519277                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry                57                       # Number of times sendTimingReq failed
system.cpu2.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu3.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          151.036154                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   151.036154                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.589985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.589985                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu3.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse                 185                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data          185                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.722656                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.722656                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          185                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                       88417                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                      72902                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                   88417                       # DTB read accesses
system.cpu5.dtb.write_accesses                  72902                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                           161319                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                       161319                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                      395376                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                  395376                       # ITB inst accesses
system.cpu5.itb.hits                           395376                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                       395376                       # DTB accesses
system.cpu5.numCycles                     35439729741                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                     392710                       # Number of instructions committed
system.cpu5.committedOps                       452667                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses               413740                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                      21435                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts        46702                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                      413740                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads             743779                       # number of times the integer registers were read
system.cpu5.num_int_register_writes            285946                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads             1668715                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes             170810                       # number of times the CC registers were written
system.cpu5.num_mem_refs                       173554                       # number of memory refs
system.cpu5.num_load_insts                      91009                       # Number of load instructions
system.cpu5.num_store_insts                     82545                       # Number of store instructions
system.cpu5.num_idle_cycles              35436851322.070473                       # Number of idle cycles
system.cpu5.num_busy_cycles              2878418.929528                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000081                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999919                       # Percentage of idle cycles
system.cpu5.Branches                            68643                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                   290985     62.44%     62.44% # Class of executed instruction
system.cpu5.op_class::IntMult                    1386      0.30%     62.74% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     62.74% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc               108      0.02%     62.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     62.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     62.76% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     62.76% # Class of executed instruction
system.cpu5.op_class::MemRead                   91009     19.53%     82.29% # Class of executed instruction
system.cpu5.op_class::MemWrite                  82545     17.71%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                    466033                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements             6338                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             365143                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             6338                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            57.611707                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           797090                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          797090                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst       389038                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         389038                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst       389038                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          389038                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst       389038                       # number of overall hits
system.cpu5.icache.overall_hits::total         389038                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst         6338                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         6338                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst         6338                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          6338                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst         6338                       # number of overall misses
system.cpu5.icache.overall_misses::total         6338                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst    570358961                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    570358961                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst    570358961                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    570358961                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst    570358961                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    570358961                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst       395376                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       395376                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst       395376                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       395376                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst       395376                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       395376                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.016030                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.016030                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.016030                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.016030                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.016030                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.016030                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 89990.369359                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 89990.369359                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 89990.369359                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 89990.369359                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 89990.369359                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 89990.369359                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst         6338                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total         6338                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst         6338                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total         6338                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst         6338                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total         6338                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst    557647039                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    557647039                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst    557647039                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    557647039                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst    557647039                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    557647039                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.016030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.016030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.016030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.016030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.016030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.016030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 87984.701641                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 87984.701641                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 87984.701641                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 87984.701641                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 87984.701641                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 87984.701641                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry               211                       # Number of times sendTimingReq failed
system.cpu5.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu5.dcache.tags.replacements             2291                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          214.293571                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              88665                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2291                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            38.701440                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   214.293571                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.837084                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.837084                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          213                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           325107                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          325107                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data        84241                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          84241                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data        71630                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         71630                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data          784                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total          784                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data          826                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          826                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data          857                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          857                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data       155871                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          155871                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data       156655                       # number of overall hits
system.cpu5.dcache.overall_hits::total         156655                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data         2286                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2286                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data          378                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          378                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          122                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          122                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data          122                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          122                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data           19                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data         2664                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2664                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data         2786                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2786                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data     86159996                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     86159996                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data     22286498                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     22286498                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data      4993000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total      4993000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data      1256000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total      1256000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data    108446494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    108446494                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data    108446494                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    108446494                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data        86527                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        86527                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data        72008                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        72008                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data          906                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          906                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data          948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          948                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data          876                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          876                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data       158535                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       158535                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data       159441                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       159441                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.026419                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.026419                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.005249                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.005249                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.134658                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.134658                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.128692                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.128692                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.021689                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.021689                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.016804                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.016804                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.017474                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.017474                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 37690.286964                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 37690.286964                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 58958.989418                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 58958.989418                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 40926.229508                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 40926.229508                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 66105.263158                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 66105.263158                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 40708.143393                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 40708.143393                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 38925.518306                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 38925.518306                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu5.dcache.writebacks::total              814                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          122                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data         2286                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         2286                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data          378                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          378                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          122                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          122                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data           19                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data         2664                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         2664                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data         2786                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         2786                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data     81585004                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     81585004                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data     21528502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     21528502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      4993000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      4993000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data      1218000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total      1218000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data    103113506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    103113506                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data    108106506                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    108106506                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      1152000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      1152000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data       567000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total       567000                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      1719000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      1719000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.026419                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.026419                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.005249                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.005249                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.134658                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.134658                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.021689                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.021689                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.016804                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.016804                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.017474                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.017474                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 35688.978128                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 35688.978128                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 56953.708995                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 56953.708995                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 40926.229508                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 40926.229508                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 64105.263158                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 64105.263158                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 38706.271021                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 38706.271021                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 38803.483848                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 38803.483848                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry               180                       # Number of times sendTimingReq failed
system.cpu5.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          178.242606                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   178.242606                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.696260                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.696260                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          178                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        3919                       # DTB read hits
system.cpu7.dtb.read_misses                         2                       # DTB read misses
system.cpu7.dtb.write_hits                       3420                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    3921                       # DTB read accesses
system.cpu7.dtb.write_accesses                   3420                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             7339                       # DTB hits
system.cpu7.dtb.misses                              2                       # DTB misses
system.cpu7.dtb.accesses                         7341                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       17915                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   17915                       # ITB inst accesses
system.cpu7.itb.hits                            17915                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        17915                       # DTB accesses
system.cpu7.numCycles                     35184614403                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      17672                       # Number of instructions committed
system.cpu7.committedOps                        21034                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                19465                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1221                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         2029                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       19465                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              35080                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             13343                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               77280                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               7996                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         8009                       # number of memory refs
system.cpu7.num_load_insts                       4063                       # Number of load instructions
system.cpu7.num_store_insts                      3946                       # Number of store instructions
system.cpu7.num_idle_cycles              35184460440.997978                       # Number of idle cycles
system.cpu7.num_busy_cycles              153962.002022                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000004                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999996                       # Percentage of idle cycles
system.cpu7.Branches                             3319                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    13690     62.88%     62.88% # Class of executed instruction
system.cpu7.op_class::IntMult                      61      0.28%     63.16% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.16% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.05%     63.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.21% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.21% # Class of executed instruction
system.cpu7.op_class::MemRead                    4063     18.66%     81.87% # Class of executed instruction
system.cpu7.op_class::MemWrite                   3946     18.13%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     21770                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              402                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              16072                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              402                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            39.980100                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            36232                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           36232                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        17513                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          17513                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        17513                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           17513                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        17513                       # number of overall hits
system.cpu7.icache.overall_hits::total          17513                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          402                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          402                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          402                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           402                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          402                       # number of overall misses
system.cpu7.icache.overall_misses::total          402                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     31364496                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     31364496                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     31364496                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     31364496                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     31364496                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     31364496                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        17915                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        17915                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        17915                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        17915                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        17915                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        17915                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022439                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022439                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022439                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022439                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022439                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022439                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 78021.134328                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 78021.134328                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 78021.134328                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 78021.134328                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 78021.134328                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 78021.134328                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          402                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          402                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          402                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     30556504                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     30556504                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     30556504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     30556504                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     30556504                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     30556504                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022439                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022439                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022439                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022439                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022439                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022439                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 76011.203980                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 76011.203980                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 76011.203980                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 76011.203980                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 76011.203980                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 76011.203980                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                27                       # Number of times sendTimingReq failed
system.cpu7.icache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
system.cpu7.dcache.tags.replacements              145                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          220.606826                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5482                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              145                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            37.806897                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   220.606826                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.861745                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.861745                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            14874                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           14874                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         3604                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           3604                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         3304                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3304                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           44                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           63                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           62                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         6908                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            6908                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         6952                       # number of overall hits
system.cpu7.dcache.overall_hits::total           6952                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          181                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          181                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           39                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           10                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           10                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           13                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           12                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          220                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           220                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          230                       # number of overall misses
system.cpu7.dcache.overall_misses::total          230                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      6427500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      6427500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1410000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1410000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       366500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       366500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       294000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       294000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      7837500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      7837500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      7837500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      7837500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         3785                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         3785                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         3343                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3343                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           54                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         7128                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         7128                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         7182                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         7182                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.047820                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.047820                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.011666                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011666                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.185185                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.185185                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.171053                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.171053                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.162162                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.162162                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.030864                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030864                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.032025                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.032025                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 35511.049724                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 35511.049724                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 36153.846154                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 36153.846154                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 28192.307692                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 28192.307692                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        24500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        24500                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data        35625                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total        35625                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 34076.086957                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 34076.086957                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu7.dcache.writebacks::total               58                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          181                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          181                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           39                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           10                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           12                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          220                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          220                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          230                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      6065500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      6065500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1332000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1332000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       352500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       352500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         8000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       270000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       270000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      7397500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      7397500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      7750000                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      7750000                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       105500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       105500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       233500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       233500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.047820                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.047820                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.011666                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.011666                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.185185                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.185185                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.052632                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.162162                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.162162                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.030864                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.030864                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.032025                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.032025                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 33511.049724                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 33511.049724                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 34153.846154                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 34153.846154                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        35250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        35250                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        22500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        22500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data        33625                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total        33625                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33695.652174                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33695.652174                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                22                       # Number of times sendTimingReq failed
system.cpu7.dcache.unaccounted_oskernel_rwmiss            0                       # oskernel rwmisses unaccounted b/c virt/phys addr differences
sim_ticks.offload_kernel 17592307199000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -254814940.800000
system.mem_ctrls.total_actEnergy                       50590684771.200005
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -171898968.000000
system.mem_ctrls.total_preEnergy                       34128636552.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1085588774.400000
system.mem_ctrls.total_readEnergy                       331611775372.799927
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -361236049.920000
system.mem_ctrls.total_writeEnergy                       533341532.160000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -864571879219.200806
system.mem_ctrls.total_refreshEnergy                       20261168502988.777344
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -253700948113.920013
system.mem_ctrls.total_actBackEnergy                       6236286611863.680664
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -2788586234304.000000
system.mem_ctrls.total_preBackEnergy                       65095164162912.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       17.5923
system.cpu.totalNumCycles                       170749632683.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       100384145086.883148
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       11309370320.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       273.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       3139708841.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       4301892062.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       226655227.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       15047774511.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       14362815394.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       7339989142.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       209.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       64.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       1751826.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       11309370320.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       273.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       15048522087.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       42.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       15048522045.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       385016.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       4301657891.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       226496572.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       4634535553.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       106216635.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       110427249.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       75515.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       572396861
system.mem_ctrls.total_reads                       82841463.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       111381.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       83227302.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       578953343.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       346131.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       82816270.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
