
---------- Begin Simulation Statistics ----------
final_tick                                35397477000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 904722                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684548                       # Number of bytes of host memory used
host_op_rate                                  1600954                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    26.87                       # Real time elapsed on the host
host_tick_rate                             1317457938                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24307985                       # Number of instructions simulated
sim_ops                                      43014418                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035397                       # Number of seconds simulated
sim_ticks                                 35397477000                       # Number of ticks simulated
system.cpu.Branches                           1784595                       # Number of branches fetched
system.cpu.committedInsts                    24307985                       # Number of instructions committed
system.cpu.committedOps                      43014418                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     5153990                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            16                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       67739                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            16                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    29674979                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            55                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         70794954                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               70794953.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              9219669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            23716538                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1772651                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  88162                       # Number of float alu accesses
system.cpu.num_fp_insts                         88162                       # number of float instructions
system.cpu.num_fp_register_reads               138086                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               76741                       # number of times the floating registers were written
system.cpu.num_func_calls                        3646                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              42831872                       # Number of integer alu accesses
system.cpu.num_int_insts                     42831872                       # number of integer instructions
system.cpu.num_int_register_reads            84417793                       # number of times the integer registers were read
system.cpu.num_int_register_writes           44342158                       # number of times the integer registers were written
system.cpu.num_load_insts                     5153085                       # Number of load instructions
system.cpu.num_mem_refs                       5219940                       # number of memory refs
system.cpu.num_store_insts                      66855                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                123871      0.29%      0.29% # Class of executed instruction
system.cpu.op_class::IntAlu                  34300206     79.74%     80.03% # Class of executed instruction
system.cpu.op_class::IntMult                  3272661      7.61%     87.64% # Class of executed instruction
system.cpu.op_class::IntDiv                     50585      0.12%     87.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    8129      0.02%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     87.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                     4064      0.01%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                      128      0.00%     87.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                    5418      0.01%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     87.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               12512      0.03%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     87.82% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                4945      0.01%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 738      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     87.84% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              11557      0.03%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     87.86% # Class of executed instruction
system.cpu.op_class::MemRead                  5134419     11.94%     99.80% # Class of executed instruction
system.cpu.op_class::MemWrite                   62132      0.14%     99.95% # Class of executed instruction
system.cpu.op_class::FloatMemRead               18666      0.04%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               4723      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   43015314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         17576                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6355                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3018                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2231                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3283                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2689                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2689                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2487                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3868                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         7205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         7205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        19415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        19415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26620                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        75488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        75488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       153200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       153200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  228688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              9044                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9044    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                9044                       # Request fanout histogram
system.membus.reqLayer2.occupancy            23117500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5724500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           15198750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         104912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             144704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        48288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           48288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            2487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9044                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3018                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3018                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1124148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2963827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4087975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1124148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1124148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1364165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              1364165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1364165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1124148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2963827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5452140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.039097948500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               31833                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2630                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        9044                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5249                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9044                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5249                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2427                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               373                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               53                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     70429500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   44135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               235935750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7978.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26728.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6673                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2282                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                  9044                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                 5249                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8558                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    278.701162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.588168                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.691580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1428     53.54%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          374     14.02%     67.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          182      6.82%     74.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          122      4.57%     78.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           94      3.52%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           58      2.17%     84.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      1.91%     86.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           30      1.12%     87.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          328     12.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2667                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.261628                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.466951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.489238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              1      0.58%      0.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           101     58.72%     59.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            22     12.79%     72.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             9      5.23%     77.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6      3.49%     80.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      2.33%     83.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            3      1.74%     84.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      4.65%     89.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      6.98%     96.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            3      1.74%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.58%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.58%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.273256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.259106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.701531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              149     86.63%     86.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               22     12.79%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 564928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  179136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  144704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                83984                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        15.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   35397474000                       # Total gap between requests
system.mem_ctrls.avgGap                    2476560.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       102000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        44784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1108327.579392169835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2881561.304496363271                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1265174.916280050296                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2487                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6557                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5249                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     67042500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    168893250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 839609973750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26957.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25757.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 159956177.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12452160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6614685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            44489340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            8143200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2794153440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2462523690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11518927200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16847303715                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.946456                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  29919607500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1181960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4295909500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6618780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3506580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            18535440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            6467580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2794153440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        761988540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12950956800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16542227160                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.327860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  33662261750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1181960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    553255250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     29672492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29672492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29672492                       # number of overall hits
system.cpu.icache.overall_hits::total        29672492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2487                       # number of overall misses
system.cpu.icache.overall_misses::total          2487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    147220000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    147220000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    147220000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    147220000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29674979                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29674979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29674979                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29674979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59195.818255                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59195.818255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59195.818255                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59195.818255                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2231                       # number of writebacks
system.cpu.icache.writebacks::total              2231                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144733000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144733000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144733000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58195.818255                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58195.818255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58195.818255                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58195.818255                       # average overall mshr miss latency
system.cpu.icache.replacements                   2231                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29672492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29672492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    147220000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    147220000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29674979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29674979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59195.818255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59195.818255                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144733000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58195.818255                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58195.818255                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.868848                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29674979                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2487                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11932.038199                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.868848                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999488                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59352445                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59352445                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5214052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5214052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5214276                       # number of overall hits
system.cpu.dcache.overall_hits::total         5214276                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6557                       # number of overall misses
system.cpu.dcache.overall_misses::total          6557                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    367020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    367020000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    367020000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    367020000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      5220385                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5220385                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5220833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5220833                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001213                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001213                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57953.576504                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57953.576504                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55973.768492                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55973.768492                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3018                       # number of writebacks
system.cpu.dcache.writebacks::total              3018                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         6333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6333                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6557                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    360687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    360687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    373050000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    373050000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001213                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001213                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001256                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001256                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56953.576504                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56953.576504                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56893.396370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56893.396370                       # average overall mshr miss latency
system.cpu.dcache.replacements                   6301                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5149898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5149898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3644                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    210314000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    210314000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5153542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5153542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57715.148189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57715.148189                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3644                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    206670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    206670000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 56715.148189                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56715.148189                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        64154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          64154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    156706000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    156706000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        66843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        66843                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040229                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58276.682782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58276.682782                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    154017000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    154017000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040229                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57276.682782                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57276.682782                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           224                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          224                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          448                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          224                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          224                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12363000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12363000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55191.964286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55191.964286                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  35397477000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.844621                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5220833                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            796.222815                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.844621                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999393                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          20889889                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         20889889                       # Number of data accesses

---------- End Simulation Statistics   ----------
