// Seed: 3028059650
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = 1 ? id_1 : 1;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5,
    input tri0 id_6,
    inout supply1 id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12,
    input wand id_13,
    output wor id_14,
    output supply0 id_15,
    input wand id_16
);
  always id_0 <= #1 1 == 1;
  module_0();
endmodule
