Running: E:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/top_sim_isim_beh.exe -prj C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/top_sim_beh.prj work.top_sim work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/SegmentDecoder.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/ShiftReg.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Seg7Remap.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Seg7Decode.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/AntiJitter.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/vgac.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Seg7Device.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Keypad.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/ipcore_dir/player.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/ipcore_dir/picture2.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/ipcore_dir/background2.v" into library work
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" into library work
WARNING:HDLCompiler:1300 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 147: Non-module variable i cannot be initialized at declaration
WARNING:HDLCompiler:1300 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 148: Non-module variable new_number cannot be initialized at declaration
WARNING:HDLCompiler:1300 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 210: Non-module variable temp cannot be initialized at declaration
WARNING:HDLCompiler:1300 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 356: Non-module variable temp cannot be initialized at declaration
Analyzing Verilog file "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/top_sim.v" into library work
Analyzing Verilog file "E:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 67: Port dbg_keyLine is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 71: Port segment is not connected to this instance
WARNING:HDLCompiler:1016 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 92: Port rdn is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 322: Size mismatch in connection of port <addra>. Formal port size is 19-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 336: Size mismatch in connection of port <addra>. Formal port size is 17-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/Top.v" Line 348: Size mismatch in connection of port <addra>. Formal port size is 11-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module AntiJitter_copy1
Compiling module AntiJitter(WIDTH=4)
Compiling module Keypad
Compiling module SegmentDecoder
Compiling module Seg7Decode
Compiling module Seg7Remap
Compiling module ShiftReg(WIDTH=64)
Compiling module Seg7Device
Compiling module vgac
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module background2
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module picture2
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="kinte...
Compiling module player
Compiling module ShiftReg
Compiling module Top_default
Compiling module top_sim
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 13 sub-compilation(s) to finish...
Compiled 28 Verilog Units
Built simulation executable C:/Users/zjuwyd/Desktop/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/top_sim_isim_beh.exe
Fuse Memory Usage: 35004 KB
Fuse CPU Usage: 796 ms
