// Seed: 375870837
module module_0 (
    output tri1 id_0
);
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  wand  id_2,
    output uwire id_3,
    output wor   id_4,
    input  uwire id_5,
    output wor   id_6
);
  wire id_8;
  module_0(
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5, id_6 = id_1;
  wire id_7;
  tri1 id_8, id_9;
  wire id_10;
  uwire id_11, id_12, id_13;
  always $display('b0);
  assign id_12 = +1 - id_9;
  wire id_14;
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_2(
      id_2, id_2, id_2
  );
  wire id_3, id_4;
  not (id_1, id_2);
endmodule
