#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5a1eaf550490 .scope module, "tb_processor" "tb_processor" 2 5;
 .timescale -9 -12;
v0x5a1eaf5ffb30_0 .var "clock", 0 0;
v0x5a1eaf5ffbf0_0 .net "error_flag", 0 0, v0x5a1eaf5f9260_0;  1 drivers
v0x5a1eaf5ffcb0_0 .var "reset", 0 0;
v0x5a1eaf5ffde0_0 .net "zero_flag", 0 0, v0x5a1eaf5f9450_0;  1 drivers
S_0x5a1eaf550620 .scope module, "GYMS_16" "processor" 2 13, 3 5 0, S_0x5a1eaf550490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "zero_flag";
    .port_info 3 /OUTPUT 1 "error_flag";
v0x5a1eaf5ff280_0 .net "clock", 0 0, v0x5a1eaf5ffb30_0;  1 drivers
v0x5a1eaf5ff340_0 .net "error_flag", 0 0, v0x5a1eaf5f9260_0;  alias, 1 drivers
v0x5a1eaf5ff400_0 .net "mem_signal_write", 0 0, v0x5a1eaf5cc8d0_0;  1 drivers
v0x5a1eaf5ff4f0_0 .net "opcode", 3 0, L_0x5a1eaf5cb860;  1 drivers
v0x5a1eaf5ff5e0_0 .net "reg_signal_write", 0 0, v0x5a1eaf5da240_0;  1 drivers
v0x5a1eaf5ff720_0 .net "reset", 0 0, v0x5a1eaf5ffcb0_0;  1 drivers
v0x5a1eaf5ff7c0_0 .net "zero_flag", 0 0, v0x5a1eaf5f9450_0;  alias, 1 drivers
S_0x5a1eaf5ad620 .scope module, "CONTROL" "controller" 3 25, 4 3 0, S_0x5a1eaf550620;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "mem_signal_write";
    .port_info 2 /OUTPUT 1 "reg_signal_write";
P_0x5a1eaf5ad800 .param/l "addsub_inst" 0 4 14, C4<101>;
P_0x5a1eaf5ad840 .param/l "andor_inst" 0 4 11, C4<010>;
P_0x5a1eaf5ad880 .param/l "div_inst" 0 4 15, C4<110>;
P_0x5a1eaf5ad8c0 .param/l "mem_data_inst" 0 4 9, C4<000>;
P_0x5a1eaf5ad900 .param/l "notxor_inst" 0 4 12, C4<011>;
P_0x5a1eaf5ad940 .param/l "reg_data_inst" 0 4 10, C4<001>;
P_0x5a1eaf5ad980 .param/l "shift_inst" 0 4 13, C4<100>;
v0x5a1eaf5cc8d0_0 .var "mem_signal_write", 0 0;
v0x5a1eaf5d5ba0_0 .net "opcode", 3 0, L_0x5a1eaf5cb860;  alias, 1 drivers
v0x5a1eaf5da240_0 .var "reg_signal_write", 0 0;
E_0x5a1eaf5dd070 .event anyedge, v0x5a1eaf5d5ba0_0;
S_0x5a1eaf5f7710 .scope module, "DATA" "datapath" 3 15, 5 3 0, S_0x5a1eaf550620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "mem_signal_write";
    .port_info 3 /INPUT 1 "reg_signal_write";
    .port_info 4 /OUTPUT 4 "opcode";
    .port_info 5 /OUTPUT 1 "zero_flag";
    .port_info 6 /OUTPUT 1 "error_flag";
P_0x5a1eaf5f78f0 .param/l "addsub_inst" 1 5 18, C4<101>;
P_0x5a1eaf5f7930 .param/l "andor_inst" 1 5 15, C4<010>;
P_0x5a1eaf5f7970 .param/l "arith_add" 1 5 30, C4<1000>;
P_0x5a1eaf5f79b0 .param/l "arith_div" 1 5 32, C4<1010>;
P_0x5a1eaf5f79f0 .param/l "arith_sub" 1 5 31, C4<1001>;
P_0x5a1eaf5f7a30 .param/l "bit_and" 1 5 22, C4<0000>;
P_0x5a1eaf5f7a70 .param/l "bit_not" 1 5 25, C4<0011>;
P_0x5a1eaf5f7ab0 .param/l "bit_or" 1 5 23, C4<0001>;
P_0x5a1eaf5f7af0 .param/l "bit_xor" 1 5 24, C4<0010>;
P_0x5a1eaf5f7b30 .param/l "div_inst" 1 5 19, C4<110>;
P_0x5a1eaf5f7b70 .param/l "mem_data_inst" 1 5 13, C4<000>;
P_0x5a1eaf5f7bb0 .param/l "nop" 1 5 20, C4<111>;
P_0x5a1eaf5f7bf0 .param/l "nop_width" 0 5 3, +C4<00000000000000000000000000000011>;
P_0x5a1eaf5f7c30 .param/l "notxor_inst" 1 5 16, C4<011>;
P_0x5a1eaf5f7c70 .param/l "reg_data_inst" 1 5 14, C4<001>;
P_0x5a1eaf5f7cb0 .param/l "shift_ari_left" 1 5 27, C4<0101>;
P_0x5a1eaf5f7cf0 .param/l "shift_ari_right" 1 5 29, C4<0111>;
P_0x5a1eaf5f7d30 .param/l "shift_inst" 1 5 17, C4<100>;
P_0x5a1eaf5f7d70 .param/l "shift_log_left" 1 5 26, C4<0100>;
P_0x5a1eaf5f7db0 .param/l "shift_log_right" 1 5 28, C4<0110>;
L_0x5a1eaf5cb860 .functor BUFZ 4, v0x5a1eaf5fccc0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5a1eaf5fcb40_0 .var "EX_MEM_mem_data_write", 15 0;
v0x5a1eaf5fcc20_0 .var "EX_MEM_mem_signal_write", 0 0;
v0x5a1eaf5fccc0_0 .var "EX_MEM_opcode", 3 0;
v0x5a1eaf5fcd60_0 .var "EX_MEM_reg_addr_write", 3 0;
v0x5a1eaf5fce20_0 .var "EX_MEM_reg_data_write", 15 0;
v0x5a1eaf5fcf00_0 .var "ID_EX_instruction", 15 0;
v0x5a1eaf5fcfe0_0 .var "ID_EX_mem_data_write", 15 0;
v0x5a1eaf5fd0c0_0 .var "ID_EX_opcode", 3 0;
v0x5a1eaf5fd1a0_0 .var "ID_EX_operation", 3 0;
v0x5a1eaf5fd2f0_0 .var "ID_EX_reg_addr_write", 3 0;
v0x5a1eaf5fd3b0_0 .var "ID_EX_reg_data_read1", 15 0;
v0x5a1eaf5fd490_0 .var "ID_EX_reg_data_read2", 15 0;
v0x5a1eaf5fd570_0 .var "ID_EX_reg_data_write", 15 0;
v0x5a1eaf5fd650_0 .var "IF_ID_instruction", 15 0;
v0x5a1eaf5fd730_0 .var "IF_ID_opcode", 3 0;
v0x5a1eaf5fd810_0 .var "IF_ID_program_counter", 7 0;
v0x5a1eaf5fd8f0_0 .var "MEM_WB_reg_addr_write", 3 0;
v0x5a1eaf5fd9e0_0 .var "MEM_WB_reg_data_write", 15 0;
v0x5a1eaf5fdab0_0 .var "MEM_WB_reg_signal_write", 0 0;
v0x5a1eaf5fdb80_0 .var "alu_op1", 15 0;
v0x5a1eaf5fdc50_0 .var "alu_op2", 15 0;
v0x5a1eaf5fdd20_0 .net "alu_res", 15 0, v0x5a1eaf587610_0;  1 drivers
v0x5a1eaf5fddf0_0 .net "clock", 0 0, v0x5a1eaf5ffb30_0;  alias, 1 drivers
v0x5a1eaf5fde90_0 .net "count_EX", 2 0, v0x5a1eaf5f99b0_0;  1 drivers
v0x5a1eaf5fdf60_0 .net "count_ID", 2 0, v0x5a1eaf5fa080_0;  1 drivers
v0x5a1eaf5fe030_0 .var "counter_EX_en", 0 0;
v0x5a1eaf5fe100_0 .var "counter_ID_en", 0 0;
v0x5a1eaf5fe1d0_0 .net "error_flag", 0 0, v0x5a1eaf5f9260_0;  alias, 1 drivers
v0x5a1eaf5fe2a0_0 .net "instruction", 15 0, L_0x5a1eaf5da640;  1 drivers
v0x5a1eaf5fe370_0 .var "mem_addr_rw", 7 0;
v0x5a1eaf5fe440_0 .net "mem_data_read", 15 0, L_0x5a1eaf610420;  1 drivers
v0x5a1eaf5fe510_0 .var "mem_data_write", 15 0;
v0x5a1eaf5fe5b0_0 .net "mem_signal_write", 0 0, v0x5a1eaf5cc8d0_0;  alias, 1 drivers
v0x5a1eaf5fe890_0 .net "opcode", 3 0, L_0x5a1eaf5cb860;  alias, 1 drivers
v0x5a1eaf5fe960_0 .var "operation", 3 0;
v0x5a1eaf5fea00_0 .var "program_counter", 7 0;
v0x5a1eaf5fead0_0 .var "reg_addr_read1", 3 0;
v0x5a1eaf5feba0_0 .var "reg_addr_read2", 3 0;
v0x5a1eaf5fec70_0 .var "reg_addr_write", 3 0;
v0x5a1eaf5fed10_0 .net "reg_data_read1", 15 0, L_0x5a1eaf587470;  1 drivers
v0x5a1eaf5fee00_0 .net "reg_data_read2", 15 0, L_0x5a1eaf610b50;  1 drivers
v0x5a1eaf5feed0_0 .var "reg_data_write", 15 0;
v0x5a1eaf5fef90_0 .net "reg_signal_write", 0 0, v0x5a1eaf5da240_0;  alias, 1 drivers
v0x5a1eaf5ff060_0 .net "reset", 0 0, v0x5a1eaf5ffcb0_0;  alias, 1 drivers
v0x5a1eaf5ff100_0 .net "zero_flag", 0 0, v0x5a1eaf5f9450_0;  alias, 1 drivers
E_0x5a1eaf5dd0f0/0 .event anyedge, v0x5a1eaf5fd0c0_0, v0x5a1eaf5fd3b0_0, v0x5a1eaf5fd490_0, v0x5a1eaf5fd730_0;
E_0x5a1eaf5dd0f0/1 .event anyedge, v0x5a1eaf5fcf00_0;
E_0x5a1eaf5dd0f0 .event/or E_0x5a1eaf5dd0f0/0, E_0x5a1eaf5dd0f0/1;
E_0x5a1eaf5dd130 .event anyedge, v0x5a1eaf5fd730_0, v0x5a1eaf5fd650_0, v0x5a1eaf5fae60_0, v0x5a1eaf5fc620_0;
S_0x5a1eaf5f87b0 .scope module, "ALU" "arithmetic_logical_unit" 5 263, 5 334 0, S_0x5a1eaf5f7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "operation";
    .port_info 1 /INPUT 16 "alu_op1";
    .port_info 2 /INPUT 16 "alu_op2";
    .port_info 3 /OUTPUT 16 "alu_res";
    .port_info 4 /OUTPUT 1 "zero_flag";
    .port_info 5 /OUTPUT 1 "error_flag";
P_0x5a1eaf5f89b0 .param/l "arith_add" 0 5 351, C4<1000>;
P_0x5a1eaf5f89f0 .param/l "arith_div" 0 5 353, C4<1010>;
P_0x5a1eaf5f8a30 .param/l "arith_sub" 0 5 352, C4<1001>;
P_0x5a1eaf5f8a70 .param/l "bit_and" 0 5 343, C4<0000>;
P_0x5a1eaf5f8ab0 .param/l "bit_not" 0 5 346, C4<0011>;
P_0x5a1eaf5f8af0 .param/l "bit_or" 0 5 344, C4<0001>;
P_0x5a1eaf5f8b30 .param/l "bit_xor" 0 5 345, C4<0010>;
P_0x5a1eaf5f8b70 .param/l "shift_ari_left" 0 5 348, C4<0101>;
P_0x5a1eaf5f8bb0 .param/l "shift_ari_right" 0 5 350, C4<0111>;
P_0x5a1eaf5f8bf0 .param/l "shift_log_left" 0 5 347, C4<0100>;
P_0x5a1eaf5f8c30 .param/l "shift_log_right" 0 5 349, C4<0110>;
v0x5a1eaf5cb980_0 .net "alu_op1", 15 0, v0x5a1eaf5fdb80_0;  1 drivers
v0x5a1eaf5c8dd0_0 .net "alu_op2", 15 0, v0x5a1eaf5fdc50_0;  1 drivers
v0x5a1eaf587610_0 .var "alu_res", 15 0;
v0x5a1eaf5f9260_0 .var "error_flag", 0 0;
v0x5a1eaf5f9320_0 .net "operation", 3 0, v0x5a1eaf5fd1a0_0;  1 drivers
v0x5a1eaf5f9450_0 .var "zero_flag", 0 0;
E_0x5a1eaf5dcff0 .event anyedge, v0x5a1eaf5f9320_0, v0x5a1eaf5cb980_0, v0x5a1eaf5c8dd0_0, v0x5a1eaf587610_0;
S_0x5a1eaf5f9610 .scope module, "COUNT_EX" "counter" 5 261, 5 317 0, S_0x5a1eaf5f7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 3 "count";
P_0x5a1eaf5f9810 .param/l "width" 0 5 317, +C4<00000000000000000000000000000011>;
v0x5a1eaf5f98d0_0 .net "clock", 0 0, v0x5a1eaf5ffb30_0;  alias, 1 drivers
v0x5a1eaf5f99b0_0 .var "count", 2 0;
v0x5a1eaf5f9a90_0 .net "en", 0 0, v0x5a1eaf5fe030_0;  1 drivers
v0x5a1eaf5f9b60_0 .net "reset", 0 0, v0x5a1eaf5ffcb0_0;  alias, 1 drivers
E_0x5a1eaf5dd170 .event posedge, v0x5a1eaf5f98d0_0;
S_0x5a1eaf5f9cd0 .scope module, "COUNT_ID" "counter" 5 205, 5 317 0, S_0x5a1eaf5f7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /OUTPUT 3 "count";
P_0x5a1eaf5f9eb0 .param/l "width" 0 5 317, +C4<00000000000000000000000000000011>;
v0x5a1eaf5f9fb0_0 .net "clock", 0 0, v0x5a1eaf5ffb30_0;  alias, 1 drivers
v0x5a1eaf5fa080_0 .var "count", 2 0;
v0x5a1eaf5fa140_0 .net "en", 0 0, v0x5a1eaf5fe100_0;  1 drivers
v0x5a1eaf5fa210_0 .net "reset", 0 0, v0x5a1eaf5ffcb0_0;  alias, 1 drivers
S_0x5a1eaf5fa370 .scope module, "DM" "data_memory" 5 289, 5 383 0, S_0x5a1eaf5f7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "mem_signal_write";
    .port_info 2 /INPUT 8 "mem_addr_rw";
    .port_info 3 /INPUT 16 "mem_data_write";
    .port_info 4 /OUTPUT 16 "mem_data_read";
L_0x7150a4db7060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5a1eaf5c8cb0 .functor XNOR 1, v0x5a1eaf5fcc20_0, L_0x7150a4db7060, C4<0>, C4<0>;
v0x5a1eaf5fa550_0 .net/2u *"_ivl_0", 0 0, L_0x7150a4db7060;  1 drivers
L_0x7150a4db70f0 .functor BUFT 1, C4<xxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x5a1eaf5fa650_0 .net *"_ivl_10", 15 0, L_0x7150a4db70f0;  1 drivers
v0x5a1eaf5fa730_0 .net *"_ivl_2", 0 0, L_0x5a1eaf5c8cb0;  1 drivers
v0x5a1eaf5fa800_0 .net *"_ivl_4", 15 0, L_0x5a1eaf6001c0;  1 drivers
v0x5a1eaf5fa8e0_0 .net *"_ivl_6", 9 0, L_0x5a1eaf600280;  1 drivers
L_0x7150a4db70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a1eaf5faa10_0 .net *"_ivl_9", 1 0, L_0x7150a4db70a8;  1 drivers
v0x5a1eaf5faaf0_0 .net "clock", 0 0, v0x5a1eaf5ffb30_0;  alias, 1 drivers
v0x5a1eaf5fabe0 .array "data_memory", 255 0, 15 0;
v0x5a1eaf5faca0_0 .var/i "i", 31 0;
v0x5a1eaf5fad80_0 .net "mem_addr_rw", 7 0, v0x5a1eaf5fe370_0;  1 drivers
v0x5a1eaf5fae60_0 .net "mem_data_read", 15 0, L_0x5a1eaf610420;  alias, 1 drivers
v0x5a1eaf5faf40_0 .net "mem_data_write", 15 0, v0x5a1eaf5fcb40_0;  1 drivers
v0x5a1eaf5fb020_0 .net "mem_signal_write", 0 0, v0x5a1eaf5fcc20_0;  1 drivers
L_0x5a1eaf6001c0 .array/port v0x5a1eaf5fabe0, L_0x5a1eaf600280;
L_0x5a1eaf600280 .concat [ 8 2 0 0], v0x5a1eaf5fe370_0, L_0x7150a4db70a8;
L_0x5a1eaf610420 .functor MUXZ 16, L_0x7150a4db70f0, L_0x5a1eaf6001c0, L_0x5a1eaf5c8cb0, C4<>;
S_0x5a1eaf5fb180 .scope module, "IM" "instr_memory" 5 96, 5 375 0, S_0x5a1eaf5f7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "program_counter";
    .port_info 1 /OUTPUT 16 "instruction";
L_0x5a1eaf5da640 .functor BUFZ 16, L_0x5a1eaf5ffe80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a1eaf5fb3c0_0 .net *"_ivl_0", 15 0, L_0x5a1eaf5ffe80;  1 drivers
v0x5a1eaf5fb4c0_0 .net *"_ivl_2", 9 0, L_0x5a1eaf5fff20;  1 drivers
L_0x7150a4db7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a1eaf5fb5a0_0 .net *"_ivl_5", 1 0, L_0x7150a4db7018;  1 drivers
v0x5a1eaf5fb660_0 .net "instruction", 15 0, L_0x5a1eaf5da640;  alias, 1 drivers
v0x5a1eaf5fb740 .array "instruction_memory", 255 0, 15 0;
v0x5a1eaf5fb850_0 .net "program_counter", 7 0, v0x5a1eaf5fea00_0;  1 drivers
L_0x5a1eaf5ffe80 .array/port v0x5a1eaf5fb740, L_0x5a1eaf5fff20;
L_0x5a1eaf5fff20 .concat [ 8 2 0 0], v0x5a1eaf5fea00_0, L_0x7150a4db7018;
S_0x5a1eaf5fb990 .scope module, "RF" "register_file" 5 305, 5 405 0, S_0x5a1eaf5f7710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reg_signal_write";
    .port_info 2 /INPUT 4 "reg_addr_write";
    .port_info 3 /INPUT 4 "reg_addr_read1";
    .port_info 4 /INPUT 4 "reg_addr_read2";
    .port_info 5 /INPUT 16 "reg_data_write";
    .port_info 6 /OUTPUT 16 "reg_data_read1";
    .port_info 7 /OUTPUT 16 "reg_data_read2";
L_0x5a1eaf587470 .functor BUFZ 16, L_0x5a1eaf610600, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5a1eaf610b50 .functor BUFZ 16, L_0x5a1eaf610920, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5a1eaf5fbc90_0 .net *"_ivl_0", 15 0, L_0x5a1eaf610600;  1 drivers
v0x5a1eaf5fbd70_0 .net *"_ivl_10", 5 0, L_0x5a1eaf6109c0;  1 drivers
L_0x7150a4db7180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a1eaf5fbe50_0 .net *"_ivl_13", 1 0, L_0x7150a4db7180;  1 drivers
v0x5a1eaf5fbf10_0 .net *"_ivl_2", 5 0, L_0x5a1eaf6106a0;  1 drivers
L_0x7150a4db7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5a1eaf5fbff0_0 .net *"_ivl_5", 1 0, L_0x7150a4db7138;  1 drivers
v0x5a1eaf5fc120_0 .net *"_ivl_8", 15 0, L_0x5a1eaf610920;  1 drivers
v0x5a1eaf5fc200_0 .net "clock", 0 0, v0x5a1eaf5ffb30_0;  alias, 1 drivers
v0x5a1eaf5fc2a0_0 .var/i "i", 31 0;
v0x5a1eaf5fc380_0 .net "reg_addr_read1", 3 0, v0x5a1eaf5fead0_0;  1 drivers
v0x5a1eaf5fc460_0 .net "reg_addr_read2", 3 0, v0x5a1eaf5feba0_0;  1 drivers
v0x5a1eaf5fc540_0 .net "reg_addr_write", 3 0, v0x5a1eaf5fd8f0_0;  1 drivers
v0x5a1eaf5fc620_0 .net "reg_data_read1", 15 0, L_0x5a1eaf587470;  alias, 1 drivers
v0x5a1eaf5fc700_0 .net "reg_data_read2", 15 0, L_0x5a1eaf610b50;  alias, 1 drivers
v0x5a1eaf5fc7e0_0 .net "reg_data_write", 15 0, v0x5a1eaf5fd9e0_0;  1 drivers
v0x5a1eaf5fc8c0_0 .net "reg_signal_write", 0 0, v0x5a1eaf5fdab0_0;  1 drivers
v0x5a1eaf5fc980 .array "register_file", 15 0, 15 0;
L_0x5a1eaf610600 .array/port v0x5a1eaf5fc980, L_0x5a1eaf6106a0;
L_0x5a1eaf6106a0 .concat [ 4 2 0 0], v0x5a1eaf5fead0_0, L_0x7150a4db7138;
L_0x5a1eaf610920 .array/port v0x5a1eaf5fc980, L_0x5a1eaf6109c0;
L_0x5a1eaf6109c0 .concat [ 4 2 0 0], v0x5a1eaf5feba0_0, L_0x7150a4db7180;
S_0x5a1eaf5ff910 .scope task, "reset_perform" "reset_perform" 2 18, 2 18 0, S_0x5a1eaf550490;
 .timescale -9 -12;
E_0x5a1eaf5dd030 .event negedge, v0x5a1eaf5f98d0_0;
TD_tb_processor.reset_perform ;
    %wait E_0x5a1eaf5dd030;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a1eaf5ffcb0_0, 0, 1;
    %wait E_0x5a1eaf5dd030;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a1eaf5ffcb0_0, 0, 1;
    %end;
    .scope S_0x5a1eaf5f9cd0;
T_1 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fa210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v0x5a1eaf5fa140_0;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a1eaf5fa080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5a1eaf5fa140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %load/vec4 v0x5a1eaf5fa080_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5a1eaf5fa080_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5a1eaf5f9610;
T_2 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5f9b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v0x5a1eaf5f9a90_0;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5a1eaf5f99b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5a1eaf5f9a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.3, 8;
    %load/vec4 v0x5a1eaf5f99b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5a1eaf5f99b0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5a1eaf5f87b0;
T_3 ;
    %wait E_0x5a1eaf5dcff0;
    %load/vec4 v0x5a1eaf5f9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %and;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %sub;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %div;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %inv;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %add;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %ix/getv 4, v0x5a1eaf5c8dd0_0;
    %shiftl 4;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %ix/getv 4, v0x5a1eaf5c8dd0_0;
    %shiftl 4;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %ix/getv 4, v0x5a1eaf5c8dd0_0;
    %shiftr 4;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %ix/getv 4, v0x5a1eaf5c8dd0_0;
    %shiftr 4;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %add;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5a1eaf5cb980_0;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %sub;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 65535, 65535, 16;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v0x5a1eaf5cb980_0;
    %load/vec4 v0x5a1eaf5c8dd0_0;
    %div;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %store/vec4 v0x5a1eaf587610_0, 0, 16;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x5a1eaf587610_0;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %store/vec4 v0x5a1eaf5f9450_0, 0, 1;
    %load/vec4 v0x5a1eaf587610_0;
    %cmpi/e 65535, 65535, 16;
    %flag_mov 8, 4;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %store/vec4 v0x5a1eaf5f9260_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a1eaf5fa370;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a1eaf5faca0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5a1eaf5faca0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5a1eaf5faca0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a1eaf5fabe0, 0, 4;
    %load/vec4 v0x5a1eaf5faca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a1eaf5faca0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5a1eaf5fa370;
T_5 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fb020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x5a1eaf5faf40_0;
    %load/vec4 v0x5a1eaf5fad80_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a1eaf5fabe0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5a1eaf5fb990;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a1eaf5fc2a0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5a1eaf5fc2a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5a1eaf5fc2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a1eaf5fc980, 0, 4;
    %load/vec4 v0x5a1eaf5fc2a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a1eaf5fc2a0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x5a1eaf5fb990;
T_7 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fc8c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5a1eaf5fc7e0_0;
    %load/vec4 v0x5a1eaf5fc540_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5a1eaf5fc980, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a1eaf5f7710;
T_8 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5ff060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a1eaf5fea00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a1eaf5fea00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5a1eaf5fea00_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a1eaf5f7710;
T_9 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fe2a0_0;
    %assign/vec4 v0x5a1eaf5fd650_0, 0;
    %load/vec4 v0x5a1eaf5fea00_0;
    %assign/vec4 v0x5a1eaf5fd810_0, 0;
    %load/vec4 v0x5a1eaf5fe2a0_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0x5a1eaf5fd730_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a1eaf5f7710;
T_10 ;
    %wait E_0x5a1eaf5dd130;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a1eaf5fe370_0, 0, 8;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fe440_0;
    %store/vec4 v0x5a1eaf5feed0_0, 0, 16;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fed10_0;
    %store/vec4 v0x5a1eaf5fe510_0, 0, 16;
T_10.10 ;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a1eaf5feed0_0, 0, 16;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fed10_0;
    %store/vec4 v0x5a1eaf5feed0_0, 0, 16;
T_10.12 ;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5a1eaf5feba0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.13, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.15, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.16, 8;
T_10.15 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_10.16, 8;
 ; End of false expr.
    %blend;
T_10.16;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.17, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.17 ;
T_10.14 ;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5a1eaf5feba0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.23, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_10.24, 8;
T_10.23 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_10.24, 8;
 ; End of false expr.
    %blend;
T_10.24;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_10.25, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.27, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_10.28, 8;
T_10.27 ; End of true expr.
    %pushi/vec4 9, 0, 4;
    %jmp/0 T_10.28, 8;
 ; End of false expr.
    %blend;
T_10.28;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.25 ;
T_10.22 ;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5a1eaf5feba0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %jmp T_10.32;
T_10.31 ;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.33, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.33 ;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.37, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.35, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.35 ;
T_10.30 ;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.38, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x5a1eaf5feba0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_10.40, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %jmp T_10.41;
T_10.40 ;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_10.42, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.42 ;
T_10.41 ;
    %jmp T_10.39;
T_10.38 ;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_10.46, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.44, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.44 ;
T_10.39 ;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 2, 2, 3;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.47, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.49, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %jmp T_10.50;
T_10.49 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.50 ;
    %jmp T_10.48;
T_10.47 ;
    %load/vec4 v0x5a1eaf5fd650_0;
    %parti/s 2, 2, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.51, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_10.53, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %jmp T_10.54;
T_10.53 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
T_10.54 ;
T_10.51 ;
T_10.48 ;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a1eaf5fe100_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a1eaf5fead0_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a1eaf5feba0_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a1eaf5fec70_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5a1eaf5fe960_0, 0, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5a1eaf5feed0_0, 0, 16;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5a1eaf5fe370_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5a1eaf5fe510_0, 0, 16;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5a1eaf5f7710;
T_11 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fec70_0;
    %assign/vec4 v0x5a1eaf5fd2f0_0, 0;
    %load/vec4 v0x5a1eaf5fe510_0;
    %assign/vec4 v0x5a1eaf5fcfe0_0, 0;
    %load/vec4 v0x5a1eaf5fed10_0;
    %assign/vec4 v0x5a1eaf5fd3b0_0, 0;
    %load/vec4 v0x5a1eaf5fee00_0;
    %assign/vec4 v0x5a1eaf5fd490_0, 0;
    %load/vec4 v0x5a1eaf5fe960_0;
    %assign/vec4 v0x5a1eaf5fd1a0_0, 0;
    %load/vec4 v0x5a1eaf5fd730_0;
    %assign/vec4 v0x5a1eaf5fd0c0_0, 0;
    %load/vec4 v0x5a1eaf5fd650_0;
    %assign/vec4 v0x5a1eaf5fcf00_0, 0;
    %load/vec4 v0x5a1eaf5feed0_0;
    %assign/vec4 v0x5a1eaf5fd570_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5a1eaf5f7710;
T_12 ;
    %wait E_0x5a1eaf5dd0f0;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x5a1eaf5fd3b0_0;
    %store/vec4 v0x5a1eaf5fdb80_0, 0, 16;
    %load/vec4 v0x5a1eaf5fd490_0;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x5a1eaf5fd3b0_0;
    %store/vec4 v0x5a1eaf5fdb80_0, 0, 16;
    %load/vec4 v0x5a1eaf5fd490_0;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.6;
T_12.2 ;
    %load/vec4 v0x5a1eaf5fd3b0_0;
    %store/vec4 v0x5a1eaf5fdb80_0, 0, 16;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.7, 4;
    %load/vec4 v0x5a1eaf5fd490_0;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.8;
T_12.7 ;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_12.11, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.9, 8;
    %load/vec4 v0x5a1eaf5fcf00_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x5a1eaf5fcf00_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_12.14, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
T_12.14 ;
T_12.13 ;
T_12.9 ;
T_12.8 ;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x5a1eaf5fd3b0_0;
    %store/vec4 v0x5a1eaf5fdb80_0, 0, 16;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.16, 4;
    %load/vec4 v0x5a1eaf5fd490_0;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.17;
T_12.16 ;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 3, 1, 2;
    %cmpi/e 3, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_12.20, 4;
    %load/vec4 v0x5a1eaf5fd730_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_12.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %load/vec4 v0x5a1eaf5fcf00_0;
    %parti/s 4, 0, 2;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_12.21, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.22;
T_12.21 ;
    %load/vec4 v0x5a1eaf5fcf00_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_12.23, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
T_12.23 ;
T_12.22 ;
T_12.18 ;
T_12.17 ;
    %jmp T_12.6;
T_12.4 ;
    %load/vec4 v0x5a1eaf5fd3b0_0;
    %store/vec4 v0x5a1eaf5fdb80_0, 0, 16;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x5a1eaf5fcf00_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.6;
T_12.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a1eaf5fe030_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5a1eaf5fdb80_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5a1eaf5fdc50_0, 0, 16;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5a1eaf5f7710;
T_13 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fe5b0_0;
    %assign/vec4 v0x5a1eaf5fcc20_0, 0;
    %load/vec4 v0x5a1eaf5fcfe0_0;
    %assign/vec4 v0x5a1eaf5fcb40_0, 0;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %assign/vec4 v0x5a1eaf5fccc0_0, 0;
    %load/vec4 v0x5a1eaf5fd2f0_0;
    %assign/vec4 v0x5a1eaf5fcd60_0, 0;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 3, 1, 2;
    %cmpi/e 0, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_13.2, 4;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5a1eaf5fd570_0;
    %assign/vec4 v0x5a1eaf5fce20_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5a1eaf5fd0c0_0;
    %parti/s 3, 1, 2;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_13.3, 4;
    %load/vec4 v0x5a1eaf5fd570_0;
    %assign/vec4 v0x5a1eaf5fce20_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x5a1eaf5fdd20_0;
    %assign/vec4 v0x5a1eaf5fce20_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5a1eaf5f7710;
T_14 ;
    %wait E_0x5a1eaf5dd170;
    %load/vec4 v0x5a1eaf5fcd60_0;
    %assign/vec4 v0x5a1eaf5fd8f0_0, 0;
    %load/vec4 v0x5a1eaf5fef90_0;
    %assign/vec4 v0x5a1eaf5fdab0_0, 0;
    %load/vec4 v0x5a1eaf5fce20_0;
    %assign/vec4 v0x5a1eaf5fd9e0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5a1eaf5ad620;
T_15 ;
    %wait E_0x5a1eaf5dd070;
    %load/vec4 v0x5a1eaf5d5ba0_0;
    %parti/s 3, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0x5a1eaf5d5ba0_0;
    %parti/s 1, 0, 2;
    %inv;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %load/vec4 v0x5a1eaf5d5ba0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a1eaf5da240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a1eaf5cc8d0_0, 0;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5a1eaf550490;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a1eaf5ffb30_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5a1eaf550490;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x5a1eaf5ffb30_0;
    %inv;
    %store/vec4 v0x5a1eaf5ffb30_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5a1eaf550490;
T_18 ;
    %fork TD_tb_processor.reset_perform, S_0x5a1eaf5ff910;
    %join;
    %vpi_call 2 31 "$readmemb", "3_test_output.bin", v0x5a1eaf5fb740 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x5a1eaf550490;
T_19 ;
    %vpi_call 2 37 "$dumpfile", "7_processor_waveform.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "5_processor_testbench.v";
    "./5_processor_design.v";
    "./4_controller_design.v";
    "./4_datapath_design.v";
