{"Source Block": ["hdl/library/common/sync_gray.v@104:111@HdlStmAssign", "\t\tcdc_sync_stage2 <= cdc_sync_stage1;\n\t\tout_count_m <= g2b(cdc_sync_stage2);\n\tend\nend\n\nassign out_count = CLK_ASYNC ? out_count_m : in_count;\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[109, "assign out_count = CLK_ASYNC ? out_count_m : in_count;\n"]], "Add": [[109, "assign out_count = ASYNC_CLK ? out_count_m : in_count;\n"]]}}