{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543241790094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543241790116 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 22:16:29 2018 " "Processing started: Mon Nov 26 22:16:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543241790116 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241790116 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emmmcs -c emmmcs " "Command: quartus_map --read_settings_files=on --write_settings_files=off emmmcs -c emmmcs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241790149 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543241792840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543241792840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/alu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div " "Found entity 1: alu_div" {  } { { "../src/rtl/core/alu_div.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/alu_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/alu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mul " "Found entity 1: alu_mul" {  } { { "../src/rtl/core/alu_mul.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/alu_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/bus_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/bus_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_ctrl " "Found entity 1: bus_ctrl" {  } { { "../src/rtl/core/bus_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/bus_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu " "Found entity 1: cpu_alu" {  } { { "../src/rtl/core/cpu_alu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/core/cpu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_gregs.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_gregs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_gregs " "Found entity 1: cpu_gregs" {  } { { "../src/rtl/core/cpu_gregs.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_gregs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_instr_decoder " "Found entity 1: cpu_instr_decoder" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809336 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(255) " "Verilog HDL Expression warning at cpu_instr_exec.v(255): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809361 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(272) " "Verilog HDL Expression warning at cpu_instr_exec.v(272): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 272 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809362 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(387) " "Verilog HDL Expression warning at cpu_instr_exec.v(387): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 387 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(389) " "Verilog HDL Expression warning at cpu_instr_exec.v(389): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 389 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(392) " "Verilog HDL Expression warning at cpu_instr_exec.v(392): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 392 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(395) " "Verilog HDL Expression warning at cpu_instr_exec.v(395): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 395 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(398) " "Verilog HDL Expression warning at cpu_instr_exec.v(398): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 398 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(401) " "Verilog HDL Expression warning at cpu_instr_exec.v(401): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 401 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(403) " "Verilog HDL Expression warning at cpu_instr_exec.v(403): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 403 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(406) " "Verilog HDL Expression warning at cpu_instr_exec.v(406): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu_instr_exec.v(409) " "Verilog HDL Expression warning at cpu_instr_exec.v(409): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 409 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu_instr_exec.v(175) " "Verilog HDL information at cpu_instr_exec.v(175): always construct contains both blocking and non-blocking assignments" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 175 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543241809363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_instr_exec.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_instr_exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_instr_exec " "Found entity 1: cpu_instr_exec" {  } { { "../src/rtl/core/cpu_instr_exec.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_exec.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK SDRAM_ctrl.v(2) " "Verilog HDL Declaration information at SDRAM_ctrl.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../src/rtl/core/SDRAM_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/SDRAM_ctrl.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543241809379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_ctrl " "Found entity 1: SDRAM_ctrl" {  } { { "../src/rtl/core/SDRAM_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/SDRAM_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "../src/rtl/reset_module.v" "" { Text "E:/Projects/EmmmCS/src/rtl/reset_module.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543241809392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241809392 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk cpu_alu.v(51) " "Verilog HDL Implicit Net warning at cpu_alu.v(51): created implicit net for \"clk\"" {  } { { "../src/rtl/core/cpu_alu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_alu.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543241809393 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_instr_decoder " "Elaborating entity \"cpu_instr_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543241809674 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opcode cpu_instr_decoder.v(72) " "Verilog HDL Always Construct warning at cpu_instr_decoder.v(72): variable \"opcode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543241809767 "|cpu_instr_decoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "cpu_instr_decoder.v(84) " "Verilog HDL Case Statement warning at cpu_instr_decoder.v(84): case item expression covers a value already covered by a previous case item" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 84 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1543241809768 "|cpu_instr_decoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu_instr_decoder.v(96) " "Verilog HDL Case Statement information at cpu_instr_decoder.v(96): all case item expressions in this case statement are onehot" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 96 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543241809770 "|cpu_instr_decoder"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs3_idx cpu_instr_decoder.v(43) " "Output port \"rs3_idx\" at cpu_instr_decoder.v(43) has no driver" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543241809772 "|cpu_instr_decoder"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rs3_idx\[0\] GND " "Pin \"rs3_idx\[0\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|rs3_idx[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs3_idx\[1\] GND " "Pin \"rs3_idx\[1\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|rs3_idx[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs3_idx\[2\] GND " "Pin \"rs3_idx\[2\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|rs3_idx[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs3_idx\[3\] GND " "Pin \"rs3_idx\[3\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|rs3_idx[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rs3_idx\[4\] GND " "Pin \"rs3_idx\[4\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|rs3_idx[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_instr_info\[5\] GND " "Pin \"dec_instr_info\[5\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|dec_instr_info[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_instr_info\[6\] GND " "Pin \"dec_instr_info\[6\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|dec_instr_info[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_instr_info\[7\] GND " "Pin \"dec_instr_info\[7\]\" is stuck at GND" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543241812302 "|cpu_instr_decoder|dec_instr_info[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543241812302 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543241812674 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Projects/EmmmCS/quartus_project/output_files/emmmcs.map.smsg " "Generated suppressed messages file E:/Projects/EmmmCS/quartus_project/output_files/emmmcs.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241813928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543241814735 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543241814735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "193 " "Implemented 193 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543241816005 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543241816005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543241816005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543241816005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543241816031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 22:16:56 2018 " "Processing ended: Mon Nov 26 22:16:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543241816031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543241816031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543241816031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543241816031 ""}
