// Seed: 2862000922
module module_0;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output supply0 id_2,
    input supply1 id_3
    , id_19,
    output wor id_4,
    input tri id_5,
    output wand id_6,
    input wire id_7,
    input uwire id_8,
    output tri1 id_9,
    input tri id_10,
    input wand id_11,
    input tri0 id_12#(
        .id_20(-1 - 1),
        .id_21(1)
    ),
    output supply1 id_13,
    input tri0 id_14,
    input wand id_15,
    output wire id_16,
    output tri id_17
);
  assign id_17 = 1;
  assign id_19 = id_0;
  assign id_20 = id_7;
  bit id_22;
  module_0 modCall_1 ();
  always
    if (-1)
      if (1'b0) id_20[1] <= id_3;
      else id_22 <= -1'b0;
endmodule
