<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="191" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="547" />
   <clocksource preferredWidth="544" />
   <frequency preferredWidth="533" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/Verification,Library,Library/Verification/Simulation,Library/Embedded Processors" />
 <window width="1938" height="1048" x="-210" y="73" />
 <hdlexample language="VERILOG" />
</preferences>
