===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 28.4363 seconds

  ----Wall Time----  ----Name----
    3.4965 ( 12.3%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    2.9069 ( 10.2%)    Parse modules
    0.5572 (  2.0%)    Verify circuit
   14.7492 ( 51.9%)  'firrtl.circuit' Pipeline
    1.2033 (  4.2%)    'firrtl.module' Pipeline
    1.1166 (  3.9%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0867 (  0.3%)      LowerCHIRRTLPass
    0.0984 (  0.3%)    InferWidths
    0.6997 (  2.5%)    InferResets
    0.0472 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0720 (  0.3%)    WireDFT
    0.0735 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.6265 (  2.2%)    LowerFIRRTLTypes
    6.0724 ( 21.4%)    'firrtl.module' Pipeline
    0.6786 (  2.4%)      ExpandWhens
    0.0183 (  0.1%)      RemoveInvalid
    5.0502 ( 17.8%)      Canonicalizer
    0.3254 (  1.1%)      InferReadWrite
    0.4204 (  1.5%)    Inliner
    0.8910 (  3.1%)    IMConstProp
    0.0543 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0546 (  0.2%)    BlackBoxReader
    0.0546 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.7654 ( 13.2%)    'firrtl.module' Pipeline
    3.7654 ( 13.2%)      Canonicalizer
    0.3422 (  1.2%)    RemoveUnusedPorts
    0.0548 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3094 (  1.1%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.0454 ( 10.7%)  LowerFIRRTLToHW
    0.0530 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.2505 ( 11.4%)  'hw.module' Pipeline
    0.7145 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.0362 (  7.2%)    Canonicalizer
    0.4998 (  1.8%)    HWCleanup
    0.6531 (  2.3%)  'hw.module' Pipeline
    0.0765 (  0.3%)    HWLegalizeModules
    0.5766 (  2.0%)    PrettifyVerilog
    3.0823 ( 10.8%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   28.4363 (100.0%)  Total

{
  totalTime: 28.462,
  maxMemory: 752164864
}
