Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Tue Nov 11 14:37:11 2025
| Host              : en4228283l running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file nn_classifier_wrapper_timing_summary_routed.rpt -pb nn_classifier_wrapper_timing_summary_routed.pb -rpx nn_classifier_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : nn_classifier_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.584    -1562.167                   4710                 9875        0.002        0.000                      0                 9875       -0.290       -2.338                      33                  9830  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 0.500}        1.000           1000.000        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.584    -1562.167                   4710                 9875        0.002        0.000                      0                 9875       -0.290       -2.338                      33                  9830  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         4710  Failing Endpoints,  Worst Slack       -0.584ns,  Total Violation    -1562.167ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
PW    :           33  Failing Endpoints,  Worst Slack       -0.290ns,  Total Violation       -2.338ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 load_count_reg[9]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[258][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.281ns (19.296%)  route 1.175ns (80.704%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 2.312 - 1.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.009ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.626     1.898    ap_clk_IBUF_BUFG
    SLICE_X99Y333        FDCE                                         r  load_count_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.977 f  load_count_reg[9]_replica/Q
                         net (fo=2, routed)           0.152     2.130    load_count[9]_repN
    SLICE_X99Y333        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.218 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.660     2.877    i_memory[0][4]_i_3_n_0
    SLICE_X106Y339       LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     2.991 r  i_memory[258][4]_i_1/O
                         net (fo=10, routed)          0.363     3.355    i_memory[258][4]_i_1_n_0
    SLICE_X106Y341       FDRE                                         r  q_memory_reg[258][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.586     2.312    ap_clk_IBUF_BUFG
    SLICE_X106Y341       FDRE                                         r  q_memory_reg[258][3]/C
                         clock pessimism              0.554     2.866    
                         clock uncertainty           -0.035     2.830    
    SLICE_X106Y341       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     2.770    q_memory_reg[258][3]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                 -0.584    

Slack (VIOLATED) :        -0.584ns  (required time - arrival time)
  Source:                 load_count_reg[9]_replica/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[258][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.281ns (19.296%)  route 1.175ns (80.704%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.312ns = ( 2.312 - 1.000 ) 
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)
  Clock Net Delay (Destination): 0.586ns (routing 0.009ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.626     1.898    ap_clk_IBUF_BUFG
    SLICE_X99Y333        FDCE                                         r  load_count_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y333        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.977 f  load_count_reg[9]_replica/Q
                         net (fo=2, routed)           0.152     2.130    load_count[9]_repN
    SLICE_X99Y333        LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.218 r  i_memory[0][4]_i_3/O
                         net (fo=256, routed)         0.660     2.877    i_memory[0][4]_i_3_n_0
    SLICE_X106Y339       LUT4 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.114     2.991 r  i_memory[258][4]_i_1/O
                         net (fo=10, routed)          0.363     3.355    i_memory[258][4]_i_1_n_0
    SLICE_X106Y341       FDRE                                         r  q_memory_reg[258][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.586     2.312    ap_clk_IBUF_BUFG
    SLICE_X106Y341       FDRE                                         r  q_memory_reg[258][4]/C
                         clock pessimism              0.554     2.866    
                         clock uncertainty           -0.035     2.830    
    SLICE_X106Y341       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     2.770    q_memory_reg[258][4]
  -------------------------------------------------------------------
                         required time                          2.770    
                         arrival time                          -3.355    
  -------------------------------------------------------------------
                         slack                                 -0.584    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[125][1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.310 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.009ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X106Y339       FDRE                                         r  i_memory_reg[125][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.584     2.310    ap_clk_IBUF_BUFG
    SLICE_X106Y339       FDRE                                         r  i_memory_reg[125][1]/C
                         clock pessimism              0.554     2.864    
                         clock uncertainty           -0.035     2.828    
    SLICE_X106Y339       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     2.768    i_memory_reg[125][1]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[125][3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.311 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.009ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X105Y339       FDRE                                         r  i_memory_reg[125][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.585     2.311    ap_clk_IBUF_BUFG
    SLICE_X105Y339       FDRE                                         r  i_memory_reg[125][3]/C
                         clock pessimism              0.554     2.865    
                         clock uncertainty           -0.035     2.829    
    SLICE_X105Y339       FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061     2.768    i_memory_reg[125][3]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[125][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.310 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.009ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X106Y339       FDRE                                         r  i_memory_reg[125][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.584     2.310    ap_clk_IBUF_BUFG
    SLICE_X106Y339       FDRE                                         r  i_memory_reg[125][4]/C
                         clock pessimism              0.554     2.864    
                         clock uncertainty           -0.035     2.828    
    SLICE_X106Y339       FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     2.768    i_memory_reg[125][4]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[125][0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.311 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.009ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X105Y339       FDRE                                         r  q_memory_reg[125][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.585     2.311    ap_clk_IBUF_BUFG
    SLICE_X105Y339       FDRE                                         r  q_memory_reg[125][0]/C
                         clock pessimism              0.554     2.865    
                         clock uncertainty           -0.035     2.829    
    SLICE_X105Y339       FDRE (Setup_GFF2_SLICEM_C_CE)
                                                     -0.061     2.768    q_memory_reg[125][0]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[125][1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.311 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.009ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X105Y339       FDRE                                         r  q_memory_reg[125][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.585     2.311    ap_clk_IBUF_BUFG
    SLICE_X105Y339       FDRE                                         r  q_memory_reg[125][1]/C
                         clock pessimism              0.554     2.865    
                         clock uncertainty           -0.035     2.829    
    SLICE_X105Y339       FDRE (Setup_FFF2_SLICEM_C_CE)
                                                     -0.061     2.768    q_memory_reg[125][1]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[125][2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.311 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.585ns (routing 0.009ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X105Y339       FDRE                                         r  q_memory_reg[125][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.585     2.311    ap_clk_IBUF_BUFG
    SLICE_X105Y339       FDRE                                         r  q_memory_reg[125][2]/C
                         clock pessimism              0.554     2.865    
                         clock uncertainty           -0.035     2.829    
    SLICE_X105Y339       FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061     2.768    q_memory_reg[125][2]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.583ns  (required time - arrival time)
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            q_memory_reg[125][4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.459ns  (logic 0.208ns (14.258%)  route 1.251ns (85.742%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.310 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.584ns (routing 0.009ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.971 r  load_count_reg[3]/Q
                         net (fo=55, routed)          0.717     2.688    load_count[3]
    SLICE_X103Y335       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.778 r  i_memory[124][4]_i_2/O
                         net (fo=8, routed)           0.243     3.022    i_memory[124][4]_i_2_n_0
    SLICE_X105Y339       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     3.061 r  i_memory[125][4]_i_1/O
                         net (fo=10, routed)          0.291     3.351    i_memory[125][4]_i_1_n_0
    SLICE_X106Y339       FDRE                                         r  q_memory_reg[125][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.584     2.310    ap_clk_IBUF_BUFG
    SLICE_X106Y339       FDRE                                         r  q_memory_reg[125][4]/C
                         clock pessimism              0.554     2.864    
                         clock uncertainty           -0.035     2.828    
    SLICE_X106Y339       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     2.768    q_memory_reg[125][4]
  -------------------------------------------------------------------
                         required time                          2.768    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 -0.583    

Slack (VIOLATED) :        -0.582ns  (required time - arrival time)
  Source:                 load_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            i_memory_reg[291][2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (ap_clk rise@1.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.301ns (20.881%)  route 1.141ns (79.119%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 2.293 - 1.000 ) 
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.620ns (routing 0.010ns, distribution 0.610ns)
  Clock Net Delay (Destination): 0.567ns (routing 0.009ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.620     1.892    ap_clk_IBUF_BUFG
    SLICE_X98Y331        FDCE                                         r  load_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y331        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.971 f  load_count_reg[6]/Q
                         net (fo=53, routed)          0.377     2.349    load_count[6]
    SLICE_X99Y336        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.473 r  i_memory[288][4]_i_2/O
                         net (fo=4, routed)           0.186     2.659    i_memory[288][4]_i_2_n_0
    SLICE_X99Y336        LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     2.757 r  i_memory[291][4]_i_1/O
                         net (fo=10, routed)          0.577     3.334    i_memory[291][4]_i_1_n_0
    SLICE_X101Y333       FDRE                                         r  i_memory_reg[291][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     1.000     1.000 r  
    E4                                                0.000     1.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     1.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     1.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     1.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     1.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.567     2.293    ap_clk_IBUF_BUFG
    SLICE_X101Y333       FDRE                                         r  i_memory_reg[291][2]/C
                         clock pessimism              0.554     2.847    
                         clock uncertainty           -0.035     2.811    
    SLICE_X101Y333       FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060     2.751    i_memory_reg[291][2]
  -------------------------------------------------------------------
                         required time                          2.751    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 -0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 i_memory_reg[324][1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.081ns (47.456%)  route 0.090ns (52.544%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.616ns (routing 0.009ns, distribution 0.607ns)
  Clock Net Delay (Destination): 0.737ns (routing 0.010ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.616     1.342    ap_clk_IBUF_BUFG
    SLICE_X88Y347        FDRE                                         r  i_memory_reg[324][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y347        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.400 r  i_memory_reg[324][1]/Q
                         net (fo=3, routed)           0.066     1.465    u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[4]_1[1]
    SLICE_X87Y347        LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     1.488 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162[1]_i_1/O
                         net (fo=1, routed)           0.024     1.512    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer162[1]
    SLICE_X87Y347        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.737     2.009    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X87Y347        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]/C
                         clock pessimism             -0.559     1.451    
    SLICE_X87Y347        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.511    u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 i_memory_reg[325][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (48.004%)  route 0.087ns (51.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Net Delay (Source):      0.617ns (routing 0.009ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.732ns (routing 0.010ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.617     1.343    ap_clk_IBUF_BUFG
    SLICE_X88Y347        FDRE                                         r  i_memory_reg[325][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y347        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.401 r  i_memory_reg[325][2]/Q
                         net (fo=2, routed)           0.065     1.465    u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[4]_0[2]
    SLICE_X87Y347        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     1.487 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162[2]_i_1/O
                         net (fo=1, routed)           0.022     1.509    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer162[2]
    SLICE_X87Y347        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.732     2.004    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X87Y347        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[2]/C
                         clock pessimism             -0.559     1.446    
    SLICE_X87Y347        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.506    u_nn_accelerator/u_sum_signed_i1/reduce_layer162_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_sum_signed_q1/reduce_layer80_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.059ns (27.830%)  route 0.153ns (72.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.578ns (routing 0.009ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.731ns (routing 0.010ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.578     1.304    u_nn_accelerator/u_sum_signed_q1/ap_clk_IBUF_BUFG
    SLICE_X103Y350       FDRE                                         r  u_nn_accelerator/u_sum_signed_q1/reduce_layer80_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y350       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.363 r  u_nn_accelerator/u_sum_signed_q1/reduce_layer80_reg[11]/Q
                         net (fo=1, routed)           0.153     1.516    u_nn_accelerator/u_logicnet/layer0_reg/logicnet_input[46]
    SLICE_X104Y350       FDRE                                         r  u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.731     2.003    u_nn_accelerator/u_logicnet/layer0_reg/ap_clk_IBUF_BUFG
    SLICE_X104Y350       FDRE                                         r  u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[46]/C
                         clock pessimism             -0.553     1.450    
    SLICE_X104Y350       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.510    u_nn_accelerator/u_logicnet/layer0_reg/data_out_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.081ns (47.560%)  route 0.089ns (52.440%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.591ns (routing 0.009ns, distribution 0.582ns)
  Clock Net Delay (Destination): 0.701ns (routing 0.010ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.591     1.317    u_nn_accelerator/u_logicnet/layer1_reg/ap_clk_IBUF_BUFG
    SLICE_X107Y350       FDRE                                         r  u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y350       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.375 r  u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg[63]/Q
                         net (fo=2, routed)           0.064     1.439    u_nn_accelerator/u_logicnet/layer1_reg/data_out_reg_n_0_[63]
    SLICE_X109Y350       LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.023     1.462 r  u_nn_accelerator/u_logicnet/layer1_reg/g0_b0__101/O
                         net (fo=1, routed)           0.025     1.487    u_nn_accelerator/u_logicnet/layer2_reg/M2[17]
    SLICE_X109Y350       FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.701     1.973    u_nn_accelerator/u_logicnet/layer2_reg/ap_clk_IBUF_BUFG
    SLICE_X109Y350       FDRE                                         r  u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[31]/C
                         clock pessimism             -0.553     1.420    
    SLICE_X109Y350       FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     1.480    u_nn_accelerator/u_logicnet/layer2_reg/data_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 q_memory_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.081ns (49.827%)  route 0.082ns (50.173%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.575ns (routing 0.009ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.010ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.575     1.301    ap_clk_IBUF_BUFG
    SLICE_X91Y310        FDRE                                         r  q_memory_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y310        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.360 r  q_memory_reg[5][3]/Q
                         net (fo=3, routed)           0.060     1.420    u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[4]_0[3]
    SLICE_X90Y310        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.442 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer12[3]_i_1/O
                         net (fo=1, routed)           0.022     1.464    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer12[3]
    SLICE_X90Y310        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.675     1.947    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X90Y310        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[3]/C
                         clock pessimism             -0.554     1.394    
    SLICE_X90Y310        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.454    u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 i_memory_reg[301][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i1/reduce_layer150_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.082ns (50.538%)  route 0.080ns (49.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.926ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.555ns (routing 0.009ns, distribution 0.546ns)
  Clock Net Delay (Destination): 0.654ns (routing 0.010ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.555     1.281    ap_clk_IBUF_BUFG
    SLICE_X91Y333        FDRE                                         r  i_memory_reg[301][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y333        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.340 r  i_memory_reg[301][2]/Q
                         net (fo=2, routed)           0.058     1.398    u_nn_accelerator/u_sum_signed_i1/reduce_layer150_reg[4]_0[2]
    SLICE_X90Y333        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.421 r  u_nn_accelerator/u_sum_signed_i1/reduce_layer150[2]_i_1/O
                         net (fo=1, routed)           0.022     1.443    u_nn_accelerator/u_sum_signed_i1/w_reduce_layer150[2]
    SLICE_X90Y333        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer150_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.654     1.926    u_nn_accelerator/u_sum_signed_i1/ap_clk_IBUF_BUFG
    SLICE_X90Y333        FDRE                                         r  u_nn_accelerator/u_sum_signed_i1/reduce_layer150_reg[2]/C
                         clock pessimism             -0.554     1.372    
    SLICE_X90Y333        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.432    u_nn_accelerator/u_sum_signed_i1/reduce_layer150_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 q_memory_reg[388][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q1/reduce_layer194_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.082ns (37.892%)  route 0.134ns (62.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.553ns
  Clock Net Delay (Source):      0.578ns (routing 0.009ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.730ns (routing 0.010ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.578     1.304    ap_clk_IBUF_BUFG
    SLICE_X103Y347       FDRE                                         r  q_memory_reg[388][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y347       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.364 r  q_memory_reg[388][3]/Q
                         net (fo=3, routed)           0.098     1.462    u_nn_accelerator/u_sum_signed_q1/reduce_layer194_reg[4]_1[3]
    SLICE_X104Y348       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.484 r  u_nn_accelerator/u_sum_signed_q1/reduce_layer194[3]_i_1/O
                         net (fo=1, routed)           0.036     1.520    u_nn_accelerator/u_sum_signed_q1/w_reduce_layer194[3]
    SLICE_X104Y348       FDRE                                         r  u_nn_accelerator/u_sum_signed_q1/reduce_layer194_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.730     2.002    u_nn_accelerator/u_sum_signed_q1/ap_clk_IBUF_BUFG
    SLICE_X104Y348       FDRE                                         r  u_nn_accelerator/u_sum_signed_q1/reduce_layer194_reg[3]/C
                         clock pessimism             -0.553     1.449    
    SLICE_X104Y348       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     1.509    u_nn_accelerator/u_sum_signed_q1/reduce_layer194_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 q_memory_reg[5][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.081ns (49.221%)  route 0.084ns (50.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.575ns (routing 0.009ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.010ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.575     1.301    ap_clk_IBUF_BUFG
    SLICE_X91Y310        FDRE                                         r  q_memory_reg[5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y310        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.360 r  q_memory_reg[5][3]/Q
                         net (fo=3, routed)           0.060     1.420    u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[4]_0[3]
    SLICE_X90Y310        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     1.442 r  u_nn_accelerator/u_sum_signed_q0/reduce_layer12[4]_i_1/O
                         net (fo=1, routed)           0.024     1.466    u_nn_accelerator/u_sum_signed_q0/w_reduce_layer12[4]
    SLICE_X90Y310        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.675     1.947    u_nn_accelerator/u_sum_signed_q0/ap_clk_IBUF_BUFG
    SLICE_X90Y310        FDRE                                         r  u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[4]/C
                         clock pessimism             -0.554     1.394    
    SLICE_X90Y310        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.454    u_nn_accelerator/u_sum_signed_q0/reduce_layer12_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_memory_reg[173][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.081ns (48.131%)  route 0.087ns (51.869%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.569ns (routing 0.009ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.010ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.569     1.295    ap_clk_IBUF_BUFG
    SLICE_X93Y315        FDRE                                         r  i_memory_reg[173][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y315        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.353 r  i_memory_reg[173][3]/Q
                         net (fo=3, routed)           0.065     1.418    u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[4]_0[3]
    SLICE_X92Y315        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     1.441 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer186[4]_i_1/O
                         net (fo=1, routed)           0.022     1.463    u_nn_accelerator/u_sum_signed_i0/w_reduce_layer186[4]
    SLICE_X92Y315        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.672     1.944    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X92Y315        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[4]/C
                         clock pessimism             -0.554     1.391    
    SLICE_X92Y315        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.451    u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 i_memory_reg[173][3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.080ns (47.537%)  route 0.088ns (52.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.295ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Net Delay (Source):      0.569ns (routing 0.009ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.010ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.569     1.295    ap_clk_IBUF_BUFG
    SLICE_X93Y315        FDRE                                         r  i_memory_reg[173][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y315        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     1.353 f  i_memory_reg[173][3]/Q
                         net (fo=3, routed)           0.065     1.418    u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[4]_0[3]
    SLICE_X92Y315        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     1.440 r  u_nn_accelerator/u_sum_signed_i0/reduce_layer186[5]_i_1/O
                         net (fo=1, routed)           0.023     1.463    u_nn_accelerator/u_sum_signed_i0/reduce_layer186[5]_i_1_n_0
    SLICE_X92Y315        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.672     1.944    u_nn_accelerator/u_sum_signed_i0/ap_clk_IBUF_BUFG
    SLICE_X92Y315        FDRE                                         r  u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[5]/C
                         clock pessimism             -0.554     1.391    
    SLICE_X92Y315        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.451    u_nn_accelerator/u_sum_signed_i0/reduce_layer186_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 0.500 }
Period(ns):         1.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         1.000       -0.290     BUFGCE_HDIO_X2Y2  ap_clk_IBUF_BUFG_inst/I
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[5]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[6]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[7]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         1.000       -0.064     SLICE_X93Y345     u_nn_accelerator/u_sum_signed_i1/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[0]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[1]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[2]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[3]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         0.500       -0.032     SLICE_X109Y317    u_nn_accelerator/u_sum_signed_i0/reduce_layer412_reg[4]_srl2___u_nn_accelerator_u_sum_signed_i0_reduce_layer412_reg_r/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.603ns  (logic 2.450ns (68.001%)  route 1.153ns (31.999%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.684ns (routing 0.010ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.684     1.956    ap_clk_IBUF_BUFG
    SLICE_X105Y335       FDCE                                         r  out_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y335       FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.034 r  out_DATA_reg[0]/Q
                         net (fo=1, routed)           1.153     3.187    out_DATA_OBUF[0]
    A3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.372     5.559 r  out_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.559    out_DATA[0]
    A3                                                                r  out_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.554ns  (logic 2.424ns (68.196%)  route 1.130ns (31.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.627ns (routing 0.010ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.627     1.899    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     1.978 r  pred_addr_reg_reg[6]/Q
                         net (fo=2, routed)           1.130     3.109    out_ADDR_OBUF[6]
    C4                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     5.453 r  out_ADDR_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.453    out_ADDR[6]
    C4                                                                r  out_ADDR[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.550ns  (logic 2.423ns (68.246%)  route 1.127ns (31.754%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.623ns (routing 0.010ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.623     1.895    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     1.974 r  pred_addr_reg_reg[11]/Q
                         net (fo=2, routed)           1.127     3.102    out_ADDR_OBUF[11]
    C2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.344     5.445 r  out_ADDR_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.445    out_ADDR[11]
    C2                                                                r  out_ADDR[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_DATA_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.458ns  (logic 2.448ns (70.793%)  route 1.010ns (29.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.684ns (routing 0.010ns, distribution 0.674ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.684     1.956    ap_clk_IBUF_BUFG
    SLICE_X105Y335       FDCE                                         r  out_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y335       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.034 r  out_DATA_reg[1]/Q
                         net (fo=1, routed)           1.010     3.044    out_DATA_OBUF[1]
    A2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.370     5.414 r  out_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.414    out_DATA[1]
    A2                                                                r  out_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.461ns  (logic 2.424ns (70.040%)  route 1.037ns (29.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.627ns (routing 0.010ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.627     1.899    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.978 r  pred_addr_reg_reg[7]/Q
                         net (fo=2, routed)           1.037     3.015    out_ADDR_OBUF[7]
    B4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.345     5.361 r  out_ADDR_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.361    out_ADDR[7]
    B4                                                                r  out_ADDR[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.359ns  (logic 2.419ns (72.016%)  route 0.940ns (27.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.622ns (routing 0.010ns, distribution 0.612ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.622     1.894    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.973 r  pred_addr_reg_reg[1]/Q
                         net (fo=2, routed)           0.940     2.913    out_ADDR_OBUF[1]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.340     5.253 r  out_ADDR_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.253    out_ADDR[1]
    B5                                                                r  out_ADDR[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 2.427ns (72.987%)  route 0.898ns (27.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.623ns (routing 0.010ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.623     1.895    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     1.974 r  pred_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.898     2.872    out_ADDR_OBUF[9]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.348     5.220 r  out_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.220    out_ADDR[9]
    B3                                                                r  out_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 2.442ns (75.302%)  route 0.801ns (24.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.626ns (routing 0.010ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.626     1.899    ap_clk_IBUF_BUFG
    SLICE_X99Y329        FDCE                                         r  out_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y329        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     1.979 r  out_WE_reg/Q
                         net (fo=1, routed)           0.801     2.780    out_WE_OBUF
    B1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.362     5.142 r  out_WE_OBUF_inst/O
                         net (fo=0)                   0.000     5.142    out_WE
    B1                                                                r  out_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 2.427ns (76.388%)  route 0.750ns (23.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.627ns (routing 0.010ns, distribution 0.617ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.627     1.899    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     1.978 r  pred_addr_reg_reg[8]/Q
                         net (fo=2, routed)           0.750     2.729    out_ADDR_OBUF[8]
    C3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.348     5.077 r  out_ADDR_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.077    out_ADDR[8]
    C3                                                                r  out_ADDR[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.106ns  (logic 2.424ns (78.033%)  route 0.682ns (21.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.623ns (routing 0.010ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.040     1.040 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.040    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.040 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.244    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.272 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.623     1.895    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.974 r  pred_addr_reg_reg[12]/Q
                         net (fo=2, routed)           0.682     2.657    out_ADDR_OBUF[12]
    E3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.345     5.001 r  out_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.001    out_ADDR[12]
    E3                                                                r  out_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pred_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 1.103ns (87.394%)  route 0.159ns (12.606%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.369ns (routing 0.007ns, distribution 0.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.369     0.851    ap_clk_IBUF_BUFG
    SLICE_X98Y353        FDCE                                         r  pred_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y353        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.890 r  pred_addr_reg_reg[0]/Q
                         net (fo=3, routed)           0.159     1.049    out_ADDR_OBUF[0]
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.064     2.113 r  out_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.113    out_ADDR[0]
    D5                                                                r  out_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 1.108ns (85.916%)  route 0.182ns (14.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.360ns (routing 0.007ns, distribution 0.353ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.360     0.842    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.881 r  pred_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.182     1.062    out_ADDR_OBUF[5]
    D4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.069     2.132 r  out_ADDR_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.132    out_ADDR[5]
    D4                                                                r  out_ADDR[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.349ns  (logic 1.102ns (81.678%)  route 0.247ns (18.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.357ns (routing 0.007ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.357     0.839    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.878 r  pred_addr_reg_reg[4]/Q
                         net (fo=2, routed)           0.247     1.125    out_ADDR_OBUF[4]
    F4                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.063     2.187 r  out_ADDR_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.187    out_ADDR[4]
    F4                                                                r  out_ADDR[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.359ns  (logic 1.126ns (82.852%)  route 0.233ns (17.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.357ns (routing 0.007ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.357     0.839    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.878 r  pred_addr_reg_reg[2]/Q
                         net (fo=2, routed)           0.233     1.111    out_ADDR_OBUF[2]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.087     2.198 r  out_ADDR_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.198    out_ADDR[2]
    A5                                                                r  out_ADDR[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.394ns  (logic 1.127ns (80.801%)  route 0.268ns (19.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.361ns (routing 0.007ns, distribution 0.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.361     0.843    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.882 r  pred_addr_reg_reg[13]/Q
                         net (fo=2, routed)           0.268     1.149    out_ADDR_OBUF[13]
    E2                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.088     2.237 r  out_ADDR_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.237    out_ADDR[13]
    E2                                                                r  out_ADDR[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.422ns  (logic 1.100ns (77.353%)  route 0.322ns (22.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.357ns (routing 0.007ns, distribution 0.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.357     0.839    ap_clk_IBUF_BUFG
    SLICE_X99Y334        FDCE                                         r  pred_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y334        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.878 r  pred_addr_reg_reg[3]/Q
                         net (fo=2, routed)           0.322     1.200    out_ADDR_OBUF[3]
    F5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.061     2.261 r  out_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.261    out_ADDR[3]
    F5                                                                r  out_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.450ns  (logic 1.126ns (77.655%)  route 0.324ns (22.345%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.358ns (routing 0.007ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.358     0.840    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.879 r  pred_addr_reg_reg[10]/Q
                         net (fo=2, routed)           0.324     1.203    out_ADDR_OBUF[10]
    D2                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.087     2.290 r  out_ADDR_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.290    out_ADDR[10]
    D2                                                                r  out_ADDR[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.462ns  (logic 1.126ns (77.016%)  route 0.336ns (22.984%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.358ns (routing 0.007ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.358     0.840    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.879 r  pred_addr_reg_reg[12]/Q
                         net (fo=2, routed)           0.336     1.215    out_ADDR_OBUF[12]
    E3                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.087     2.302 r  out_ADDR_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.302    out_ADDR[12]
    E3                                                                r  out_ADDR[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_WE_reg/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.493ns  (logic 1.144ns (76.617%)  route 0.349ns (23.383%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.359ns (routing 0.007ns, distribution 0.352ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.359     0.841    ap_clk_IBUF_BUFG
    SLICE_X99Y329        FDCE                                         r  out_WE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y329        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.880 r  out_WE_reg/Q
                         net (fo=1, routed)           0.349     1.229    out_WE_OBUF
    B1                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.105     2.333 r  out_WE_OBUF_inst/O
                         net (fo=0)                   0.000     2.333    out_WE
    B1                                                                r  out_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pred_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            out_ADDR[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.503ns  (logic 1.129ns (75.163%)  route 0.373ns (24.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.358ns (routing 0.007ns, distribution 0.351ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.374     0.374 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.374    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.374 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.465    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.482 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.358     0.840    ap_clk_IBUF_BUFG
    SLICE_X99Y335        FDCE                                         r  pred_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y335        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.879 r  pred_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.373     1.252    out_ADDR_OBUF[9]
    B3                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.090     2.342 r  out_ADDR_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.342    out_ADDR[9]
    B3                                                                r  out_ADDR[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay         13806 Endpoints
Min Delay         13806 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[326][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.795ns  (logic 1.006ns (14.798%)  route 5.790ns (85.202%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.617ns (routing 0.009ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.790     6.795    in_TDATA_IBUF[30]
    SLICE_X88Y348        FDRE                                         r  i_memory_reg[326][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.617     1.343    ap_clk_IBUF_BUFG
    SLICE_X88Y348        FDRE                                         r  i_memory_reg[326][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[327][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.789ns  (logic 1.006ns (14.811%)  route 5.784ns (85.189%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.617ns (routing 0.009ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.784     6.789    in_TDATA_IBUF[30]
    SLICE_X88Y348        FDRE                                         r  i_memory_reg[327][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.617     1.343    ap_clk_IBUF_BUFG
    SLICE_X88Y348        FDRE                                         r  i_memory_reg[327][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[344][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.006ns (15.439%)  route 5.508ns (84.561%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.573ns (routing 0.009ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.508     6.513    in_TDATA_IBUF[30]
    SLICE_X96Y354        FDRE                                         r  i_memory_reg[344][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.573     1.299    ap_clk_IBUF_BUFG
    SLICE_X96Y354        FDRE                                         r  i_memory_reg[344][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[347][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.362ns  (logic 1.006ns (15.806%)  route 5.356ns (84.194%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.570ns (routing 0.009ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.356     6.362    in_TDATA_IBUF[30]
    SLICE_X95Y354        FDRE                                         r  i_memory_reg[347][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.570     1.296    ap_clk_IBUF_BUFG
    SLICE_X95Y354        FDRE                                         r  i_memory_reg[347][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[342][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.189ns  (logic 1.006ns (16.249%)  route 5.183ns (83.751%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.584ns (routing 0.009ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.183     6.189    in_TDATA_IBUF[30]
    SLICE_X102Y352       FDRE                                         r  i_memory_reg[342][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.584     1.310    ap_clk_IBUF_BUFG
    SLICE_X102Y352       FDRE                                         r  i_memory_reg[342][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[343][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 1.006ns (16.405%)  route 5.124ns (83.595%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.579ns (routing 0.009ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         5.124     6.130    in_TDATA_IBUF[30]
    SLICE_X101Y353       FDRE                                         r  i_memory_reg[343][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.579     1.305    ap_clk_IBUF_BUFG
    SLICE_X101Y353       FDRE                                         r  i_memory_reg[343][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[132][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.883ns  (logic 1.006ns (17.093%)  route 4.877ns (82.907%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.637ns (routing 0.009ns, distribution 0.628ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.877     5.883    in_TDATA_IBUF[30]
    SLICE_X86Y313        FDRE                                         r  i_memory_reg[132][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.637     1.363    ap_clk_IBUF_BUFG
    SLICE_X86Y313        FDRE                                         r  i_memory_reg[132][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.862ns  (logic 1.006ns (17.155%)  route 4.856ns (82.845%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.572ns (routing 0.009ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.856     5.862    in_TDATA_IBUF[30]
    SLICE_X89Y321        FDRE                                         r  i_memory_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.572     1.298    ap_clk_IBUF_BUFG
    SLICE_X89Y321        FDRE                                         r  i_memory_reg[13][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[165][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.861ns  (logic 1.006ns (17.156%)  route 4.856ns (82.844%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.622ns (routing 0.009ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.856     5.861    in_TDATA_IBUF[30]
    SLICE_X87Y321        FDRE                                         r  i_memory_reg[165][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.622     1.348    ap_clk_IBUF_BUFG
    SLICE_X87Y321        FDRE                                         r  i_memory_reg[165][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[133][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.006ns (17.222%)  route 4.833ns (82.778%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.636ns (routing 0.009ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.006     1.006 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.006 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         4.833     5.839    in_TDATA_IBUF[30]
    SLICE_X86Y315        FDRE                                         r  i_memory_reg[133][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.533     0.533 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.533    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.533 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.702    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.726 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.636     1.362    ap_clk_IBUF_BUFG
    SLICE_X86Y315        FDRE                                         r  i_memory_reg[133][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_TDATA[10]
                            (input port)
  Destination:            q_memory_reg[150][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.345ns (52.173%)  route 0.316ns (47.827%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.416ns (routing 0.008ns, distribution 0.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  in_TDATA[10] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[10]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.345     0.345 r  in_TDATA_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    in_TDATA_IBUF[10]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.345 r  in_TDATA_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.316     0.661    in_TDATA_IBUF[10]
    SLICE_X99Y312        FDRE                                         r  q_memory_reg[150][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.416     1.210    ap_clk_IBUF_BUFG
    SLICE_X99Y312        FDRE                                         r  q_memory_reg[150][1]/C

Slack:                    inf
  Source:                 in_TDATA[10]
                            (input port)
  Destination:            q_memory_reg[50][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.345ns (50.580%)  route 0.337ns (49.420%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.418ns (routing 0.008ns, distribution 0.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  in_TDATA[10] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[10]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.345     0.345 r  in_TDATA_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    in_TDATA_IBUF[10]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.345 r  in_TDATA_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.337     0.682    in_TDATA_IBUF[10]
    SLICE_X99Y316        FDRE                                         r  q_memory_reg[50][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.418     1.212    ap_clk_IBUF_BUFG
    SLICE_X99Y316        FDRE                                         r  q_memory_reg[50][1]/C

Slack:                    inf
  Source:                 in_TDATA[10]
                            (input port)
  Destination:            q_memory_reg[151][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.345ns (49.981%)  route 0.345ns (50.019%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.420ns (routing 0.008ns, distribution 0.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  in_TDATA[10] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[10]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.345     0.345 r  in_TDATA_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    in_TDATA_IBUF[10]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.345 r  in_TDATA_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.345     0.690    in_TDATA_IBUF[10]
    SLICE_X99Y312        FDRE                                         r  q_memory_reg[151][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.420     1.214    ap_clk_IBUF_BUFG
    SLICE_X99Y312        FDRE                                         r  q_memory_reg[151][1]/C

Slack:                    inf
  Source:                 in_TDATA[10]
                            (input port)
  Destination:            q_memory_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.345ns (48.789%)  route 0.362ns (51.211%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.414ns (routing 0.008ns, distribution 0.406ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  in_TDATA[10] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[10]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.345     0.345 r  in_TDATA_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    in_TDATA_IBUF[10]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.345 r  in_TDATA_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.362     0.707    in_TDATA_IBUF[10]
    SLICE_X98Y318        FDRE                                         r  q_memory_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.414     1.208    ap_clk_IBUF_BUFG
    SLICE_X98Y318        FDRE                                         r  q_memory_reg[2][1]/C

Slack:                    inf
  Source:                 in_TDATA[10]
                            (input port)
  Destination:            q_memory_reg[247][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.726ns  (logic 0.345ns (47.524%)  route 0.381ns (52.476%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.417ns (routing 0.008ns, distribution 0.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  in_TDATA[10] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[10]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.345     0.345 r  in_TDATA_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    in_TDATA_IBUF[10]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.345 r  in_TDATA_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.381     0.726    in_TDATA_IBUF[10]
    SLICE_X99Y318        FDRE                                         r  q_memory_reg[247][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.417     1.211    ap_clk_IBUF_BUFG
    SLICE_X99Y318        FDRE                                         r  q_memory_reg[247][1]/C

Slack:                    inf
  Source:                 in_TDATA[10]
                            (input port)
  Destination:            q_memory_reg[157][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.730ns  (logic 0.345ns (47.242%)  route 0.385ns (52.758%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.432ns (routing 0.008ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G8                                                0.000     0.000 r  in_TDATA[10] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[10]_inst/I
    G8                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.345     0.345 r  in_TDATA_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    in_TDATA_IBUF[10]_inst/OUT
    G8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.345 r  in_TDATA_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.385     0.730    in_TDATA_IBUF[10]
    SLICE_X97Y313        FDRE                                         r  q_memory_reg[157][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.432     1.226    ap_clk_IBUF_BUFG
    SLICE_X97Y313        FDRE                                         r  q_memory_reg[157][1]/C

Slack:                    inf
  Source:                 in_TDATA[9]
                            (input port)
  Destination:            q_memory_reg[155][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.341ns (46.626%)  route 0.391ns (53.374%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.432ns (routing 0.008ns, distribution 0.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H8                                                0.000     0.000 r  in_TDATA[9] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[9]_inst/I
    H8                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.341     0.341 r  in_TDATA_IBUF[9]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    in_TDATA_IBUF[9]_inst/OUT
    H8                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.341 r  in_TDATA_IBUF[9]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.391     0.732    in_TDATA_IBUF[9]
    SLICE_X97Y314        FDRE                                         r  q_memory_reg[155][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.432     1.226    ap_clk_IBUF_BUFG
    SLICE_X97Y314        FDRE                                         r  q_memory_reg[155][0]/C

Slack:                    inf
  Source:                 in_TDATA[13]
                            (input port)
  Destination:            q_memory_reg[149][4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.738ns  (logic 0.354ns (48.014%)  route 0.383ns (51.986%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.419ns (routing 0.008ns, distribution 0.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  in_TDATA[13] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[13]_inst/I
    H6                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.354     0.354 r  in_TDATA_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.354    in_TDATA_IBUF[13]_inst/OUT
    H6                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.354 r  in_TDATA_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.383     0.738    in_TDATA_IBUF[13]
    SLICE_X99Y313        FDRE                                         r  q_memory_reg[149][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.419     1.213    ap_clk_IBUF_BUFG
    SLICE_X99Y313        FDRE                                         r  q_memory_reg[149][4]/C

Slack:                    inf
  Source:                 in_TDATA[12]
                            (input port)
  Destination:            q_memory_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.351ns (47.371%)  route 0.390ns (52.629%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.425ns (routing 0.008ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G7                                                0.000     0.000 r  in_TDATA[12] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[12]_inst/I
    G7                   INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.351     0.351 r  in_TDATA_IBUF[12]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.351    in_TDATA_IBUF[12]_inst/OUT
    G7                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.351 r  in_TDATA_IBUF[12]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.390     0.741    in_TDATA_IBUF[12]
    SLICE_X97Y320        FDRE                                         r  q_memory_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.425     1.219    ap_clk_IBUF_BUFG
    SLICE_X97Y320        FDRE                                         r  q_memory_reg[12][3]/C

Slack:                    inf
  Source:                 in_TDATA[30]
                            (input port)
  Destination:            i_memory_reg[61][3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.340ns (45.857%)  route 0.401ns (54.143%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        1.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.415ns (routing 0.008ns, distribution 0.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K9                                                0.000     0.000 r  in_TDATA[30] (IN)
                         net (fo=0)                   0.000     0.000    in_TDATA_IBUF[30]_inst/I
    K9                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.340     0.340 r  in_TDATA_IBUF[30]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.340    in_TDATA_IBUF[30]_inst/OUT
    K9                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.340 r  in_TDATA_IBUF[30]_inst/IBUFCTRL_INST/O
                         net (fo=400, routed)         0.401     0.741    in_TDATA_IBUF[30]
    SLICE_X98Y316        FDRE                                         r  i_memory_reg[61][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    E4                                                0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk_IBUF_inst/I
    E4                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.662     0.662 r  ap_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.662    ap_clk_IBUF_inst/OUT
    E4                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.662 r  ap_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.775    ap_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.794 r  ap_clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=9829, routed)        0.415     1.209    ap_clk_IBUF_BUFG
    SLICE_X98Y316        FDRE                                         r  i_memory_reg[61][3]/C





