{"index": 385, "svad": "This property verifies that whenever the Wishbone strobe signal xwb_stb_o is asserted, the Wishbone cycle signal xwb_cyc_o must also be asserted. The check is triggered on every rising edge of the clock signal gclk. The property is disabled and does not check during an active-high reset condition when the reset signal grst is asserted to 1.", "reference_sva": "property p_xwb_cyc_o_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        xwb_stb_o == 1 |-> xwb_cyc_o == 1;\nendproperty\nassert_p_xwb_cyc_o_assignment: assert property (p_xwb_cyc_o_assignment) else $error(\"Assertion failed: xwb_cyc_o is not assigned correctly when xwb_stb_o is asserted.\");", "generated_sva": "property p_check_stb_cyc;\n  @(posedge gclk) disable iff (grst)\n  xwb_stb_o |-> xwb_cyc_o;\nendproperty\n\nassert_check_stb_cyc: assert property (p_check_stb_cyc);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_xwb_cyc_o_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `xwb_cyc_o`, `xwb_stb_o`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `xwb_stb_o == 1`\n    * Response condition: `xwb_cyc_o == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `xwb_stb_o == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `xwb_cyc_o == 1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) xwb_stb_o == 1 |-> xwb_cyc_o == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_xwb_cyc_o_assignment;\n    @(posedge gclk) disable iff (grst == 1)\n        xwb_stb_o == 1 |-> xwb_cyc_o == 1;\nendproperty\nassert_p_xwb_cyc_o_assignment: assert property (p_xwb_cyc_o_assignment) else $error(\"Assertion failed: xwb_cyc_o is not assigned correctly when xwb_stb_o is asserted.\");\n```\n\n**Summary:**\nProperty `p_xwb_cyc_o_assignment` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 13.255352020263672, "verification_time": 0.005886554718017578, "from_cache": false}