/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  reg [12:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_61z = ~(celloutsig_0_9z & celloutsig_0_39z);
  assign celloutsig_1_12z = ~(celloutsig_1_4z[0] & celloutsig_1_1z[9]);
  assign celloutsig_1_14z = ~(celloutsig_1_5z & celloutsig_1_1z[1]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_0_39z = !(celloutsig_0_8z ? celloutsig_0_11z : celloutsig_0_34z[2]);
  assign celloutsig_0_6z = !(celloutsig_0_4z ? celloutsig_0_0z : celloutsig_0_3z);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? celloutsig_1_2z : in_data[175]);
  assign celloutsig_0_1z = !(in_data[12] ? in_data[72] : celloutsig_0_0z);
  assign celloutsig_0_15z = !(celloutsig_0_8z ? celloutsig_0_10z[3] : celloutsig_0_7z);
  assign celloutsig_0_16z = !(celloutsig_0_0z ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_0_21z = !(celloutsig_0_5z ? celloutsig_0_11z : celloutsig_0_2z);
  assign celloutsig_0_62z = ~celloutsig_0_54z;
  assign celloutsig_0_13z = ~celloutsig_0_12z[1];
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_4z) & celloutsig_0_4z);
  assign celloutsig_1_2z = celloutsig_1_1z[12] | ~(celloutsig_1_1z[4]);
  assign celloutsig_0_3z = celloutsig_0_1z | celloutsig_0_0z;
  assign celloutsig_0_38z = celloutsig_0_19z[1] | celloutsig_0_18z[7];
  assign celloutsig_0_54z = celloutsig_0_34z[2] | celloutsig_0_38z;
  assign celloutsig_1_5z = celloutsig_1_0z[0] | celloutsig_1_2z;
  assign celloutsig_0_8z = celloutsig_0_5z | celloutsig_0_0z;
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_8z } === in_data[90:85];
  assign celloutsig_0_7z = { in_data[75], celloutsig_0_5z, celloutsig_0_1z } > { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_0z[2:0] > { celloutsig_1_1z[5], celloutsig_1_14z, celloutsig_1_3z };
  assign celloutsig_0_20z = celloutsig_0_19z[5:2] > { celloutsig_0_10z[6:5], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z } * { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_17z = { celloutsig_0_12z[3:0], celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_6z } != { in_data[82:75], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_1_0z = - in_data[128:124];
  assign celloutsig_1_4z = - { celloutsig_1_0z[3:0], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_10z = - { in_data[68:62], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_12z = - { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_0z = | in_data[84:79];
  assign celloutsig_0_4z = | { in_data[88:86], celloutsig_0_1z };
  assign celloutsig_0_9z = | { in_data[47:36], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_4z[5] & celloutsig_1_12z;
  assign celloutsig_0_26z = | in_data[80:72];
  assign celloutsig_0_19z = { in_data[67:62], celloutsig_0_6z } >>> celloutsig_0_18z[6:0];
  assign celloutsig_1_1z = { in_data[189:187], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[168:156];
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_34z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_34z = { celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_20z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
