Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 89cf0af47e18435aaffa0d9d4f8f9598 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <Layer_4> not found while processing module instance <l4> [C:/Users/user/Documents/GitHub/Tut-8/src/fpga/rtl/zynet.v:306]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
