 
****************************************
Report : qor
Design : raven_soc
Version: T-2022.03-SP4
Date   : Tue May 13 18:03:08 2025
****************************************


  Timing Path Group 'ext_clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          1.24
  Critical Path Slack:           1.74
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.69
  No. of Hold Violations:       51.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.09
  Critical Path Slack:           0.38
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'pll_clk'
  -----------------------------------
  Levels of Logic:              23.00
  Critical Path Length:          1.24
  Critical Path Slack:           1.74
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.06
  Total Hold Violation:         -0.69
  No. of Hold Violations:       51.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              40.00
  Critical Path Length:          2.26
  Critical Path Slack:           0.70
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:        -20.40
  No. of Hold Violations:      834.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        101
  Hierarchical Port Count:       3141
  Leaf Cell Count:              11313
  Buf/Inv Cell Count:            1549
  Buf Cell Count:                   5
  Inv Cell Count:                1544
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:      8813
  Sequential Cell Count:         2500
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     3362.056779
  Noncombinational Area:  2691.705628
  Buf/Inv Area:            355.111195
  Total Buffer Area:             1.33
  Total Inverter Area:         353.78
  Macro/Black Box Area:      0.000000
  Net Area:              12813.644778
  -----------------------------------
  Cell Area:              6053.762407
  Design Area:           18867.407185


  Design Rules
  -----------------------------------
  Total Number of Nets:         11825
  Nets With Violations:             5
  Max Trans Violations:             5
  Max Cap Violations:               0
  -----------------------------------


  Hostname: mavenserver-RH2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    9.29
  Logic Optimization:                 46.71
  Mapping Optimization:               54.02
  -----------------------------------------
  Overall Compile Time:              356.58
  Overall Compile Wall Clock Time:   489.42

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 21.10  Number of Violating Paths: 885

  --------------------------------------------------------------------


1
