# MISR
Multiple Input Shift Register (MISR) design in SystemVerilog.  
