================================================================================ 
Commit: 9ff139903282d3a7b43e818401ad8c0b90084fc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:56 2018 -0800 
-------------------------------------------------------------------------------- 
Update IceLake BIOS ID from 2453.00 to 2454.00.

Teamcity auto BIOS ID update did not happen so updating BIOS ID manually.

Original commit date: Thu Nov 8 10:34:06 2018 -0800
Change-Id: I7ef0020908aeef9df09e61a86db4b64f13cbe77f
Original commit hash: c3997c309c6655bd18d3312970206008741343e8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e2f7ed83b9972b1051bd27fbb228c9ff714847a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:55 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Bx Patch 0x2C

Update ICL Bx with Patch 0x2C

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Nov 8 11:46:55 2018 -0800
Change-Id: I99e12a9a319ce74a0ddf0d52fe632b122361cc21
Original commit hash: 79f25442f9c663473e3bb3a19d8b22154d1083a3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 83b34c034aff72d1b9555f4ce43c4ffc3399e0a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:54 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "[ICL-FSP] ITSS: IPC[1-3] should not be overwritten by BIOS"

This reverts commit 184c907d67a18481fb853dc67db70c3a57b01cec.

Hsd-es-id: 1606679141
Original commit date: Thu Nov 8 10:24:19 2018 -0800
Change-Id: Id26ae93ee8db364dff7b3c7bafaddbfde8e67bb4
Original commit hash: 514cf59ed445b7f0e3ec39f7b2a3017c4bf70dc3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: f0079815fac6be6776e009bf4d6f3bd2d25d3c83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:48 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Nov 8 16:05:39 2018 +0000
Original commit date: Thu Nov 8 16:05:39 2018 +0000
Original commit hash: 06dddde4ee4802568d56c00dc851c66477d20818

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d30ded5d429c7d49edd7d5f029eae550159edaa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:46 2018 -0800 
-------------------------------------------------------------------------------- 
Package/Module: ICL MRC speckling on "Command" LP4

- Average DCC calculation.
- Disable periodic DCC.
- Disable DCC replica
- Disable LFSR

Original commit date: Thu Oct 11 18:45:50 2018 +0300
Change-Id: I1086b47000893b8472c7eb110a4bf351c98191fe
Original commit hash: 9f70174a5658abdc80f38b53039696d3e6fbff82

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 1424715580edf71189966e6893a429f84d524d08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:39 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-FSP] ITSS: IPC[1-3] should not be overwritten by BIOS

ITSS IPC[1-3] are set by FSPS policy

Hsd-es-id: 1606679141
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606679141
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Nov 5 16:40:05 2018 +0100
Change-Id: I31bfbc525d1cfa4cc61ef569fec5921ab22177f6
Original commit hash: 184c907d67a18481fb853dc67db70c3a57b01cec

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakeSiliconPkg/Pch/Include/ConfigBlock/InterruptConfig.h
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
IceLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 437b9278a9cdf1d25728f7b7629b66f801549c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:37 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Nov 8 00:10:16 2018 -0800
Original commit date: Thu Nov 8 00:10:16 2018 -0800
Original commit hash: 329c6c56a0657e607b518775d26de1ecc588c0b3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ca75b3a4ffd0a0028be9391ef6c07ce7a8ea4041 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:36 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: ICP-LP D0 Integrate Chipsetinit Version 1

ICP-LP D0 Integrate Chipsetinit Version 1

Hsd-es-id: 1408289769
Original commit date: Wed Nov 7 16:54:13 2018 -0800
Change-Id: Ie3ad258b7a96856889d4a405dc4c9ce7061f19c3
Original commit hash: 6e659f96882dab2790d6829b163d568f18cfc365

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/PchSetup.c
IceLakePlatSamplePkg/Setup/PchSetup.h
IceLakeSiliconPkg/Include/SiFvi.h
IceLakeSiliconPkg/Library/Private/PeiSiFviInitLib/PeiSiFvi.c
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Dx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Dx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioDx.h
IceLakeSiliconPkg/Pch/Include/Private/PchHsio.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioDx.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspIcl.inf
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibIcl.inf

================================================================================ 
Commit: c8c539d3c89ce2534b6e0340865b75b8e7d7fc7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:13 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Nov 7 00:11:28 2018 -0800
Original commit date: Wed Nov 7 00:11:28 2018 -0800
Original commit hash: 92694284842329b3f9f5dc234968e890435bdfc4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c375d42c6c59318eef9612abf6a617c719d2ab0a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:12 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Wed Nov 7 00:06:01 2018 -0800
Original commit date: Wed Nov 7 00:06:01 2018 -0800
Original commit hash: 917cf2e20ba39bb3243156ec4b3bc7d971ac5dfe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 13f998bc13d14d95648cf241a387c5590b2a707c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:11 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Tue Nov 6 23:50:06 2018 -0800
Original commit date: Tue Nov 6 23:50:06 2018 -0800
Original commit hash: 9594506dec962e71ff6cd6172631f2aa0d37a211

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: bc4a8829ceae006612f0cb02d197ea724321715d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:04 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/BpCommonPkg.dsc: Fix ECC issues

Remove [LibraryClasses.IPF.PEIM] section from BpCommonPkg.dsc file. The
PeiServicesTablePointerLibKr7.inf has been deleted from edk2 branch.

Cc: Dandan Bi <dandan.bi@intel.com>
Hsd-es-id: 223640
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Mon Oct 29 14:38:57 2018 +0800
Change-Id: I876566ec4089fbc1e5ec3e5f5497c04482b7bdaf
Original commit hash: 3541f8f614e624d51a0bad8b5596069ddba2622e

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/BpCommonPkg.dsc

================================================================================ 
Commit: 6fd91042ab4f931c7d759b31a30ef931429af627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:01 2018 -0800 
-------------------------------------------------------------------------------- 
Update IceLake BIOS ID from 2452.00 to 2452.01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Tue Nov 6 10:46:05 2018 -0800
Change-Id: I0087ec00e4d2d49f14d400e2b6a2611d2ac955f4
Original commit hash: cf6066f75b94a85cc43ae745afcaf5ec7c880c05

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: bfcb92a824a8942249b9e7ac0934c0868e7c5f41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:57:00 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "[ICLR][PEG]Port PCIe Gen4 libraries from TGL"

This reverts commit 013a7abf618d6183656af1b4cbfce72e46210b24.

Original commit date: Tue Nov 6 11:51:11 2018 -0800
Change-Id: Ic6f6925d247c7adaa30062225490b96742277982
Original commit hash: 2e3ab5f4da8d35367fec20b524a47129f461e34d

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Include/PcieRegs.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaDataHob.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 5eb3b5c3d20bb3917bb5d85b76a9e2d794690886 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:46 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Tue Nov 6 00:26:25 2018 -0800
Original commit date: Tue Nov 6 00:26:25 2018 -0800
Original commit hash: f2791c3a0ae33e9d27c7ac14874bb52e5006f17f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 188a9e85b594162619fbff0aabc9e74fe3580632 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:44 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Nov 6 00:17:52 2018 -0800
Original commit date: Tue Nov 6 00:17:52 2018 -0800
Original commit hash: 23b3c72ffa6f32834b5f89a4c50d0227aa2f68e1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 84e8f4f2b67180966fa491e4d56ee8e0e1c58b0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:43 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Nov 6 00:04:31 2018 -0800
Original commit date: Tue Nov 6 00:04:31 2018 -0800
Original commit hash: f46375a686256912b24b77f87ee3ad254900b4c8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 38357396b76b8b361238b39ce7f701ec1f9febcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:42 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 6 07:58:03 2018 +0000
Original commit date: Tue Nov 6 07:58:03 2018 +0000
Original commit hash: 2d5556d50d4bc1b20ec603405353266a137d01d3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91559da79c23b92c01800d3019526e08b148a5fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:41 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Nov 5 23:40:25 2018 -0800
Original commit date: Mon Nov 5 23:40:25 2018 -0800
Original commit hash: 487ee5036c8fe613ebce8814b04b3719beda13c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 7cbd8ffc81ce45e538bbbb943ab64d75bf16aad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:40 2018 -0800 
-------------------------------------------------------------------------------- 
Date/Time wrong if change it in ACPI environment

Correct TimeAndAlarmDevice.asl code.

Hsd-es-id: 1506867237
Original commit date: Fri Oct 26 17:51:26 2018 +0800
Change-Id: I973aff13de8dd7d4459a875010c39bd0c659196b
Original commit hash: 171233ce9b0d89d1aa1815145fd08c495765a3a5

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/TimeAndAlarmDevice.asl

================================================================================ 
Commit: d97dcdbbf0058a4b2901b5afb8ce7ee507b55703 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:39 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: Merge KBL commit id 123724e6e48608677144e5eafc876527600178a8
BIOS workaround to do speed change earlier for Intel Wireless-AC 9260, so that Endpoint will be in correct state by the time downstream devices configuration is executed.

Hsd-es-id: 1606680526
Original commit date: Mon Oct 29 15:22:20 2018 +0800
Change-Id: Ifc9ae2969497a0b850fb57c774dc4e6be6a10f14
Original commit hash: 6055ebb0caa7eba19bf058132f869429e2be46bd

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 16e5425c61f396e360174355bf3f2b3e9645c04e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:37 2018 -0800 
-------------------------------------------------------------------------------- 
Description:[PEG]Port PCIe Gen4 libraries from TGL
Solution:PCIe Gen4 development lead vehicle is TGL.
         This code is being ported from TGL to support PCIe Gen4 on ICLH.
Impacted Platform : ICLR

Original commit date: Tue Sep 25 14:00:58 2018 +0530
Change-Id: I6916d253177ac5be59ed0454a746b90765a1f266
Original commit hash: 013a7abf618d6183656af1b4cbfce72e46210b24

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiSaPolicyDebugLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/Setup/PlatformSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakePlatSamplePkg/Setup/SaSetup.uni
IceLakePlatSamplePkg/Setup/Setup.inf
IceLakePlatSamplePkg/Setup/SetupId.h
IceLakeSiliconPkg/Include/PcieRegs.h
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/PciePeiPreMemConfig.h
IceLakeSiliconPkg/SystemAgent/Include/Library/CpuRegbarAccessLib.h
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
IceLakeSiliconPkg/SystemAgent/Include/SaDataHob.h
IceLakeSiliconPkg/SystemAgent/Include/SaPcieRegs.h
IceLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmCpuRegbarAccessLib/CpuRegbarAccessLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.inf
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/SaPrintPolicy.c
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: 95fe87ef271f5e19fe56878f57a187c971dfd6c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:35 2018 -0800 
-------------------------------------------------------------------------------- 
Merge DOE PO changes for ICL Y into main stream.

ICL Y DOE Support Items : Board Id, GPIO Table update, PCIe Clock Map, USB OC map, System Agent changes
Add MRC support for ICL-Y DOE board.
ICL-Y DoE BIOS request, Adding DDI changes.
Fixed GPIO output value to High as SSD card at port 5 was not detected.
Added Restricted Flag.

Hsd-es-id: 1408251325
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Aug 2 11:18:25 2018 -0700
Change-Id: I21962a278cc4b0c4e0ac019055640904c041b565
Original commit hash: 8128529e5daa41e3e64021c636eef9a47d00dbee

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaConfigPreMem.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
IceLakePlatSamplePkg/Include/PlatformBoardId.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PlatformBoardId.h

================================================================================ 
Commit: 747596d51db4fed2313d1efbc66a1f7378024f62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:33 2018 -0800 
-------------------------------------------------------------------------------- 
Enable Trace Hub debug for Sx

Forces ACRO on via PMC IPC1 command when trace hub is enabled, that allows trace hub to request for clock and use it for Sx debug

Hsd-es-id: 1408248285, 1504134526
Original commit date: Wed Oct 31 11:32:38 2018 +0800
Change-Id: I4ba2c8ab94445c8f02136be254b08a0796b104d2
Original commit hash: 621468a12f383848380b7d3a1d58d6be2a277704

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
IceLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiPchTraceHubLib/PeiPchTraceHubLibPreMem.c

================================================================================ 
Commit: 0ae967873c8f63ae9a4bacbc62d490c2a4d35043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:32 2018 -0800 
-------------------------------------------------------------------------------- 
ICL U SDS-Audio red cross mark and 3.5 mm Jack  not enumerating in playback devices

Audio red cross mark and 3.5 mm Jack  not enumerating in playback devices.

Hsd-es-id: 2204917823
Tracker-link: https://hsdes.intel.com/appstore/article/#/2204917823
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Wed Oct 31 13:42:47 2018 +0800
Change-Id: I4849eed4de212c0d0d4a1cf9fa678477f47bcd23
Original commit hash: 0a83430ac6ce9a59d86282e6a42fa8123ad884a3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: d1cb02eec85207fb2f1b93a707aecb62bb833c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:31 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Remove obsolete SMBIOS Table Type 10 - Part 2 with 2362 BIOS - Phase3

There is no SMBIOS Table Type 10 (On Board Devices Information)
It's is replaced by SMBIOS Type 41 (Onboard Devices Extended Information) in SMBIOS v2.6

Hsd-es-id: 1506854680
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506854680
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Nov 1 16:30:33 2018 +0800
Change-Id: I54ae1ddf819ddd80db2016c917e83227e9ed8f16
Original commit hash: 480d86ad23fab6aa2f5e7e57c75ec0dedc409c2a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
IceLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h

================================================================================ 
Commit: ceea9a1a9b72a1cc36ad51e872e9d535467918c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:30 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Remove obsolete SMBIOS Table Type 10 - Part 2 with 2362 BIOS - Phase2

Fix syntax error - remove space

Hsd-es-id: 1506854680
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506854680
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Oct 25 17:39:24 2018 +0800
Change-Id: I2514667117a0f98ac1e9e2ef86a8ec1b4f66cb71
Original commit hash: 48343d43e3ea17f8f770ce4925f21230f2b969c3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h

================================================================================ 
Commit: 8dbd075f5459ae7009339a6241ca93b633b4dc86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:29 2018 -0800 
-------------------------------------------------------------------------------- 
Description:Freeing unnecessary allocated pool for InstallAcpiTable under PlatSamplePkg.
Solution:In Multiple places where we miss to free pool allocated for InstallAcpiTable under PlatSamplePkg.
         Such as ReadSection(). GetSectionFromFv, AllocatePool(). We may want to free allocated pool once getting the process complete.

Original commit date: Thu Oct 25 14:35:25 2018 +0800
Change-Id: I715eef03359719f5e2047037ab5fd3f345da67c6
Original commit hash: 73052ee18a4e9c8b1052ddefef63a5ffc0baea68

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/Acpi/BoardAcpiDxe/BoardAcpiDxe.c
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
IceLakePlatSamplePkg/Library/DxeInstallNhltTableLib/DxeInstallNhltTableLib.c
IceLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c
IceLakeSiliconPkg/Amt/AlertStandardFormat/Dxe/AlertStandardFormatDxe.c
IceLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/HybridGraphicsInit.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/VTd.c

================================================================================ 
Commit: 2c78aced0b9b86619797df13c4f2d06b2a623b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:28 2018 -0800 
-------------------------------------------------------------------------------- 
ICL-U-SDS:Virtual KBD going off whenever select BIOS options using VKB

Modify TargetKeyboardDisplay behavior to have Virtual Keyboard won't going off while pressing enter.
Adding VKReadyToBootCallBack to hide Virtual Keyboard before enter OS.

Hsd-es-id: 2205471034
Original commit date: Wed Oct 31 16:06:22 2018 +0800
Change-Id: Id2ad80f94ba2b26d26a40fd9ece01fd36a02ed6a
Original commit hash: c051ea3e3d1886661c592beb04e97310324b1535

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Universal/VirtualKeyboardDxe/Keyboard.c
ClientCommonPkg/Universal/VirtualKeyboardDxe/KeyboardLayout.c

================================================================================ 
Commit: 08492123f432f577acdca621faac19c1641e1ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:26 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Error occurring when trying to merge PEIM Graphics Driver with Latest BIOS, GOP tool 1314_00_6

Merged from TigerLake's commit: e7f0d0fcde68892d3f31b5316f7b94c1db9688ee
TigerLake: https://git-amr-7.devtools.intel.com/gerrit/#/c/26368/

Hsd-es-id: 1606172994
Tracker-link: https://hsdes.intel.com/appstore/article/#/1606172994
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Tue Oct 30 14:32:12 2018 +0800
Change-Id: Id9f577bc2613eb4eb9a6083f0c31c7be0e53ee3c
Original commit hash: 21f7e9dbe70c61b4c0c5929da700579abb1ea46e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.fdf

================================================================================ 
Commit: eec323cd24c22b328b312331dee4044351ccd611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:25 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Intel(R) Dynamic Tuning:  Update Product name in BIOS setup menu

Changing the uni string to replace "DPTF" with "Intel(R) Dynamic Tuning" in BIOS set-up option.

Hsd-es-id: 2205220313
Original commit date: Fri Oct 5 12:23:25 2018 -0700
Change-Id: Ie04e29fc8b173a4e995e792bad40a8c108791514
Original commit hash: 88e09252c32f2ab0e462d19fe11cc9a4f4746fc4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Psm.asl
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtSds/ThermalSds.ASL
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/B0d4Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/BatteryParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/BiosDataVault.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/CameraParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/ChrgParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/DplyParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/DptfTriggerEvent.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/HelperFunctions.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/PchpParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/BiosDataVault.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Vir2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen3Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen4Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sen5Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant1.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/StrgParticipant2.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TFN1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/TPwrParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir1Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Vir2Participant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/WWANParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/WrlsParticipant.asl
IceLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.c
IceLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.h
IceLakePlatSamplePkg/Features/Dptf/Dxe/Dptf.inf
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

================================================================================ 
Commit: f0242e5163ba189b048489b0d6f0a7476d319dd4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:24 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-U B1][ICL Y][PM]PC6 is not hitting during audio playback along with USB speaker/USB headphone  in S0/CS state.

Hsd-es-id: 1407917508
Original commit date: Mon Sep 24 11:02:33 2018 -0700
Change-Id: I1359a9d677522b28430ad45421e2d9de096d30de
Original commit hash: 6acc0cbb49d3f2e6b5f822c42227d39b7a5d01f1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: 308dc107576610036015af10132fa3ad9a96f53a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:22 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL-UN] USB Exposed port  test case failed  due to improper port mappingeach exposed connector.

Create new SSDT table for ICL-UN

Hsd-es-id: 1606745156
Original commit date: Wed Oct 31 15:19:45 2018 +0800
Change-Id: Ic1cad34b68af3eef28d4ca4d7d91c2022a78aec3
Original commit hash: 61abfbd8f3e2ce3d713842a82763f064d06ac434

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
IceLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciIclUNLpDdr4Rvp.asl
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: df0e226ab3f252e97b7af1bd4043cb676ba3f10b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:21 2018 -0800 
-------------------------------------------------------------------------------- 
Assert in Interrupt initialization on ICP-H while running ICL-R/H VP FARM

The assert occured due to 2 GPIOs using the same IRQ No. Changing one of the GPIO fixed the issue.

Hsd-es-id: 1506131439
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Oct 29 18:15:53 2018 -0700
Change-Id: I8cc42900818c4ff4e4107d12aff1ffa86d3bbe78
Original commit hash: 9d2d6b15aedf87268342f46ddd56fceeaebb3773

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclHSODimmErb.h

================================================================================ 
Commit: 5fbb34cd3005364acb0f341e0a69f1da3ab5a1d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:20 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg: ICP-N BIOS WA for USB bug

R_XHCI_MEM_ENH_CLK_GATE_CTRL [3:2] 11b for ICL-YN

Hsd-es-id: 1407647592
Original commit date: Mon Sep 17 15:01:41 2018 -0700
Change-Id: I43b984a92ac0462254a7060df7fe6f5c472179ba
Original commit hash: 9e3f41e3386d71976681375a16a4dcd8dd9337ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

================================================================================ 
Commit: c41d05f69179f510ea788764b43520400d08f914 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:18 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: Revise page allocation to avoid extra reset

Revise size allocation to avoid it.

Hsd-es-id: 1506864580
Original commit date: Thu Oct 25 15:41:39 2018 +0800
Change-Id: I411af4798336e1124918477b89b955c43ecf033a
Original commit hash: 3ad4c57166d130d4d5ea9c5693f08d5b7a66c7d3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: c5ddebf8417d5d71bdf2818017b5a9cbfa666d58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:17 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Nov 6 04:17:17 2018 +0000
Original commit date: Tue Nov 6 04:17:17 2018 +0000
Original commit hash: c5a0d2e36622ca96ecd0615a7d41ef9043a52f52

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a99f9c2bb81aeca0a4d4fe8f3c12a3a8deb0984 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:15 2018 -0800 
-------------------------------------------------------------------------------- 
ICP-LP B0 Integrate Chipsetinit Version 8

Hsd-es-id: 1407939815
Original commit date: Fri Sep 28 12:15:50 2018 -0700
Change-Id: Ia87cfcb45aebea5bc23668104eada7d90f959a15
Original commit hash: 55638d2d4c13af70ed5eea1d55a35826588c347f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_Bx.bin
IceLakeSiliconPkg/Pch/Chipsetinit/Binaries/IclPchLpChipsetInitTable_eDBC_Bx.bin
IceLakeSiliconPkg/Pch/Include/Private/IclPchLpHsioBx.h
IceLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/IclPchLpHsioBx.c

================================================================================ 
Commit: 526e22398776fb2fceaf71da1627cf127eb67887 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:14 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] External (DIMM) Vref (DDR4 only) - slope settings

Update Slope/Offset values of Dimmvref and DimmVrefSagv according to new values
Update VrefAdjust1 register according to HAS:
At the beginning of each SAGV point training MRC should set VrefAdjust1.VrefDimmSagvAnalogEn=1, VrefDimmSagvSlowBWTargetCodeChange=0.
Before finishing each MRC SAGV point: VrefAdjust1.VrefDimmSagvSlowBWTargetCodeChange=1.

Original commit date: Thu Nov 1 10:34:39 2018 +0200
Change-Id: I7d5c531f1a3400fe591e48fefbb54a8f83544d9b
Original commit hash: 9a961eba8953bb7946fa12f6f1f6dc871947b535

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: ab4a6b3255044aba8a5da0000dc9dbab7e891e8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:13 2018 -0800 
-------------------------------------------------------------------------------- 
System does not prompt for Bios password on pressing F2 option while booting up

  To Corrected the behavior of SCU password.

Hsd-es-id: 1606742510
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Nov 2 14:20:02 2018 +0800
Change-Id: Ief16fc86d85d473b853283dea2100b1c40a8b318
Original commit hash: c4b94f6bf40b314f2d51a0d7d3f92157dc750eb8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLibCsm.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLibCsm.inf
IceLakePlatSamplePkg/PlatformPkg.dsc
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: e0f3d1e97999fcf80c0629534c4300294f5e2dfa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:11 2018 -0800 
-------------------------------------------------------------------------------- 
Description:[Security]Observing caterror SAD _ERR_WB_TO_MMIO while booting to OS by enabling SGX with external graphics card(AMD)
Solution:Skip the MMIO resource calculation if it is a 64bit BAR in PreMem phase.

Original commit date: Wed Oct 17 14:49:24 2018 +0800
Change-Id: I5bc3cb031bd8f8e3bca457a9805740db7af16c1e
Original commit hash: ff04f3e78d92f1005c3a5633947f0e5d5bf2bb18

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 454a5ac0166a23c4b64661ebbab963fd1694b710 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:05 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Dx Patch 0x2

Update ICL Dx with Patch 0x2

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Nov 1 10:52:41 2018 -0700
Change-Id: I27b3666c088c16230e83de27bd2965946db0a6fa
Original commit hash: 5858859818e571f7eb1dd48b4888b29041289be3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 593bafc22cb3303f304602336c8642854375478d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:03 2018 -0800 
-------------------------------------------------------------------------------- 
Integrate ICL Cx Patch 0xA

Update ICL Cx with Patch 0xA

Hsd-es-id: <HSD-ES Number>
Original commit date: Thu Nov 1 10:46:38 2018 -0700
Change-Id: Ief0e4a34035bf995dc969fe69a694b1842a91c70
Original commit hash: f5284dd4cf53e5b9a435cfd924d1eb888b2b0cbf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkg.fdf
IceLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: ef9411504ec30ad8a04eacc55a2c0fd677e4dd55 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:56:00 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 5 20:09:40 2018 +0000
Original commit date: Mon Nov 5 20:09:40 2018 +0000
Original commit hash: 72b227c76a21dae284d71ab1f63ab34785503265

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2903f3262f29763bf848b5e16694b5ea10d7ba8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:59 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Fix upper tCWL limit in BIOS Setup for LP4-4267]

Issue:
  BIOS hits ASSERT when running LP4-4267:
  VarCheckHiiQuestion fail: Numeric mismatch (0x23)
    00000000: 07 08 10 00 01 00 00 22-                         *......."*
  Variable Check handler fail Security Violation - 72C5E28C-7783-43A1-8767-FAD73FCCAFA4:SaSetup
Root cause:
  Setup code limits tCWL to 34, while in LP4-4267 it is 35.
Solution:
  Update tCWL Setup limit to 35

Additional changes:
 - Add an ASSERT in GetSet code to protect against code bugs where a comma is missing in GetSet strings array.
 - Support USER_PROFILE with custom Ratio in LPDDR4: when locking at 1067, use ratio 8 instead of the custom ratio.

Original commit date: Fri Nov 2 12:54:56 2018 -0700
Change-Id: I57ab89dd19ea65dcd24475a3a358cf5da8fc4f8e
Original commit hash: b883ac29892dc5b715ab4460143bd8ac2db11c8b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/OverClockSetup.hfr
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 0a06a8a23c897a56ce435fba616e6cce394fd3ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:56 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Nov 5 19:44:43 2018 +0000
Original commit date: Mon Nov 5 19:44:43 2018 +0000
Original commit hash: 1c5e20a4d7018a259ac217c46e040f368313f2fe

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4985b4bbfe3f580bca071befda42a38e038cedc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:55 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Update MemoryEncodeDecode protocol Interface

MEMORY_ADDRESS_ENCODE_DECODE_PROTOCOL
Changes:
1 - Rename and Maintain only one header file (MemoryAddressEncodeDecode.h) file
2 - Adding "Socket" as a field to the DRAM_ADDRESS structure
3 - Adding "Revision" field to the protocol interface

Original commit date: Thu Oct 25 15:47:41 2018 -0700
Change-Id: I3d08ec3c651d816d411d6c55f293ad2ad17aaa2d
Original commit hash: 2a18822450b59295129ea581ecfb33d0302e73e6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SiPkg.dec
IceLakeSiliconPkg/SystemAgent/Include/Protocol/MemoryAddressEncodeDecode.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/Library/MemoryAddressEncodeLib.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/DxeDriverAddrDecodeTest/MrcMcAddrDecodeEntryPoint.c
IceLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: d22adf24f6d24c27ce024b08b81bd993e0622c89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:53 2018 -0800 
-------------------------------------------------------------------------------- 
Description:ICL Mintree: Syncing IceLakeOpenSiliconPkg.
Solution:Sync up IceLakeOpenSiliconPkg with IceLakeSiliconPkg upto 1bd282f62aa939816c24a817b2fadedf13db4f36.

Original commit date: Wed Oct 31 10:50:52 2018 -0700
Change-Id: I472c5c18d282c68b0334562fd5f67756f6a9f2e0
Original commit hash: ff499e59e7efc809b23118ab4399581dd64b5e6c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
IceLakeOpenSiliconPkg/Pch/AcpiTables/Dsdt/Pmc.asl
IceLakeOpenSiliconPkg/Pch/Include/ConfigBlock/ScsConfig.h
IceLakeOpenSiliconPkg/Pch/Include/GpioConfig.h
IceLakeOpenSiliconPkg/Pch/Include/Private/Library/DciPrivateLib.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsHsio.h
IceLakeOpenSiliconPkg/Pch/Include/Register/PchRegsSpi.h
IceLakeOpenSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmPchPciExpressHelpersLib/PchPciExpressHelpersLibrary.c
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c
IceLakeOpenSiliconPkg/Pch/PchInit/Smm/PchInitSmm.inf
IceLakeOpenSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeOpenSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
IceLakeOpenSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c

================================================================================ 
Commit: fd1ca2d0ce854c2ab31cdeadd900307243795b6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:48 2018 -0800 
-------------------------------------------------------------------------------- 
BaseTools: Fix the issue in StructurePcd array for XCODE tool chain

Remove the duplicated initialized code.

Hsd-es-id: none
Original commit date: Mon Nov 5 18:15:37 2018 +0800
Change-Id: I0c8ff845f244a460798983d4329a0186d7ae0a70
Original commit hash: e28bc96520164a21f498bba93173f8dc0984a2ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BaseTools/Source/Python/Workspace/DscBuildData.py

================================================================================ 
Commit: 6c240e28faa3a1ac382d98750386273fd540da31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:43 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 5 00:22:41 2018 -0800
Original commit date: Mon Nov 5 00:22:41 2018 -0800
Original commit hash: d6f56b60c75641f512da97707833e9881b6132ef

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2d3ca499028be5788451e42ec7b23cffb751239e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:42 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Mon Nov 5 00:19:58 2018 -0800
Original commit date: Mon Nov 5 00:19:58 2018 -0800
Original commit hash: 8ef1dfaf774715666acd41b29e24ce9ff8a195e3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3b06aa1c396e765a08b5210b6d0fc17b7ccddb89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:41 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Nov 5 00:14:16 2018 -0800
Original commit date: Mon Nov 5 00:14:16 2018 -0800
Original commit hash: c17deeb2ac9805e44152a0ae2d694845a5afd077

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ba0e387f1ed3c0c79e9ae67cb89aff662dc458e9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:37 2018 -0800 
-------------------------------------------------------------------------------- 
Not validate data buffer in SmmSpiHandler

BIOS should check the Buffer range is valid before passing it to SPI protocol.

Hsd-es-id: 1506867194
Original commit date: Fri Nov 2 13:01:01 2018 +0800
Change-Id: I2ae28d25435ce66109d7e00fd880f1e9428b8643
Original commit hash: 94dd1131fc56f4cde397a23d49d6add10a3be4a8

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Spi/Dxe/SpiSmmDxe.c
IceLakeSiliconPkg/Pch/Spi/Dxe/SpiSmmStub.c

================================================================================ 
Commit: f7ca6b946c32eae4a2fca447ccec7252c3dd2eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:30 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Nov 4 00:08:31 2018 -0700
Original commit date: Sun Nov 4 00:08:31 2018 -0700
Original commit hash: 5e84fc39755b1b2b0d944e1cfa1196211334a93e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 339465b3e4f606ede7f9836bf3f6f24a57bb1b18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:29 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sun Nov 4 00:03:47 2018 -0700
Original commit date: Sun Nov 4 00:03:47 2018 -0700
Original commit hash: f58d6a36fe5be70f2b55b899293fc6043a353161

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 551eda604b5c618382c9792cc150001529d0b616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:27 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit Clear WhiteSpace-Git CI Replace tab characters with two spaces and trim trailing white space

Sat Nov 3 17:08:55 2018 -0700
Original commit date: Sat Nov 3 17:08:55 2018 -0700
Original commit hash: 6442d5f920c8ee20a6d446a144c6762d181a7abc

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: fc480d2fdb3aad8aec4679089563204419d1af67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:26 2018 -0800 
-------------------------------------------------------------------------------- 
BaseTools: Fix the issue in StructurePcd for GCC and XCODE tool chain

Update DscBuildData.py for GCC and XCODE issues based on RPCO-0102:RoyalParkOverride

Hsd-es-id: 2204790744
Original commit date: Fri Nov 2 19:25:46 2018 +0800
Change-Id: I15111767140aa5c116360d476db2acf0207cd875
Original commit hash: db5d2195104783f6ed55acbc7bc01a823fed2661

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BaseTools/Source/Python/Workspace/DscBuildData.py

================================================================================ 
Commit: 3e13a07e0c6194ed396edec29bb9c528750aab5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:22 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Nov 3 00:18:56 2018 -0700
Original commit date: Sat Nov 3 00:18:56 2018 -0700
Original commit hash: 4616480de8ec7a5a539daf01af120591ca62d1ac

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: fca9b1a8bb8c91da715021ff3e79951b7e62d6ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:21 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Nov 3 00:09:42 2018 -0700
Original commit date: Sat Nov 3 00:09:42 2018 -0700
Original commit hash: ee0983f1943996927758827770225f992be37790

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6e7020a7677205b4d332163c1af48dcc120c63bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:20 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sat Nov 3 00:02:46 2018 -0700
Original commit date: Sat Nov 3 00:02:46 2018 -0700
Original commit hash: f8bfb77582b85575fc770c312201fec5bdb56467

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: df021799928f24f5a9b47dfa092775c8115aa571 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:06 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Nov 2 00:09:22 2018 -0700
Original commit date: Fri Nov 2 00:09:22 2018 -0700
Original commit hash: c0b67a42a7ed1a52635e12dcb3277f401b140ed3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: dea432d1f1b9ff18e2597014cc78bb68fc543e5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:05 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Nov 2 00:03:00 2018 -0700
Original commit date: Fri Nov 2 00:03:00 2018 -0700
Original commit hash: b81e9c64be0e2763186a2e21d92c864d2da036e6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 726fd8e8960ed43ab46c3375f2fbd30bf757b235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:55:01 2018 -0800 
-------------------------------------------------------------------------------- 
Use SimicsDetectLib for Simics w/a in P2sb Lib

Hsd-es-id: 1506873441
Original commit date: Thu Nov 1 17:41:58 2018 +0800
Change-Id: I2e73a3d1bfb255e77553857faf72519e8b4b6ed1
Original commit hash: d5464944f3f5df3fec8dfaf6c6b684d71e960d56

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
IceLakeSiliconPkg/Pch/Library/Private/PeiP2sbPrivateLib/PeiP2sbPrivateLib.inf

================================================================================ 
Commit: 3bc05786881a150acdaeb98d1e843db41a8e265b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:54 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/WifiConnectionManagerDxe: Fix WCM hang issue in browsers who support
more than one forms being activated simultaneously

* V2 Change a typo in commit title

* Current WCM assumes that user operates step by step, but this assumption is not
correct. Some browsers support more than one forms being activated simultaneously.
Like AMI Bios will activate all Forms when entering Bios Setup, that will trigger
ASSERT in WCM Config Access Callback since no profile are selected at that time.
This patch is to fix this issue.

Hsd-es-id: <223751>
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Thu Nov 1 15:54:54 2018 +0800
Change-Id: I1e6d50870db47e32342219ff1514656505f86e3b
Original commit hash: 8f78ab3ca1e4c8b1b7f268b7e7b41ab9718c71fe

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrHiiConfigAccess.c

================================================================================ 
Commit: 84beb65d6244e7b46e8b0ba85516f4e700eb3c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:48 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Nov 1 00:09:55 2018 -0700
Original commit date: Thu Nov 1 00:09:55 2018 -0700
Original commit hash: f4533b6bf5c7283fea4c70e6bde8b028c01c1d30

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c9755973e4c15095996c39bcb005d753f00583b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:47 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Thu Nov 1 00:03:13 2018 -0700
Original commit date: Thu Nov 1 00:03:13 2018 -0700
Original commit hash: a1c1341c0ccbbc829618ce11c8a8b0ba7d940531

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 82aaff25baeafb7717f7770ae8ffe3700970a253 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:46 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Wed Oct 31 23:58:32 2018 -0700
Original commit date: Wed Oct 31 23:58:32 2018 -0700
Original commit hash: 55c3a1a160fbfe8739a98780b345f9c08ea1187a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 42f4645d9b6b12eeefc2a2f462ce72d0c863ac32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:45 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Wed Oct 31 23:41:43 2018 -0700
Original commit date: Wed Oct 31 23:41:43 2018 -0700
Original commit hash: 566a72545678984076418773bf9db7a090300643

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 1ad40392413a21d352bd03b6c493d7e13d2340d1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:43 2018 -0800 
-------------------------------------------------------------------------------- 
Update BIOS_ID to 2443_02

Hsd-es-id: N/A
Original commit date: Thu Nov 1 12:20:59 2018 +0800
Change-Id: Ib0fa647cddc6134da50d32d21be4904c3d149cd3
Original commit hash: 2d331faef9f53f50c1fd951dd5887d0d23adbdad

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 23fd0c45865a53d74fa89e6067680f157b8fe0cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:42 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-UN/YN]WiFi RF Kill pin is still in Native function even it is programmed as GPIO Output

Current BIOS GPIO programming based on Setup option might not be properly done.
A16 pin is still in Native Function 1 even though BIOS is overriding as GPO with High due to the below reasons:
   mDP connector is still enabled
   Native programming override might be happen later after GPIO programming is done at BIOS
Solution:
FOr UN, mDP connector ports has to be disabled in BIOS when WiFi RF Kill Setup menu is enabled (where WiFi RF Kill rework is done already).
FOr YN, mDP connector ports has to be disabled in BIOS always since it does not haev support for mDP.
Hsd-es-id: 1606673974
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Oct 16 20:47:23 2018 +0530
Change-Id: I6231d3c420fe464fa8aa0a187b48efed86c9de8f
Original commit hash: ebc3354d122500e6d73d4da023fb2ecc955e0eb6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.h
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 99ba44cc93ab483c0c82f96d5f0e8661a8beee06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:40 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Support to generate FFS3 formatted FV

Add support to generate FFS3 formatted FV when it creates FFS3 file.

Hsd-es-id: <HSD-ES bug id>
Tracker-link: https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=223629
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Mon Oct 29 11:30:43 2018 +0800
Change-Id: I297f16c92c4005ef99d760b217e2fb1d5ada5750
Original commit hash: 1cb098e54890849e28c4020d9e01980bc3e12af1

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.h
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: 5caa4527ad8b2fc9ab30a8a3e844d2338bead0b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:33 2018 -0800 
-------------------------------------------------------------------------------- 
Update IceLake BIOS ID from 2443.00 to 2443.01.

Updating Minor Version for Labeling purposes.

Hsd-es-id: N/A
Original commit date: Wed Oct 31 15:02:35 2018 -0700
Change-Id: I3dbc6decbc1be9fd7a068b9d4f2a371829c98499
Original commit hash: ee0f048073becd1afb5b1a46b73ceabe5bada6a1

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3bb42622e53a3d2597e8141352b2cc36aecde4bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:32 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "[ICL B1/B0 - Security] - [BIOS Guard] cannot update new BGUP"

This reverts commit bcd29bee251534133f85b38183f046a3a6bdd684.

Hsd-es-id: 1606774154; 1506871350
Original commit date: Wed Oct 31 15:16:10 2018 -0700
Change-Id: I3ca23cb3352ac01225f8501b48baa7e8fa11f13e
Original commit hash: 8aa31b95425ac6dd15e3377f0af4e46278f36a35

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf

================================================================================ 
Commit: 737f067db5a79c2859d0e54b68e1b1f4f69c9694 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:28 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "VMX detecting code behavior in case of SkipMpinit"

This reverts commit 1dd23d662372714918506fbd2f600da634b6c155.

Hsd-es-id: 1606773567; 1606772925
Original commit date: Wed Oct 31 12:32:19 2018 -0700
Change-Id: Ib6a366f81f59770e23cdc06d811b40f521a0d699
Original commit hash: b5f6a1288d8d6f18023b1c7298e61dfacd309d40

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: c75da65edc66d9f04c5f33da83cb30e2b071ae03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:12 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Oct 31 16:41:33 2018 +0000
Original commit date: Wed Oct 31 16:41:33 2018 +0000
Original commit hash: 72b3c881bdd3dbb61597efe7e775cc64d8e96183

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 886b9781dfbf506522423c97eb02f3fc8d2a975a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:54:10 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-MRC][ICL_U_B2][DDR4] MRC Memory Scrubbing time out

MRC CPGC tests failed during the MRC Memory Scrubbing.
"Timed out waiting for MRS FSM finish!"
Issue:
  cke_on is not set correctly in case ddr4_1dpc feature is used
Solution:
  Program cke_on to '1001' when ddr4_1dpc feature is enabled in this MC channel.
Additional Change:
  In MiniBIOS, disable Margin limit Check on Fast Flow
  Fix the GetSet print message

Original commit date: Tue Oct 30 18:32:23 2018 -0700
Change-Id: Ifb2209691a416d31b4bbdb8910f2ba0f7714ae69
Original commit hash: f476f3fa412b172b38c2ed6f5889d396a293a022

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: f2cf13e5dc5b2e9d399e8405842fd591eaa48139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:59 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Oct 31 00:16:10 2018 -0700
Original commit date: Wed Oct 31 00:16:10 2018 -0700
Original commit hash: c97d221737d00e04b8fd07235cba91978df84a7f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7928ec75e74c21bf11f1f5c07209fd556b8ea4b5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:58 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Oct 31 00:11:13 2018 -0700
Original commit date: Wed Oct 31 00:11:13 2018 -0700
Original commit hash: 4e9483d2c227e9119a9d6efcd1188aa4b4ae676b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 218f30203f358069faaaacbfe25edc0460e6be65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:49 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL Mintree] Set PcdFrameworkCompatibilitySupport to FALSE.

Set PcdFrameworkCompatibilitySupport to FALSE (default value).

Hsd-es-id: 1506852113
Tracker-link: <http link to related tracker>
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Oct 18 16:26:50 2018 -0700
Change-Id: Iaac5a1ed0e060c65c18e52b71e2bc777f1b42a58
Original commit hash: 38164e9fabb2b3bb88edd830b43a625f91963e00

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenBoardPkg/IclUDdr4Type3Tcpd/OpenBoardPkgPcd.dsc

================================================================================ 
Commit: 5e713010135a51ee2b2ccb119a01548c5bdf54e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:45 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Tue Oct 30 11:53:18 2018 -0700
Original commit date: Tue Oct 30 11:53:18 2018 -0700
Original commit hash: 5f0850db1947d41c2bbd0c75e603c781b6d01d4f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: e64d25161e2fd568de4656bee6413a5848c25d29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:34 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Fix three K11 issues

Hsd-es-id: None
Tracker-link: https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=223684
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Mon Oct 29 14:24:48 2018 +0800
Change-Id: Ie40424e960e11f8bff20d6eec98bb01f7490d341
Original commit hash: 635f2b2208729e2296111dbdc261ac55dc35a9d3

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FmmtLib.c

================================================================================ 
Commit: fbc24c4867f4ba7ffaaf92f6c35cbcabe8290ec9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:30 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Tue Oct 30 00:08:58 2018 -0700
Original commit date: Tue Oct 30 00:08:58 2018 -0700
Original commit hash: 2875a1d0a45ad86f266746179d46ce17e534f444

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0d15e71c6115cff9fa27308d9aa69da5200e3cac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:29 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Tue Oct 30 00:05:59 2018 -0700
Original commit date: Tue Oct 30 00:05:59 2018 -0700
Original commit hash: 181c30ad2a7ee019bb3dcbdd75a0b92f7294ea5f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e78b0d9de754a377bb1dd05fb9b6416fcfbbf1af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:28 2018 -0800 
-------------------------------------------------------------------------------- 
Revert "Revert "For ICL+, change initialization of gfx RC6CTXBASE and MDRBCTXBASE""

This reverts commit a43f4d13febc6b5aeaf18d151a7f816bac16ad35.
For ICL+, change initialization of gfx RC6CTXBASE and MDRBCTXBASE
to place MDRB region above RC6 (opposite of previous)
Swap locations of RC6 context base and Doorbell context base. This is to ensure
GuC rom avoids aliasing.

Original commit date: Wed Oct 24 08:44:37 2018 -0700
Change-Id: Ia8b351bbe075d63749f98433020cb7ff6015b545
Original commit hash: 8b7743d13a744746af9048e9d0a422c6d8a78358

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsPmInit.c

================================================================================ 
Commit: d3de63d9561428c678da0820e996b3b6b8bcc1ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:27 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit FSP Daily

Mon Oct 29 23:44:37 2018 -0700
Original commit date: Mon Oct 29 23:44:37 2018 -0700
Original commit hash: 90bee69d8d43f0d8cc8ec38ea835fcd7ae030b59

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspBinPkg/Fsp.bsf
IceLakeFspBinPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspmUpd.h
IceLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 79a0c3e6a3538022ea1486454ef01289ad2b9419 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:26 2018 -0800 
-------------------------------------------------------------------------------- 
Title: [ICL] [SECURITY] Missing HSTI Tests (ICL Platform FAS 1.2v)
Impacted Platforms: ICL
Resolution:

  Replaced Test Name for VTd Supported by VTd Enabled to match CPU EDS
  Added New Test for VMD Lock Bit and Generic Enabling bits check for iTBT Technology
  Me Fw Status Test replaced
  Clean up for aligning with EDK code for character per line limit guideline
  Added Protocol missed dependency and return code for gDxeSiPolicyProtocolGuid at HstiResultDxe files

Hsd-es-id: 1407990452
Original commit date: Fri Oct 12 17:44:59 2018 -0700
Change-Id: I91494e7cd2b4b62008fb573bf32f2b93bc2efaba
Original commit hash: a593f192aa4af6d50ec99199125a6d4006cb1fa4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/BootFirmwareMediaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HardwareRootedBootIntegrity.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/HstiIhvDxe.inf
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/IntegratedDeviceDmaProtection.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/MeasuredBootEnforcement.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureCpuConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureDebugInterfaceConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureIntegratedGraphicsConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecureMemoryMapConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SecurePCHConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvDxe/SignedFirmwareUpdate.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.c
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/HstiIhvSmm.h
IceLakePlatSamplePkg/Features/Hsti/HstiIhvSmm/SecurePchSmmConfiguration.c
IceLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.c
IceLakePlatSamplePkg/Features/Hsti/HstiResultDxe/HstiResultDxe.inf

================================================================================ 
Commit: d9a64e585500b1f65be6d0254e446d9369c8e9b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:25 2018 -0800 
-------------------------------------------------------------------------------- 
ICL-U SDS:PEP LAN(GBE) Enabled by default wrongly for ICL U SDS Platform

PEP LAN(GBE) Enabled by default wrongly.
ICL SDS Platform not have LAN(GBE) Support-BIOS Should disable this option (or) suppress this setup question.

Hsd-es-id: 2205976161
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205976161
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Oct 22 11:06:10 2018 +0800
Change-Id: Ib207361c8598a02ee1c57a62708bb44e7f31028b
Original commit hash: 3c40f5f50cd25d0631e629780290957854a385d4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/AcpiSetup.hfr

================================================================================ 
Commit: 51269e3da6a066b6d742314d552e65f4c8c57718 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:23 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-U & Y  EBAT] SUT is hanging at PC 1096 while booting to OS with Latest Weekly Build v2412_03 .

1. Add gSiPkgTokenSpaceGuid.PcdFspWrapperEnable and gSiPkgTokenSpaceGuid.PcdSleEnable in PchInitDxeIcl.inf to fix PcdFspWrapperEnable wrong problem.
2. Add PchInitEntryPointCommon in PchInitDxeFsp.c to initialize variable.

Hsd-es-id: 1606726440
Original commit date: Fri Oct 19 19:40:07 2018 +0800
Change-Id: I6a833a92df62d4201cc6707c08cf854034e9941d
Original commit hash: 1b72a650b04e73b0af294b98f0823cb66f68379c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFsp.c
IceLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeIcl.inf

================================================================================ 
Commit: f18fc209786b432f16efbae57dca10ff270d7b67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:22 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Remove obsolete SMBIOS Table Type 10 - Part 2 with 2362 BIOS

Use "SMBIOSVIEW -t 10" to dump type 10 tables

Hsd-es-id: 1506854680
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506854680
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Oct 23 16:29:34 2018 +0800
Change-Id: Id29a09f8576e5492b92887d82bed9c46b2931c7b
Original commit hash: 38f5b79b488ba2917673c2d8b47465cf4b3280f9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscStrings.h
IceLakePlatSamplePkg/Include/SmbiosPlatformInfoDefault.h
IceLakePlatSamplePkg/Include/SmbiosPlatformInfoDefinition.h
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
IceLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.h

================================================================================ 
Commit: 9eda824a8510b0f978b8d703464434d4bbcd8b9d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:21 2018 -0800 
-------------------------------------------------------------------------------- 
VMX detecting code behavior in case of SkipMpinit

SkipMpInit moved from post-mem to pre-mem.

Hsd-es-id: 2202544206
Attestation-link: Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Sep 21 14:33:42 2018 +0530
Change-Id: Ieeec0087c78fe7a2477752946cd5d1cce7726511
Original commit hash: 1dd23d662372714918506fbd2f600da634b6c155

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/FspInit/Pei/FspInit.c
IceLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakeFspPkg/Upd/FspsUpd.dsc
IceLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
IceLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/MiscFunctions.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtCommon.h
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
IceLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
IceLakeSiliconPkg/SiInit/Pei/SiInit.c

================================================================================ 
Commit: a42183293bfd4d888bfdb4420635427c6e9bd9e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:20 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-YN][ICL-UN][ICL-B1]WoWLAN is not working on S3, S4 scenarios in ICL-YN System

Added changes to fix SUT is not waking from WLAN

Hsd-es-id: 1606071642
Original commit date: Tue Oct 9 21:32:13 2018 -0700
Change-Id: I9e14e89c82a50bfdde8e56a1a82a49bc90543581
Original commit hash: 6db40de8479abd94995adbd652eb57c4e5ce1356

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Board/Library/PeiPlatformHookLib/PeiPlatformHooklib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclU.h
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclY.h

================================================================================ 
Commit: 5dc089956e62bc372cf79418ebd549beb9d6c675 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:19 2018 -0800 
-------------------------------------------------------------------------------- 
Description:[DMI]Implement Capability list for DMI
Impacted Platform : ICLR

Original commit date: Mon Oct 29 11:23:30 2018 +0530
Change-Id: Ic3eacb9ffd5a684d89d76c2622221c25a4bc3b4f
Original commit hash: f5ee1bee57a6789e5dcb34525c294231a6a5544c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/Register/SaRegsDmi16.h

================================================================================ 
Commit: 2b8746016d88491c531eb89f125fc071227f5624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:17 2018 -0800 
-------------------------------------------------------------------------------- 
ICL-U SDS:KBD and Clickpad not getting disabled in tablet mode

Add PcdEcDisableKeyboardGpio,EcDisableKeyboardGpioPin,EDKP and code for disable keybaord/clickpad in slate mode.

Hsd-es-id: 1606714117
Original commit date: Mon Oct 22 14:29:03 2018 +0800
Change-Id: Id40496bffec1ffeeff805665fb031aa370620c24
Original commit hash: 9513cba9e93796662d62edfd456cecfb04e5251f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
IceLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
IceLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableIclUSds.h
IceLakePlatSamplePkg/EC/Asl/EC.ASL
IceLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: b7199050c7a0d8149b5a25050d802c885080c137 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:16 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Turn off pre-OS connectivity while CSM on mode

According to the fact that pre-OS connectivity only support CSM off mode,
request to add below BIOS setup sync logic to avoid unexpected system hang.

Hsd-es-id: 1506850092
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506850092
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Oct 19 17:57:56 2018 +0800
Change-Id: If4a8b1aafff5c9ff84f760f0720cf46cec3f640f
Original commit hash: d3d6cf59d78cedcb377025ba555bdc4fe72e0135

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Setup/BootSetup.c

================================================================================ 
Commit: c2830f5bdc6581c84741d9f60bf622b36fb3a043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:14 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL-UN/YN]Default Package C-state on B0/B1/B2 stepping to be set as PC8 and on B4 stepping to be set as PC10

With C state set as AUTO from BOIS , the following flow is implemented
For ICL -UN/YN,(B0/B1/B2)stepping -> PC8, (B4)Stepping ->PC10

Hsd-es-id: 1606766914
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Mon Oct 29 18:09:28 2018 +0530
Change-Id: I736d791059963a881a3ea6e20f11b64c651f8a4e
Original commit hash: 06be323ed260de64d802a05d72373dc7bafc575b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
IceLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 03c316b3fd8d47be8cd7bbd648025c68b950470c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:13 2018 -0800 
-------------------------------------------------------------------------------- 
ICL-U SDS:SUT Getting hang at 004Fpc After enable USB3 Debug messages.

1. PEI/DXE Usb3DebugPortLib isn't matched.
2. Sync RPCO-0078 HSD1406517360 solution from the newest version BpCommonPkg

Hsd-es-id: 2205474159
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205474159
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Fri Oct 5 09:51:48 2018 +0800
Change-Id: Ie7f13d7cfc6b47d2911f59f01d667bb98691d03c
Original commit hash: b014762c32bf210348fa0753c8538bf2c107a2a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/MiscServices.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortDataTransfer.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortInitialize.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibDxe.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibInternal.h
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibNull.inf
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.c
ClientCommonPkg/Override/BpCommonPkg/Library/Usb3DebugPortLib/Usb3DebugPortLibPei.inf
IceLakePlatSamplePkg/PlatformPkg.dsc

================================================================================ 
Commit: b8ed84526144452af34e608c0133468cd6b59959 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:12 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Use-after-free issues in CPU code

This won't have any real impact because the freed data won't actually be consumed.
But since the freed data is read, it will cause tools to notice.

Hsd-es-id: 2205615801
Original commit date: Tue Oct 9 16:40:27 2018 -0700
Change-Id: I5f2942751ca6fcbb4439f4fbfc402e62a33a4229
Original commit hash: 013ee5e85660f410432068ed4eeaea24ef36cb44

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c

================================================================================ 
Commit: f345d35bda8dfb48424c2bc05392419653f085e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:10 2018 -0800 
-------------------------------------------------------------------------------- 
ICL BIOS[B2 Stepping] : SUT is Hanging at PC " 1094 " with debug BIOS when CSM Control is Always ON

Hsd-es-id: 1606746092
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Oct 15 23:21:48 2018 +0530
Change-Id: Ifcc7a5060a2f6d06b9ce3d10003feb0d4ca40eab
Original commit hash: a449f34cef79aa381f96e983c1d6ba8299f786c7

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SiInit/Dxe/IncompatiblePciDeviceSupport.c

================================================================================ 
Commit: f40948ef3b8bc6e001ed1df777e5539cde3e3104 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:09 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] BIOS must remove the chassis intrusion detection implementation.

Remove chassis intrusion detection to avoid conflicts from BIOS handling the INTRUDER# signal, which is going to be used as an SPI voltage strap instead.

Hsd-es-id: 2205471167
Tracker-link: https://hsdes.intel.com/appstore/article/#/2205471167
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Mon Oct 15 20:51:17 2018 +0800
Change-Id: Ic16056f2ff876caa58abbcca3d05dbcb218503f9
Original commit hash: 8990dd909d97b61ed8ccde0aa9b367a8b2c218cf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c

================================================================================ 
Commit: 46fb1b2e71705a3f3cf93cebb4b3957cfe30f421 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:08 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 30 01:58:24 2018 +0000
Original commit date: Tue Oct 30 01:58:24 2018 +0000
Original commit hash: d3bd42ac0865ed19f69f6388f25756e26ff1333b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a02fba3aea7ae235ab438a0ab2cd55b6762ee3f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:07 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Xover settings should be updated in MRC

Xover settings should be updated accordingly to Qclk frequency.
DATA xover_mindelay_ctl have the following settings.
  FQclk > 2133  [0x0]
  FQclk < 1200  [0x3]
  else          [0x1]

Original commit date: Sun Oct 21 18:08:26 2018 +0300
Change-Id: I452d9075cdc23a9fb11fa2c4d6d9142b44c88279
Original commit hash: 7dc3533994c5db6e46af98a4b1a03fe3d6c3a6ed

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcCommonTypes.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 16b2190f3d927c9db34a013aecbba404c7251412 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:06 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] DPTF: Support additional bits for _OSC ACPI method under IETM

Removed IDSP. Added DPTF GUID. Supporting additional capability bits.

Hsd-es-id: 2202540208
Original commit date: Mon Aug 27 17:02:44 2018 -0700
Change-Id: I7cf57cf6e48f88692d0958ff6cfee336000981fb
Original commit hash: b354c8fff47220eaa2017a2786de79580050279c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Dptf.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/DptfSds.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Sds/Trt.asl
IceLakePlatSamplePkg/Features/Dptf/AcpiTables/Trt.asl
IceLakePlatSamplePkg/Include/SetupVariable.h
IceLakePlatSamplePkg/Library/DxeAcpiGnvsInitLib/DxeAcpiGnvsInitLib.c
IceLakePlatSamplePkg/Setup/PlatformSetup.hfr
IceLakePlatSamplePkg/Setup/PlatformSetup.uni
IceLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 68cc1d291b3e57fb2fb485c7481d8f9e4ab6d330 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:05 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakeSiliconPkg/SiProgramMtrr.c: Klocwork issues

Added a check if the return is NULL from GetResourceDescriptorByOwner() and initialized local variables.

Hsd-es-id: 1506852666
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506852666
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/ClientBIOS IP Plan.xlsx
Original commit date: Mon Oct 22 16:20:36 2018 +0800
Change-Id: I1a85e7e11fea53726099daec52e4970c49bcd448
Original commit hash: 9bcbbf5e129daad00d80e65262bfdb17d04e6675

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SiInit/Pei/SiProgramMtrr.c

================================================================================ 
Commit: 118d65e48fe9199f698640c834d9291e11898a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:04 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] BP 1.5.2.0 formal core sync up - phase 3

For ClientCommonPkg/Override.

Hsd-es-id: 1506653550
Tracker-link: https://hsdes.intel.com/appstore/article/#/1506653550
Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Thu Oct 18 14:34:04 2018 +0800
Change-Id: I4fd0baadbe0e9343103c38b9c937b1630ad07bc8
Original commit hash: a0a4debaca6062e461682b7f22b61a3af74d8554

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BaseTools/Source/Python/Workspace/BuildClassObject.py
ClientCommonPkg/Override/BaseTools/Source/Python/Workspace/MetaFileParser.py
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dependency.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Dispatcher/Dispatcher.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeCore.uni
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeCoreExtra.uni
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain.inf
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeMain.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/DxeMain/DxeProtocolNotify.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Event.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Event.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Timer.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Event/Tpl.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/Ffs.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVol.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolAttrib.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolDriver.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolRead.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVol/FwVolWrite.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/FwVolBlock/FwVolBlock.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Gcd/Gcd.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/DriverSupport.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Handle.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Locate.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Hand/Notify.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Image/Image.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Image/Image.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Library/Library.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/HeapGuard.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/HeapGuard.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/Imem.h
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/MemData.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/MemoryProfileRecord.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/Page.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Mem/Pool.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/DebugImageInfo.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/InstallConfigurationTable.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryAttributesTable.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/MemoryProtection.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/PropertiesTable.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/SetWatchdogTimer.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/Misc/Stall.c
ClientCommonPkg/Override/MdeModulePkg/Core/Dxe/SectionExtraction/CoreSectionExtraction.c
ClientCommonPkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.c
ClientCommonPkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.inf
ClientCommonPkg/Override/MdePkg/Library/SmmMemLib/SmmMemLib.uni
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/SecurityPkg/Tcg/Tcg2Smm/Tcg2Smm.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c

================================================================================ 
Commit: c88ea86cb1a45daec790f31978bf699a63d14913 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:01 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 30 00:51:53 2018 +0000
Original commit date: Tue Oct 30 00:51:53 2018 +0000
Original commit hash: 9a216161243828f5ea6669facf61d6e74c584812

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 023c9058069415d9dff109c021aeeacf0af79ce2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:53:00 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg/FMMT: Fix the crash bug when -v without the image file

when run the command for -v option without the image file, tool
directly crash.

Hsd-es-id: None
Tracker-link: https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=223729
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Mon Oct 29 13:24:34 2018 +0800
Change-Id: I44ccf9d5a1e63b3485a6e01738e8f9f8b2145c38
Original commit hash: 70e9f72830b63317384dca1229b360fd81f706ee

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Tools/FMMT/Source/FMMT/FirmwareModuleManagement.c

================================================================================ 
Commit: 6a10b156b33d82d241b44cedc3e81ccdfb7d5c04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:59 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Update RCOMP targets for ICL C0]

Change: code changed to use strong values for RCOMP only on B steppings. C0 and later use POR values, same as A0

Original commit date: Tue Oct 23 14:53:35 2018 -0700
Change-Id: Ib248ce0ffaa595e91d81e8c6419453909fc40b66
Original commit hash: 56517a022424f2ac700e1ece84355e967201cdc4

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: c7d46b55dd84fc4b4ebbd77a205d9d0cf035bbab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:58 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Oct 30 00:24:39 2018 +0000
Original commit date: Tue Oct 30 00:24:39 2018 +0000
Original commit hash: 2cd4181662d9cd500a400fe0271616c1ff064eaf

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6fd7a451de39f31eccde7e35836c84e17f51c0ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:57 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Merge CNL MRC 0.5.0.16] WrT/WrV Margin degradation by RdT training steps (Rd Timing Centering 2D, Rd ODT training)

Change: Modified UpdateHost to 1 in ShiftPIforCmdTraining function in RMT and TAT to clear the local valid flag.
else it uses the older local previous dq/dqs/recv_en delays since the valid flag is true.

Original commit date: Wed Sep 12 13:00:38 2018 -0700
Change-Id: Ic85759f14133f2f598e4796aeafa3cabf3ea2d17
Original commit hash: 6ccea3486fb07041017cddba628c81d9fbb43170

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: a8cd9598d66b99b163c081c4afbfe745b8c897d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:54 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 29 23:34:58 2018 +0000
Original commit date: Mon Oct 29 23:34:58 2018 +0000
Original commit hash: 6539cf2df2b61d6eff16ba0973ec5a84ea4f56a6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 46bf8b34709cce63fb086e689c1b37d3d6c78631 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:53 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Use CPU TimeStampCounter instead of HPET for MrcWait]

Change MrcWait routine to use CPU TSC instead of PCH HPET.
This allows better precision and avoids issue with HPET frequency change in a new PCH generation.
MrcWait argument is the required delay in nanoseconds.
Move the MrcWait implementation from MRC core into OEM wrapper layer, for better portability.
Remove RTC date/time read - it is not used in MRC.

Original commit date: Wed Oct 24 15:59:02 2018 -0700
Change-Id: I6ebcba82b4ef278aafebf0f42ee9c10105a552fb
Original commit hash: 578334b3633b63eaf1234d88c0458bf188fb0a3c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLibSample.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcInterpreter.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcMaintenance.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcIoControl.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crc.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcoem.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcsetup.asm
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/SRC32/crcstart.asm
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/MemoryUtils.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/PeiKscLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 854096762c305e0efbb823df74fbf3257f45ef11 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:51 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 29 23:05:12 2018 +0000
Original commit date: Mon Oct 29 23:05:12 2018 +0000
Original commit hash: 1a15064d0f2a32e38d3df9965870587953bd0c65

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eaae356559b6cfc4537a04432c338dfc3100b783 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:50 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Add ICL D0 CPUID support]

Add ICL D0 CPUID support - 0x706E4.
Also use ICL81R model / stepping checks instead of P0/Q0.
Include latest ucode patches in MiniBios for ICL B-step / C-step.

Original commit date: Thu Oct 25 15:29:15 2018 -0700
Change-Id: I45225e3635c6819f5b76bcae17c7a1d53ad67d65
Original commit hash: 29b3744852aff39437880cc847a4485384de121c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcGears.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_80_706e1_8000002a.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_80_706e3_81000008.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_c0_706e0_80000022.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_c0_706e0_80000028.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/CPU/UCODE/m_c0_706e1_80000010.inc
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h

================================================================================ 
Commit: 5767a896c8aa36e1031c4d4ab9677bc78fb4f64d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:47 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 29 22:21:29 2018 +0000
Original commit date: Mon Oct 29 22:21:29 2018 +0000
Original commit hash: 589129ea3ff5a94ab50bb75a8fd6c2dff1741131

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 836c973b0729eb5bec5f87e48accc9ff1f88257f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:46 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC][Add missing IDP registers to Save/Restore table]

Issue:
 MARS feature is not enabled on C0 stepping after Warm / Fast MRC flow.
Root cause:
 MARS is enabled in MC Config step, which is skipped in non-Cold flows, but the relevant IDP registers were not part of Save/Restore table.
Solution:
  Added the following register to Save/Restore table:
 - CCF_IDP_CHANNEL_HASH
 - CCF_IDP_CHANNEL_EHASH
 - CCF_IDP_MAD_INTER_CHANNEL
 - CCF_IDP_MAD_INTRA_CH0
 - CCF_IDP_MAD_INTRA_CH1
 - CCF_IDP_MAD_DIMM_CH0
 - CCF_IDP_MAD_DIMM_CH1
 - CCF_IDP_MARS_ENABLE

Original commit date: Wed Oct 24 11:48:50 2018 -0700
Change-Id: Ib21f4ec581f65192128665da408870d6cdb3f792
Original commit hash: 0112e292c72d7389cdd01fdf367235f69b172e81

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 3d053809b5c81f14fbc073ee272b5613cd9d020a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:44 2018 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Oct 29 21:36:06 2018 +0000
Original commit date: Mon Oct 29 21:36:06 2018 +0000
Original commit hash: 16efc20f0ccd5fc8967d678d817530e8f9d7040e

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54a234fe15947ef462278cfa6bb6234a09097408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:43 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL MRC] Enable DQ DFE Training changes

Changes:
1) Enable DQ DFE Training for both DDR4 and LP4 when frequency is 3200 and greater
2) Change the margin param from RdT to RdV
3) Store DFE OptDqDfeMode and OptDqDfeCoeff Results per byte
4) Add the registers into the MrcSaveRestore.c


Original commit date: Thu Oct 11 14:52:54 2018 -0700
Change-Id: I6e123584a0d304aaaa285f60b3633b76f9f29bdd
Original commit hash: df8104e16087d0eba99ee0f58b68921d53183174

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/Upd/FspmUpd.dsc
IceLakePlatSamplePkg/Setup/SaSetup.hfr
IceLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
IceLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: e1f6a89f3a46b83c748b8c4137b76bb130fadfde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:42 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit NVS CI Update auto-generated NVS structure definitions

Mon Oct 29 11:53:11 2018 -0700
Original commit date: Mon Oct 29 11:53:11 2018 -0700
Original commit hash: 6635bd727b04f5fee6526f606e3ff339a8df7ca3

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
IceLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 16bbc6ad27304ddf4ac652df7e708cea4475ce1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:36 2018 -0800 
-------------------------------------------------------------------------------- 
Revert GPIO change, that caused auto-wake issue on KC ICLYN cpu card

DDSP_HPD[GPIO_ICL_N_GPP_A9] -> DDSP_HPD[GPIO_ICL_N_GPP_A16]

Original commit date: Fri Oct 26 15:09:37 2018 +0200
Change-Id: I584ec954238b94dfca0ef0dbcc6989a85222d475
Original commit hash: 8dfe9534000e090024f5d95f564b14564737397b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeOpenSiliconPkg/Pch/Library/Private/PeiDxeSmmGpioPrivateLib/GpioNativePrivateLibIcl.c

================================================================================ 
Commit: b7677bbfcee47603c61aeaf8fb6bca681672279f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:34 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL B1/B0 - Security] - [BIOS Guard] cannot update new BGUP

Rootcause: Bios Guard NVS area is not patched with the allocated Runtime NVS memory address.
Solution: Patched the variable with runtime NVS memory address.

Original commit date: Thu Oct 11 12:04:53 2018 +0530
Change-Id: I1a3cb07db855264718714a463e838d6677d8c2be
Original commit hash: bcd29bee251534133f85b38183f046a3a6bdd684

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
IceLakeSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtDxe.inf

================================================================================ 
Commit: af8af96d790a2f89499ea56049fa339cf6afed4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:31 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit WeeklyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Mon Oct 29 00:13:43 2018 -0700
Original commit date: Mon Oct 29 00:13:43 2018 -0700
Original commit hash: 48a6aab6821cbaaf273b34fa61f1b686e050a353

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 9e59fe52ddc1f9ecd0103c89a324af0f35cd49dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:30 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Mon Oct 29 00:03:40 2018 -0700
Original commit date: Mon Oct 29 00:03:40 2018 -0700
Original commit hash: fe6e1e538a7710773b2b3c5e24f5d271c792bc8a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3bb7e1d9e66121207ce74a8258f2fd6b7444b5a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:23 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sun Oct 28 00:09:59 2018 -0700
Original commit date: Sun Oct 28 00:09:59 2018 -0700
Original commit hash: 49aec155324c7e151bc7164c7e5cec40d18c835b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 745c250c400c5bc73635a4f5ce667c8fe0eace39 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:22 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Sun Oct 28 00:03:51 2018 -0700
Original commit date: Sun Oct 28 00:03:51 2018 -0700
Original commit hash: 0369e3c1a4946bc9ab5930663a03b0eaaaaa184b

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: fe114f5656c69daa70569a6e271883aeb14db6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:16 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Oct 27 00:17:12 2018 -0700
Original commit date: Sat Oct 27 00:17:12 2018 -0700
Original commit hash: 27599fc3ed7f0ff62b57ffeceb22495ca0e64c79

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7e438359a2d6cb717fc8fd0d2b5b758f0a7cfc0b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:15 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Sat Oct 27 00:13:44 2018 -0700
Original commit date: Sat Oct 27 00:13:44 2018 -0700
Original commit hash: 475bc91d6f8c104c162eea2557182068f4863419

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 704e81c96efa33c440371a24c9899ceb88244eb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:14 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Sat Oct 27 00:09:59 2018 -0700
Original commit date: Sat Oct 27 00:09:59 2018 -0700
Original commit hash: c160aba40f846d51c00c60ea5a8229fb737038c6

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 37ab0f2fa9b9a140553491bbecf2ab50af585d22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:52:03 2018 -0800 
-------------------------------------------------------------------------------- 
[ICL] Update ASL compiler to latest and fix related build errors.

Rollback iasl.exe to version 20160527 while investigating the build error observed with version 20180927.

Hsd-es-id: 2205465921
Tracker-link: <http link to related tracker>

Attestation-link: IceLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx

Original commit date: Thu Oct 25 15:09:00 2018 -0700
Change-Id: Ice6cd6ebe00192885d303a3d6b48a46488565892
Original commit hash: 1a12b477b3d0b7538d55aa0cbdb14113985015ab

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/Iasl/iasl.exe

================================================================================ 
Commit: 952db4cfabbe5efb5f1c2d8d40760fac46ecfbaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:59 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Fri Oct 26 00:09:10 2018 -0700
Original commit date: Fri Oct 26 00:09:10 2018 -0700
Original commit hash: 2d43f2f7561c907757bb1d75aa2a6608bdaac23c

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 0fdd62951f61e585b0c5b1c9e88c5e57ee1d420b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:58 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Fri Oct 26 00:03:37 2018 -0700
Original commit date: Fri Oct 26 00:03:37 2018 -0700
Original commit hash: ff0ae654c9487e9996bdb99bdcdeeac8abbc056a

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 2358f3eea45bffc7790e57db95a0bd449dafa8fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:46 2018 -0800 
-------------------------------------------------------------------------------- 
IceLakePlatSamplePkg: [ICL] Skip TCG PP processing if untrusted consoles are detected.

Backport CNL changes: https://git-amr-7.devtools.intel.com/gerrit/#/c/17088/

Resolution:
  1. The new implementation for processing physical presence will verify that
  both input and output consoles are trusted before proceeding; if the check
  fails BIOS will return before processing physical presence and will display a
  warning message, allowing the user to acknowledge untrusted consoles must be
  removed in order to proceed.

  2. Add platform touch panel and PEG port as platform trusted devices.

  3. On every boot the ConOut variable is filtered, removing any untrusted
  devices and all display devices to allow proper device detection and
  connection.

Impacted Platform: ICL

Hsd-es-id: 1605299281
Original commit date: Mon Oct 1 15:53:55 2018 -0700
Change-Id: Ia4207aa177113d2df7a99e2bffc343e9a98ef927
Original commit hash: 33fa97a799c6ec081386573adf386350c920fa3f

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
IceLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.h

================================================================================ 
Commit: 6030875679407ce72050076a30f87de28489edea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:44 2018 -0800 
-------------------------------------------------------------------------------- 
DscBuildData.py : fix bug in setting a value of a pcd from another pcd

Remove platform overwrite for the fix in DscBuildData.py and move the fix to the overwrite in the ClienCommonPkg. Having a second overwrite broke the structured PCD's feature

Hsd-es-id:
Tracker-link:
Attestation-link:TigerLakePlatSamplePkg/InternalOnly/IpPlan/Client BIOS IP Plan.xlsx
Original commit date: Tue Oct 23 13:31:12 2018 -0700
Change-Id: Ib6c974b758bfd302b2db35ee15bca2a76e623a04
Original commit hash: f6b8dfbb4f1376230e9dcb763ff3f435fe2aceb0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BaseTools/Source/Python/Workspace/DscBuildData.py
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: 2f90ab6bd29d055fef4cbb74036f5ae6b65b6d6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:36 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC CI Increment FSP Revision Number and reset FSP Build Number to 1

Thu Oct 25 00:08:47 2018 -0700
Original commit date: Thu Oct 25 00:08:47 2018 -0700
Original commit hash: 367d6dc7ddbd556296be3a68d4dc9e7a4b93a5c9

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: edc572c2580009926afdaf9b903ff0e7b75e1123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:35 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI Increment BIOS Major Version and reset Minor Version to 0

Thu Oct 25 00:03:54 2018 -0700
Original commit date: Thu Oct 25 00:03:54 2018 -0700
Original commit hash: 8dfe4bcb6d7441a80f14e2645503c1c5bba5d3fa

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9821f4ea5664a2fd11be747569cb202eb2dfdb6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:32 2018 -0800 
-------------------------------------------------------------------------------- 
Fix-222659:DELL WK717 KB not working after pressing menu in shell.efi

In DELL WK717keyboard the Array part prefix with a Padding byte. Because
of this extra padding byte the Old buffer value which is used to Enqueue
the release key is not happening. THis is because the old buffer is
always filled with 0x00 padding byte for comparison. This patch fixes
this problem

Hsd-es-id: NA
Tracker-link: https://vthsd.intel.com/hsd/tiano/tracker/default.aspx?tracker_id=222659
Attestation-link: IP_Plan_On_Code_Center/UDK Releases Container.pdf
Original commit date: Wed Oct 24 13:58:04 2018 +0800
Change-Id: I6691ffd8ef6b85541023902a268dd54f93075cd8
Original commit hash: 29c8f1ae28a2b90659deb41a596effd136ccee2b

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Bluetooth/HidKbDxe/KeyBoard.c

================================================================================ 
Commit: a386e33a0abf206b164232b730b6153b81655ce3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:14 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit BIOS ID update CI

Wed Oct 24 00:14:10 2018 -0700
Original commit date: Wed Oct 24 00:14:10 2018 -0700
Original commit hash: 781abdba2ad44c9934201bbb599bdc04ed07d109

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 3344ce601478ea6d733fd75d0fb32e2391594ddf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:13 2018 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ICL Auto-Commit DailyUpdate_FSP/RC version CI Increment FSP Revision Number and reset FSP Build Number to 1

Wed Oct 24 00:09:57 2018 -0700
Original commit date: Wed Oct 24 00:09:57 2018 -0700
Original commit hash: cc334e4d83ffc44d9c706b677c8da54817a8d2cb

-------------------------------------------------------------------------------- 
[Changed Files]
IceLakeFspPkg/IceLakeFspPkg.dec
IceLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 622e40b06f0bbddb25ea7223763b2872f93eb17b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Nov 15 09:51:12 2018 -0800 
-------------------------------------------------------------------------------- 
BpCommonPkg: Delete white space

Delete white space in VariableSmi/VariableSmiExportHii.c.

Hsd-es-id: <223374>
Original commit date: Fri Oct 12 15:50:16 2018 +0800
Change-Id: Iabc5242c01a8db7a511a09f2272d1a8e97891152
Original commit hash: 7d108434a7e5311fd760dea6cf99b91ec1043524

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
