Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/ --output-directory=/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/ --report-file=bsf:/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC.qsys
Progress: Loading qsys_project/QSysSubstituicaoSentidosSoC.qsys
Progress: Reading input file
Progress: Adding clk_src [clock_source 13.0]
Progress: Parameterizing module clk_src
Progress: Adding nios2_cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding pio_output16 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_output16
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding fifoed_avalon_uart_0 [fifoed_avalon_uart 13.2]
Progress: Parameterizing module fifoed_avalon_uart_0
Progress: Adding external_sram [altera_up_avalon_sram 13.0]
Progress: Parameterizing module external_sram
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QSysSubstituicaoSentidosSoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QSysSubstituicaoSentidosSoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/ --output-directory=/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC.sopcinfo --report-file=html:/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC.html --report-file=qip:/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/synthesis/QSysSubstituicaoSentidosSoC.qip --report-file=cmp:/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC.qsys --language=VHDL
Progress: Loading qsys_project/QSysSubstituicaoSentidosSoC.qsys
Progress: Reading input file
Progress: Adding clk_src [clock_source 13.0]
Progress: Parameterizing module clk_src
Progress: Adding nios2_cpu [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_cpu
Progress: Adding timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module timer
Progress: Adding pio_output16 [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_output16
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding fifoed_avalon_uart_0 [fifoed_avalon_uart 13.2]
Progress: Parameterizing module fifoed_avalon_uart_0
Progress: Adding external_sram [altera_up_avalon_sram 13.0]
Progress: Parameterizing module external_sram
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_ram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: QSysSubstituicaoSentidosSoC.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: QSysSubstituicaoSentidosSoC.sysid: Time stamp will be automatically updated when this component is generated.
Info: QSysSubstituicaoSentidosSoC: Generating QSysSubstituicaoSentidosSoC "QSysSubstituicaoSentidosSoC" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 9 modules, 30 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 19 modules, 60 connections
Info: merlin_domain_transform: After transform: 39 modules, 162 connections
Info: merlin_router_transform: After transform: 49 modules, 192 connections
Info: merlin_traffic_limiter_transform: After transform: 50 modules, 196 connections
Info: merlin_burst_transform: After transform: 51 modules, 199 connections
Info: reset_adaptation_transform: After transform: 52 modules, 201 connections
Info: merlin_network_to_switch_transform: After transform: 71 modules, 243 connections
Info: merlin_width_transform: After transform: 73 modules, 249 connections
Info: limiter_update_transform: After transform: 73 modules, 250 connections
Info: merlin_mm_transform: After transform: 73 modules, 250 connections
Info: merlin_interrupt_mapper_transform: After transform: 74 modules, 253 connections
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: QSysSubstituicaoSentidosSoC: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_cpu: Starting RTL generation for module 'QSysSubstituicaoSentidosSoC_nios2_cpu'
Info: nios2_cpu:   Generation command is [exec /usr/local/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /usr/local/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin -I /usr/local/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /usr/local/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /usr/local/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /usr/local/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /usr/local/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=QSysSubstituicaoSentidosSoC_nios2_cpu --dir=/tmp/alt7109_4879249487354766553.dir/0001_nios2_cpu_gen/ --quartus_dir=/usr/local/altera/13.0sp1/quartus --verilog --config=/tmp/alt7109_4879249487354766553.dir/0001_nios2_cpu_gen//QSysSubstituicaoSentidosSoC_nios2_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_cpu: # 2016.11.04 17:36:47 (*) Starting Nios II generation
Info: nios2_cpu: # 2016.11.04 17:36:47 (*)   Checking for plaintext license.
Info: nios2_cpu: # 2016.11.04 17:36:48 (*)   Couldn't query license setup in Quartus directory /usr/local/altera/13.0sp1/quartus
Info: nios2_cpu: # 2016.11.04 17:36:48 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_cpu: # 2016.11.04 17:36:48 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_cpu: # 2016.11.04 17:36:48 (*)   Plaintext license not found.
Info: nios2_cpu: # 2016.11.04 17:36:48 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)   Couldn't query license setup in Quartus directory /usr/local/altera/13.0sp1/quartus
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)   Elaborating CPU configuration settings
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)   Creating all objects for CPU
Info: nios2_cpu: # 2016.11.04 17:36:49 (*)     Pipeline frontend
Info: nios2_cpu: # 2016.11.04 17:36:51 (*)   Generating RTL from CPU objects
Info: nios2_cpu: # 2016.11.04 17:36:53 (*)   Creating encrypted RTL
Info: nios2_cpu: # 2016.11.04 17:36:54 (*) Done Nios II generation
Info: nios2_cpu: Done RTL generation for module 'QSysSubstituicaoSentidosSoC_nios2_cpu'
Info: nios2_cpu: "QSysSubstituicaoSentidosSoC" instantiated altera_nios2_qsys "nios2_cpu"
Info: timer: Starting RTL generation for module 'QSysSubstituicaoSentidosSoC_timer'
Info: timer:   Generation command is [exec /usr/local/altera/13.0sp1/quartus/linux/perl/bin/perl -I /usr/local/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=QSysSubstituicaoSentidosSoC_timer --dir=/tmp/alt7109_4879249487354766553.dir/0002_timer_gen/ --quartus_dir=/usr/local/altera/13.0sp1/quartus --verilog --config=/tmp/alt7109_4879249487354766553.dir/0002_timer_gen//QSysSubstituicaoSentidosSoC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'QSysSubstituicaoSentidosSoC_timer'
Info: timer: "QSysSubstituicaoSentidosSoC" instantiated altera_avalon_timer "timer"
Info: pio_output16: Starting RTL generation for module 'QSysSubstituicaoSentidosSoC_pio_output16'
Info: pio_output16:   Generation command is [exec /usr/local/altera/13.0sp1/quartus/linux/perl/bin/perl -I /usr/local/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=QSysSubstituicaoSentidosSoC_pio_output16 --dir=/tmp/alt7109_4879249487354766553.dir/0003_pio_output16_gen/ --quartus_dir=/usr/local/altera/13.0sp1/quartus --verilog --config=/tmp/alt7109_4879249487354766553.dir/0003_pio_output16_gen//QSysSubstituicaoSentidosSoC_pio_output16_component_configuration.pl  --do_build_sim=0  ]
Info: pio_output16: Done RTL generation for module 'QSysSubstituicaoSentidosSoC_pio_output16'
Info: pio_output16: "QSysSubstituicaoSentidosSoC" instantiated altera_avalon_pio "pio_output16"
Info: sysid: "QSysSubstituicaoSentidosSoC" instantiated altera_avalon_sysid_qsys "sysid"
Info: jtag_uart_0: Starting RTL generation for module 'QSysSubstituicaoSentidosSoC_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /usr/local/altera/13.0sp1/quartus/linux/perl/bin/perl -I /usr/local/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=QSysSubstituicaoSentidosSoC_jtag_uart_0 --dir=/tmp/alt7109_4879249487354766553.dir/0005_jtag_uart_0_gen/ --quartus_dir=/usr/local/altera/13.0sp1/quartus --verilog --config=/tmp/alt7109_4879249487354766553.dir/0005_jtag_uart_0_gen//QSysSubstituicaoSentidosSoC_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'QSysSubstituicaoSentidosSoC_jtag_uart_0'
Info: jtag_uart_0: "QSysSubstituicaoSentidosSoC" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: fifoed_avalon_uart_0: Starting FIFOed UART Generation at /usr/local/altera/13.0sp1/ip/fifoed_avalon_uart
Info: fifoed_avalon_uart_0: Starting RTL generation for module 'QSysSubstituicaoSentidosSoC_fifoed_avalon_uart_0'
Info: fifoed_avalon_uart_0:   Generation command is [exec /usr/local/altera/13.0sp1/quartus/linux/perl/bin/perl -I /usr/local/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/altera/13.0sp1/ip/fifoed_avalon_uart -- /usr/local/altera/13.0sp1/ip/fifoed_avalon_uart/generate_rtl.pl --name=QSysSubstituicaoSentidosSoC_fifoed_avalon_uart_0 --dir=/tmp/alt7109_4879249487354766553.dir/0006_fifoed_avalon_uart_0_gen/ --quartus_dir=/usr/local/altera/13.0sp1/quartus --verilog --config=/tmp/alt7109_4879249487354766553.dir/0006_fifoed_avalon_uart_0_gen//QSysSubstituicaoSentidosSoC_fifoed_avalon_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifoed_avalon_uart_0: Done RTL generation for module 'QSysSubstituicaoSentidosSoC_fifoed_avalon_uart_0'
Info: fifoed_avalon_uart_0: "QSysSubstituicaoSentidosSoC" instantiated fifoed_avalon_uart "fifoed_avalon_uart_0"
Info: external_sram: Starting Generation of SRAM or SSRAM Controller
Info: external_sram: "QSysSubstituicaoSentidosSoC" instantiated altera_up_avalon_sram "external_sram"
Info: onchip_ram: Starting RTL generation for module 'QSysSubstituicaoSentidosSoC_onchip_ram'
Info: onchip_ram:   Generation command is [exec /usr/local/altera/13.0sp1/quartus/linux/perl/bin/perl -I /usr/local/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /usr/local/altera/13.0sp1/quartus/sopc_builder/bin -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /usr/local/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=QSysSubstituicaoSentidosSoC_onchip_ram --dir=/tmp/alt7109_4879249487354766553.dir/0008_onchip_ram_gen/ --quartus_dir=/usr/local/altera/13.0sp1/quartus --verilog --config=/tmp/alt7109_4879249487354766553.dir/0008_onchip_ram_gen//QSysSubstituicaoSentidosSoC_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'QSysSubstituicaoSentidosSoC_onchip_ram'
Info: onchip_ram: "QSysSubstituicaoSentidosSoC" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: nios2_cpu_data_master_translator: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_master_translator "nios2_cpu_data_master_translator"
Info: timer_s1_translator: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_slave_translator "timer_s1_translator"
Info: nios2_cpu_data_master_translator_avalon_universal_master_0_agent: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_master_agent "nios2_cpu_data_master_translator_avalon_universal_master_0_agent"
Info: timer_s1_translator_avalon_universal_slave_0_agent: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_slave_agent "timer_s1_translator_avalon_universal_slave_0_agent"
Info: timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "QSysSubstituicaoSentidosSoC" instantiated altera_avalon_sc_fifo "timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_router "id_router"
Info: id_router_005: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_router "id_router_005"
Info: id_router_006: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_router "id_router_006"
Info: limiter: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "QSysSubstituicaoSentidosSoC" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux_005: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_multiplexer "cmd_xbar_mux_005"
Info: rsp_xbar_demux: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_005: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_005"
Info: rsp_xbar_mux: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "QSysSubstituicaoSentidosSoC" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/cancian/Laboratory/Hardware_Lab/EmbeddedSoCs/Probolsas2016/qsys_project/QSysSubstituicaoSentidosSoC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: irq_mapper: "QSysSubstituicaoSentidosSoC" instantiated altera_irq_mapper "irq_mapper"
Info: QSysSubstituicaoSentidosSoC: Done QSysSubstituicaoSentidosSoC" with 31 modules, 139 files, 3247982 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
