// Seed: 3001822593
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  id_5(
      .id_0(id_1), .id_1(id_2 !=? id_2), .id_2(1'h0), .id_3(id_4), .id_4(id_3++)
  );
  wire id_6;
  assign id_6 = 1;
endmodule
