TimeQuest Timing Analyzer report for Basic_Organ_Solution
Mon Jan 21 22:51:46 2019
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Fmax Summary
  7. Timing Closure Recommendations
  8. Setup Summary
  9. Hold Summary
 10. Recovery Summary
 11. Removal Summary
 12. Minimum Pulse Width Summary
 13. Setup Times
 14. Hold Times
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Output Enable Times
 18. Minimum Output Enable Times
 19. Output Disable Times
 20. Minimum Output Disable Times
 21. MTBF Summary
 22. Synchronizer Summary
 23. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 24. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 25. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 26. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 27. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 28. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 29. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 30. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 31. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 32. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 50. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 51. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 52. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 53. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 54. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
 94. Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
 95. Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
 96. Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
 97. Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
 98. Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
 99. Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
100. Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
101. Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
102. Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
103. Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
104. Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
105. Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
106. Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
107. Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
108. Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
109. Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
110. Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
111. Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
112. Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
113. Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
114. Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
115. Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
116. Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
117. Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
118. Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
119. Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
137. Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
138. Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
139. Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #132: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #133: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #134: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #135: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #136: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #137: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #138: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #139: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #140: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #141: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #142: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #143: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #144: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #145: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #146: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #147: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #148: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #149: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #150: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #151: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #152: Worst-Case MTBF is Not Calculated
175. Synchronizer Chain #153: Worst-Case MTBF is Not Calculated
176. Synchronizer Chain #154: Worst-Case MTBF is Not Calculated
177. Synchronizer Chain #155: Worst-Case MTBF is Not Calculated
178. Synchronizer Chain #156: Worst-Case MTBF is Not Calculated
179. Synchronizer Chain #157: Worst-Case MTBF is Not Calculated
180. Synchronizer Chain #158: Worst-Case MTBF is Not Calculated
181. Synchronizer Chain #159: Worst-Case MTBF is Not Calculated
182. Synchronizer Chain #160: Worst-Case MTBF is Not Calculated
183. Synchronizer Chain #161: Worst-Case MTBF is Not Calculated
184. Synchronizer Chain #162: Worst-Case MTBF is Not Calculated
185. Synchronizer Chain #163: Worst-Case MTBF is Not Calculated
186. Synchronizer Chain #164: Worst-Case MTBF is Not Calculated
187. Synchronizer Chain #165: Worst-Case MTBF is Not Calculated
188. Synchronizer Chain #166: Worst-Case MTBF is Not Calculated
189. Synchronizer Chain #167: Worst-Case MTBF is Not Calculated
190. Synchronizer Chain #168: Worst-Case MTBF is Not Calculated
191. Synchronizer Chain #169: Worst-Case MTBF is Not Calculated
192. Synchronizer Chain #170: Worst-Case MTBF is Not Calculated
193. Synchronizer Chain #171: Worst-Case MTBF is Not Calculated
194. Synchronizer Chain #172: Worst-Case MTBF is Not Calculated
195. Synchronizer Chain #173: Worst-Case MTBF is Not Calculated
196. Synchronizer Chain #174: Worst-Case MTBF is Not Calculated
197. Synchronizer Chain #175: Worst-Case MTBF is Not Calculated
198. Synchronizer Chain #176: Worst-Case MTBF is Not Calculated
199. Synchronizer Chain #177: Worst-Case MTBF is Not Calculated
200. Synchronizer Chain #178: Worst-Case MTBF is Not Calculated
201. Synchronizer Chain #179: Worst-Case MTBF is Not Calculated
202. Synchronizer Chain #180: Worst-Case MTBF is Not Calculated
203. Synchronizer Chain #181: Worst-Case MTBF is Not Calculated
204. Synchronizer Chain #182: Worst-Case MTBF is Not Calculated
205. Synchronizer Chain #183: Worst-Case MTBF is Not Calculated
206. Synchronizer Chain #184: Worst-Case MTBF is Not Calculated
207. Synchronizer Chain #185: Worst-Case MTBF is Not Calculated
208. Synchronizer Chain #186: Worst-Case MTBF is Not Calculated
209. Synchronizer Chain #187: Worst-Case MTBF is Not Calculated
210. Synchronizer Chain #188: Worst-Case MTBF is Not Calculated
211. Synchronizer Chain #189: Worst-Case MTBF is Not Calculated
212. Synchronizer Chain #190: Worst-Case MTBF is Not Calculated
213. Synchronizer Chain #191: Worst-Case MTBF is Not Calculated
214. Synchronizer Chain #192: Worst-Case MTBF is Not Calculated
215. Synchronizer Chain #193: Worst-Case MTBF is Not Calculated
216. Synchronizer Chain #194: Worst-Case MTBF is Not Calculated
217. Synchronizer Chain #195: Worst-Case MTBF is Not Calculated
218. Synchronizer Chain #196: Worst-Case MTBF is Not Calculated
219. Synchronizer Chain #197: Worst-Case MTBF is Not Calculated
220. Synchronizer Chain #198: Worst-Case MTBF is Not Calculated
221. Synchronizer Chain #199: Worst-Case MTBF is Not Calculated
222. Synchronizer Chain #200: Worst-Case MTBF is Not Calculated
223. Synchronizer Chain #201: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #202: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #203: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #204: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #205: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #206: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #207: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #208: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #209: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #210: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #211: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #212: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #213: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #214: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #215: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #216: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #217: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #218: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #219: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #220: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #221: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #222: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #223: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #224: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #225: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #226: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #227: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #228: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #229: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #230: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #231: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #232: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #233: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #234: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #235: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #236: Worst-Case MTBF is Not Calculated
259. Synchronizer Chain #237: Worst-Case MTBF is Not Calculated
260. Synchronizer Chain #238: Worst-Case MTBF is Not Calculated
261. Synchronizer Chain #239: Worst-Case MTBF is Not Calculated
262. Synchronizer Chain #240: Worst-Case MTBF is Not Calculated
263. Synchronizer Chain #241: Worst-Case MTBF is Not Calculated
264. Synchronizer Chain #242: Worst-Case MTBF is Not Calculated
265. Synchronizer Chain #243: Worst-Case MTBF is Not Calculated
266. Synchronizer Chain #244: Worst-Case MTBF is Not Calculated
267. Synchronizer Chain #245: Worst-Case MTBF is Not Calculated
268. Synchronizer Chain #246: Worst-Case MTBF is Not Calculated
269. Synchronizer Chain #247: Worst-Case MTBF is Not Calculated
270. Synchronizer Chain #248: Worst-Case MTBF is Not Calculated
271. Synchronizer Chain #249: Worst-Case MTBF is Not Calculated
272. Synchronizer Chain #250: Worst-Case MTBF is Not Calculated
273. Synchronizer Chain #251: Worst-Case MTBF is Not Calculated
274. Synchronizer Chain #252: Worst-Case MTBF is Not Calculated
275. Synchronizer Chain #253: Worst-Case MTBF is Not Calculated
276. Synchronizer Chain #254: Worst-Case MTBF is Not Calculated
277. Synchronizer Chain #255: Worst-Case MTBF is Not Calculated
278. Synchronizer Chain #256: Worst-Case MTBF is Not Calculated
279. Synchronizer Chain #257: Worst-Case MTBF is Not Calculated
280. Synchronizer Chain #258: Worst-Case MTBF is Not Calculated
281. Synchronizer Chain #259: Worst-Case MTBF is Not Calculated
282. Synchronizer Chain #260: Worst-Case MTBF is Not Calculated
283. Synchronizer Chain #261: Worst-Case MTBF is Not Calculated
284. Synchronizer Chain #262: Worst-Case MTBF is Not Calculated
285. Synchronizer Chain #263: Worst-Case MTBF is Not Calculated
286. Synchronizer Chain #264: Worst-Case MTBF is Not Calculated
287. Synchronizer Chain #265: Worst-Case MTBF is Not Calculated
288. Synchronizer Chain #266: Worst-Case MTBF is Not Calculated
289. Synchronizer Chain #267: Worst-Case MTBF is Not Calculated
290. Synchronizer Chain #268: Worst-Case MTBF is Not Calculated
291. Synchronizer Chain #269: Worst-Case MTBF is Not Calculated
292. Synchronizer Chain #270: Worst-Case MTBF is Not Calculated
293. Synchronizer Chain #271: Worst-Case MTBF is Not Calculated
294. Synchronizer Chain #272: Worst-Case MTBF is Not Calculated
295. Synchronizer Chain #273: Worst-Case MTBF is Not Calculated
296. Synchronizer Chain #274: Worst-Case MTBF is Not Calculated
297. Synchronizer Chain #275: Worst-Case MTBF is Not Calculated
298. Synchronizer Chain #276: Worst-Case MTBF is Not Calculated
299. Synchronizer Chain #277: Worst-Case MTBF is Not Calculated
300. Synchronizer Chain #278: Worst-Case MTBF is Not Calculated
301. Synchronizer Chain #279: Worst-Case MTBF is Not Calculated
302. Synchronizer Chain #280: Worst-Case MTBF is Not Calculated
303. Synchronizer Chain #281: Worst-Case MTBF is Not Calculated
304. Synchronizer Chain #282: Worst-Case MTBF is Not Calculated
305. Synchronizer Chain #283: Worst-Case MTBF is Not Calculated
306. Board Trace Model Assignments
307. Input Transition Times
308. Signal Integrity Metrics (Slow 1100mv 85c Model)
309. Setup Transfers
310. Hold Transfers
311. Recovery Transfers
312. Removal Transfers
313. Report TCCS
314. Report RSKM
315. Unconstrained Paths
316. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Basic_Organ_Solution                               ;
; Device Family      ; Cyclone V                                          ;
; Device Name        ; 5CSEMA5F31C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow 1100mV 85C Model                              ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; timing_constraints.sdc ; OK     ; Mon Jan 21 22:50:13 2019 ;
+------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck                                                                                                                                       ; Base ; 33.333 ; 30.0 MHz  ; 0.000 ; 16.666 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck }                                                                                                                                       ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|LRCK_1X }                                                                                                     ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|audio_clock:u4|oAUD_BCK }                                                                                                    ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK }                                                                                             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] }             ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] } ;
; CLOCK_50                                                                                                                                                  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                                  ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_Divider:Clock_Divider_LED|clock_out }                                                                                                                 ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { doublesync:key2_doublsync|reg2 }                                                                                                                            ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg }                                                                                 ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg }                                                                      ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { liangzhu_player:Liang_Zhu_Generator|clk_4Hz }                                                                                                               ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { liangzhu_player:Liang_Zhu_Generator|clk_6MHz }                                                                                                              ;
; speed_down_event_trigger                                                                                                                                  ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_down_event_trigger }                                                                                                                                  ;
; speed_up_event_trigger                                                                                                                                    ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_up_event_trigger }                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                                                                                    ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
; 72.55 MHz  ; 72.55 MHz       ; altera_reserved_tck                                                                                                                                       ;      ;
; 82.53 MHz  ; 82.53 MHz       ; CLOCK_50                                                                                                                                                  ;      ;
; 122.74 MHz ; 122.74 MHz      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ;      ;
; 198.65 MHz ; 198.65 MHz      ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ;      ;
; 209.91 MHz ; 209.91 MHz      ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;      ;
; 217.01 MHz ; 217.01 MHz      ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;      ;
; 225.63 MHz ; 225.63 MHz      ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;      ;
; 257.07 MHz ; 257.07 MHz      ; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ;      ;
; 264.13 MHz ; 264.13 MHz      ; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ;      ;
; 276.47 MHz ; 276.47 MHz      ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;      ;
+------------+-----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 5.766  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 9.775  ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 13.544 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14.358 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 14.813 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 15.305 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 17.089 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 17.500 ; 0.000         ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 35.236 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 35.568 ; 0.000         ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; 36.110 ; 0.000         ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 36.214 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 36.383 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 0.064 ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 0.195 ; 0.000         ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 0.252 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 0.279 ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 0.337 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0.405 ; 0.000         ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; 0.484 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0.515 ; 0.000         ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 0.610 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 0.646 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 0.691 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 1.986 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 2.612 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; speed_down_event_trigger                                                                                                                                  ; 4.897  ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 5.290  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 6.423  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 13.261 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 14.011 ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 14.553 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14.656 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; altera_reserved_tck                                                                                                                                       ; 0.502  ; 0.000         ;
; CLOCK_50                                                                                                                                                  ; 0.555  ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 2.450  ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 3.731  ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 4.454  ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 12.902 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 13.334 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                                  ; 8.465  ; 0.000         ;
; altera_reserved_tck                                                                                                                                       ; 15.133 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 18.621 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 19.164 ; 0.000         ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; 19.262 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 19.308 ; 0.000         ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 19.347 ; 0.000         ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 19.356 ; 0.000         ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 19.379 ; 0.000         ;
; speed_up_event_trigger                                                                                                                                    ; 19.394 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 19.399 ; 0.000         ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 19.401 ; 0.000         ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; 19.403 ; 0.000         ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 19.404 ; 0.000         ;
; speed_down_event_trigger                                                                                                                                  ; 19.425 ; 0.000         ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 19.431 ; 0.000         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                     ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; -0.263 ; 0.296 ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; -0.263 ; 0.296 ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 6.952  ; 8.049 ; Rise       ; CLOCK_50                                                                             ;
;  SW[0]              ; CLOCK_50                                                                             ; 6.077  ; 7.672 ; Rise       ; CLOCK_50                                                                             ;
;  SW[1]              ; CLOCK_50                                                                             ; 6.720  ; 7.264 ; Rise       ; CLOCK_50                                                                             ;
;  SW[2]              ; CLOCK_50                                                                             ; 6.952  ; 8.049 ; Rise       ; CLOCK_50                                                                             ;
;  SW[3]              ; CLOCK_50                                                                             ; 6.931  ; 7.575 ; Rise       ; CLOCK_50                                                                             ;
;  SW[4]              ; CLOCK_50                                                                             ; 3.053  ; 4.123 ; Rise       ; CLOCK_50                                                                             ;
;  SW[7]              ; CLOCK_50                                                                             ; 3.705  ; 4.348 ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; 3.675  ; 4.256 ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; 3.463  ; 4.122 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.515  ; 3.225 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.515  ; 3.225 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; 2.350  ; 3.047 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 6.268  ; 7.569 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[0]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 5.883  ; 7.176 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 5.461  ; 6.309 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[2]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 6.268  ; 7.569 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[3]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 6.178  ; 7.317 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[4]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 4.621  ; 5.752 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[7]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 5.334  ; 5.977 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[8]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 5.304  ; 5.885 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[9]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 5.092  ; 5.751 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 2.508  ; 3.641 ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 2.526  ; 3.288 ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; 3.967  ; 4.708 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+-------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                       ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                           ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                      ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+
; KEY[*]              ; CLOCK_50                                                                             ; 1.239  ; 0.731  ; Rise       ; CLOCK_50                                                                             ;
;  KEY[2]             ; CLOCK_50                                                                             ; 1.239  ; 0.731  ; Rise       ; CLOCK_50                                                                             ;
; SW[*]               ; CLOCK_50                                                                             ; 0.861  ; 0.389  ; Rise       ; CLOCK_50                                                                             ;
;  SW[0]              ; CLOCK_50                                                                             ; -0.195 ; -0.976 ; Rise       ; CLOCK_50                                                                             ;
;  SW[1]              ; CLOCK_50                                                                             ; -0.195 ; -0.777 ; Rise       ; CLOCK_50                                                                             ;
;  SW[2]              ; CLOCK_50                                                                             ; -0.895 ; -1.486 ; Rise       ; CLOCK_50                                                                             ;
;  SW[3]              ; CLOCK_50                                                                             ; -0.800 ; -1.570 ; Rise       ; CLOCK_50                                                                             ;
;  SW[4]              ; CLOCK_50                                                                             ; -1.117 ; -2.057 ; Rise       ; CLOCK_50                                                                             ;
;  SW[7]              ; CLOCK_50                                                                             ; -1.323 ; -1.877 ; Rise       ; CLOCK_50                                                                             ;
;  SW[8]              ; CLOCK_50                                                                             ; 0.861  ; 0.389  ; Rise       ; CLOCK_50                                                                             ;
;  SW[9]              ; CLOCK_50                                                                             ; -0.723 ; -1.502 ; Rise       ; CLOCK_50                                                                             ;
; KEY[*]              ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.556 ; -2.166 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[0]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.721 ; -2.324 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
;  KEY[1]             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ; -1.556 ; -2.166 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg           ;
; SW[*]               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -0.892 ; -1.362 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[0]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.170 ; -1.708 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[1]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.139 ; -1.595 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[2]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -1.902 ; -2.631 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[3]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -0.892 ; -1.362 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[4]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -3.094 ; -3.887 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[7]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -3.300 ; -3.854 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[8]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -3.218 ; -3.768 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
;  SW[9]              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; -3.073 ; -3.681 ; Rise       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ;
; altera_reserved_tdi ; altera_reserved_tck                                                                  ; 0.761  ; 0.384  ; Rise       ; altera_reserved_tck                                                                  ;
; altera_reserved_tms ; altera_reserved_tck                                                                  ; 0.531  ; 0.175  ; Rise       ; altera_reserved_tck                                                                  ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; -2.447 ; -2.883 ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ;
+---------------------+--------------------------------------------------------------------------------------+--------+--------+------------+--------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 9.832  ; 9.935  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 8.017  ; 8.243  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 9.592  ; 9.761  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 7.933  ; 8.144  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 7.989  ; 8.158  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 9.568  ; 9.743  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 9.145  ; 9.152  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 9.425  ; 9.475  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 9.371  ; 9.467  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 9.113  ; 9.148  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 9.265  ; 9.311  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[11]         ; CLOCK_50                                                                                                                                                  ; 9.296  ; 9.345  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[12]         ; CLOCK_50                                                                                                                                                  ; 9.832  ; 9.935  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 7.508  ; 7.394  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[0]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 7.508  ; 7.394  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[1]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 7.121  ; 7.149  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[2]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 7.143  ; 7.158  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[3]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.595  ; 5.956  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[4]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 6.880  ; 6.922  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[5]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.348  ; 5.605  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[6]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 7.086  ; 7.321  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[7]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.812  ; 6.203  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
; HEX0[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.816  ; 7.885  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.207  ; 7.445  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.083  ; 7.291  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.914  ; 7.151  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.523  ; 7.885  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.175  ; 7.228  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.202  ; 7.352  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.816  ; 7.565  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.723  ; 7.958  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.723  ; 7.958  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.525  ; 7.801  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.520  ; 7.661  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.597  ; 7.832  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.147  ; 7.656  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.130  ; 7.635  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.520  ; 7.312  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.570  ; 8.406  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.296  ; 7.384  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.958  ; 8.382  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.513  ; 8.406  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.665  ; 7.907  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.201  ; 8.192  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.854  ; 8.075  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 8.570  ; 8.189  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.551  ; 7.820  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.551  ; 7.820  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.381  ; 7.596  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.480  ; 7.717  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.424  ; 7.666  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.487  ; 7.649  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.974  ; 7.087  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 7.297  ; 7.126  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.509  ; 5.570  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 6.828  ; 7.006  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 7.423  ; 7.616  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.629  ; 5.716  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 4.809  ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 6.518  ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;        ; 7.127  ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 9.876  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 10.223 ; 11.628 ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 9.931  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 12.121 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 11.138 ; 12.574 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;        ; 12.247 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 9.412  ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;        ; 11.513 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 11.695 ; 13.114 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port                                                                                                                                                ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                           ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; GPIO_0[*]           ; CLOCK_50                                                                                                                                                  ; 7.264 ; 7.425  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[0]          ; CLOCK_50                                                                                                                                                  ; 7.327 ; 7.499  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[1]          ; CLOCK_50                                                                                                                                                  ; 7.809 ; 7.914  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[2]          ; CLOCK_50                                                                                                                                                  ; 7.264 ; 7.425  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[3]          ; CLOCK_50                                                                                                                                                  ; 7.310 ; 7.457  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[4]          ; CLOCK_50                                                                                                                                                  ; 7.817 ; 7.942  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[5]          ; CLOCK_50                                                                                                                                                  ; 7.447 ; 7.454  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[6]          ; CLOCK_50                                                                                                                                                  ; 7.704 ; 7.743  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[7]          ; CLOCK_50                                                                                                                                                  ; 7.652 ; 7.730  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[8]          ; CLOCK_50                                                                                                                                                  ; 7.414 ; 7.448  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[10]         ; CLOCK_50                                                                                                                                                  ; 7.565 ; 7.611  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[11]         ; CLOCK_50                                                                                                                                                  ; 7.596 ; 7.645  ; Rise       ; CLOCK_50                                                                                                                                                  ;
;  GPIO_0[12]         ; CLOCK_50                                                                                                                                                  ; 8.061 ; 8.128  ; Rise       ; CLOCK_50                                                                                                                                                  ;
; LEDR[*]             ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 4.883 ; 5.081  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[0]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.881 ; 5.811  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[1]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.579 ; 5.590  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[2]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.603 ; 5.611  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[3]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.090 ; 5.353  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[4]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.358 ; 5.383  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[5]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 4.883 ; 5.081  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[6]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.505 ; 5.652  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
;  LEDR[7]            ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 5.289 ; 5.563  ; Rise       ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ;
; HEX0[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.609 ; 5.633  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.929 ; 6.069  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.706 ; 5.790  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.609 ; 5.633  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.075 ; 6.291  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.843 ; 5.850  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.779 ; 5.903  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX0[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.351 ; 6.158  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX1[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.906 ; 5.821  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.145 ; 6.335  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.162 ; 6.383  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.017 ; 6.315  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.030 ; 6.231  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.055 ; 6.078  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.906 ; 6.052  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX1[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.003 ; 5.821  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX2[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.559 ; 5.711  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.559 ; 5.711  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.298 ; 6.578  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.382 ; 6.676  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.038 ; 6.142  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.421 ; 6.745  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.014 ; 6.214  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX2[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.860 ; 6.495  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; HEX3[*]             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.594 ; 5.528  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[0]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.790 ; 6.079  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[1]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.920 ; 6.089  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[2]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.869 ; 6.288  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[3]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.958 ; 6.148  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[4]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 6.020 ; 6.099  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[5]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.594 ; 5.662  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
;  HEX3[6]            ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 5.765 ; 5.528  ; Rise       ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.229 ; 5.278  ; Rise       ; altera_reserved_tck                                                                                                                                       ;
; altera_reserved_tdo ; altera_reserved_tck                                                                                                                                       ; 5.291 ; 5.363  ; Fall       ; altera_reserved_tck                                                                                                                                       ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.496 ; 4.792  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SDAT       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 5.142 ; 5.211  ; Rise       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; FPGA_I2C_SCLK       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 4.552 ;        ; Fall       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 6.087 ;        ; Rise       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_XCK             ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;       ; 6.620  ; Fall       ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 9.147 ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 7.870 ; 9.055  ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 9.181 ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_ADCLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 11.135 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8.089 ; 9.197  ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_DACLRCK         ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;       ; 11.217 ; Fall       ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 8.729 ;        ; Rise       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_BCLK            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;       ; 10.599 ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
; AUD_DACDAT          ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 8.045 ; 9.170  ; Fall       ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+--------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Output Enable Times                                                      ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.751  ; 8.774  ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.935  ; 8.955  ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.630 ; 10.650 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.977  ; 8.979  ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 9.121  ; 9.141  ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.222  ; 9.245  ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 10.121 ; 10.123 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 10.293 ; 10.316 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.751  ; 8.774  ; Rise       ; CLOCK_50        ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------+
; Minimum Output Enable Times                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.028 ; 8.050 ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.171 ; 8.190 ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.790 ; 8.809 ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.213 ; 8.214 ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.347 ; 8.366 ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.439 ; 8.461 ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 8.344 ; 8.345 ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 8.501 ; 8.523 ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.028 ; 8.050 ; Rise       ; CLOCK_50        ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Output Disable Times                                                           ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.946     ; 8.923     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 9.151     ; 9.131     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 10.695    ; 10.675    ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 9.177     ; 9.175     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 9.317     ; 9.297     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 9.448     ; 9.425     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 10.133    ; 10.131    ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 10.376    ; 10.353    ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.946     ; 8.923     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                   ;
+------------+------------+-----------+-----------+------------+-----------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+------------+------------+-----------+-----------+------------+-----------------+
; GPIO_0[*]  ; CLOCK_50   ; 8.196     ; 8.174     ; Rise       ; CLOCK_50        ;
;  GPIO_0[0] ; CLOCK_50   ; 8.338     ; 8.319     ; Rise       ; CLOCK_50        ;
;  GPIO_0[1] ; CLOCK_50   ; 8.824     ; 8.805     ; Rise       ; CLOCK_50        ;
;  GPIO_0[2] ; CLOCK_50   ; 8.363     ; 8.362     ; Rise       ; CLOCK_50        ;
;  GPIO_0[3] ; CLOCK_50   ; 8.500     ; 8.481     ; Rise       ; CLOCK_50        ;
;  GPIO_0[4] ; CLOCK_50   ; 8.617     ; 8.595     ; Rise       ; CLOCK_50        ;
;  GPIO_0[5] ; CLOCK_50   ; 8.354     ; 8.353     ; Rise       ; CLOCK_50        ;
;  GPIO_0[6] ; CLOCK_50   ; 8.567     ; 8.545     ; Rise       ; CLOCK_50        ;
;  GPIO_0[7] ; CLOCK_50   ; 8.196     ; 8.174     ; Rise       ; CLOCK_50        ;
+------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 283
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 25.773 ns




+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                                                                                                                               ; Synchronization Node                                                                                                                                                              ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap                                                                                         ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0]                                                                     ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                     ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                     ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[8]                                                                                                                                                                                     ; doublesync:user_scope_enable_sync1|reg1                                                                                                                                           ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]  ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                          ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture                                                                                                         ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1                                                                                                   ; Not Calculated          ; Not Calculated       ; No                      ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture                                                                                               ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1                                                                                         ; Not Calculated          ; Not Calculated       ; No                      ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                      ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]  ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[1]                                                                                                                                                                                    ; doublesync:key1_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; KEY[0]                                                                                                                                                                                    ; doublesync:key0_doublsync|reg1                                                                                                                                                    ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]  ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]  ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[3]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                 ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
;                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                ; Not Calculated          ; Not Calculated       ; No                      ;
; SW[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                               ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]  ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] ; Not Calculated          ; Not Calculated       ; No                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] ; Not Calculated          ; Not Calculated       ; No                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+
; Source Node             ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;
; Synchronization Node    ; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                ;
; Typical MTBF (years)    ; Not Calculated                                                                                                ;
; Included in Design MTBF ; No                                                                                                            ;
+-------------------------+---------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                          ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                        ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                           ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                   ; 25.773         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                      ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                   ;                ;              ;                  ;              ;
;  doublesync:key2_doublsync|reg2                                                                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                          ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                                                           ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                            ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap             ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                      ;                ;              ;                  ;              ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[0] ;                ;              ;                  ; 17.156       ;
;  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1] ;                ;              ;                  ; 8.617        ;
+----------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------------------------------------------+
; Chain Summary                                                                                ;
+-------------------------+--------------------------------------------------------------------+
; Property                ; Value                                                              ;
+-------------------------+--------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X              ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                     ;
; Included in Design MTBF ; No                                                                 ;
+-------------------------+--------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.359         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1       ;                ;              ;                  ; 18.625       ;
;  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2       ;                ;              ;                  ; 7.734        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------+
; Chain Summary                                                                               ;
+-------------------------+-------------------------------------------------------------------+
; Property                ; Value                                                             ;
+-------------------------+-------------------------------------------------------------------+
; Source Node             ; audio_controller:audio_control|audio_clock:u4|LRCK_1X             ;
; Synchronization Node    ; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1 ;
; Worst-Case MTBF (years) ; Not Calculated                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                    ;
; Included in Design MTBF ; No                                                                ;
+-------------------------+-------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 26.461         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 3.125          ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ; 40.000       ; 25.0 MHz         ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50 (INVERTED)                                                      ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  audio_controller:audio_control|audio_clock:u4|LRCK_1X                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay1        ;                ;              ;                  ; 18.238       ;
;  to_slow_clk_interface:interface_actual_audio_data_left|clk_delay2        ;                ;              ;                  ; 8.223        ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------+
; Chain Summary                                                     ;
+-------------------------+-----------------------------------------+
; Property                ; Value                                   ;
+-------------------------+-----------------------------------------+
; Source Node             ; SW[8]                                   ;
; Synchronization Node    ; doublesync:user_scope_enable_sync1|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                          ;
; Typical MTBF (years)    ; Not Calculated                          ;
; Included in Design MTBF ; No                                      ;
+-------------------------+-----------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                  ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                              ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                              ; 32.531         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec) ; 6.25           ;              ;                  ;              ;
; Source Clock                                                              ;                ;              ;                  ;              ;
;  Unknown                                                                  ;                ;              ;                  ;              ;
; Synchronization Clock                                                     ;                ;              ;                  ;              ;
;  CLOCK_50                                                                 ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                       ;                ;              ;                  ;              ;
;  SW[8]                                                                    ;                ;              ;                  ;              ;
; Synchronization Registers                                                 ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg1                                  ;                ;              ;                  ; 17.260       ;
;  doublesync:user_scope_enable_sync1|reg2                                  ;                ;              ;                  ; 15.271       ;
+---------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 43.201         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                        ;                ;              ;                  ; 31.312       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------+
; Property                ; Value                                                                            ;
+-------------------------+----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                   ;
; Included in Design MTBF ; No                                                                               ;
+-------------------------+----------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                          ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                             ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                      ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                      ; 46.021         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)         ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                      ;                ;              ;                  ;              ;
;  Unknown                                                                          ;                ;              ;                  ;              ;
; Synchronization Clock                                                             ;                ;              ;                  ;              ;
;  CLOCK_50                                                                         ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                               ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.683       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.692       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.646        ;
+-----------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------+
; Property                ; Value                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                    ;
; Included in Design MTBF ; No                                                                                ;
+-------------------------+-----------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                           ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                              ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                       ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                       ; 46.141         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)          ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                       ;                ;              ;                  ;              ;
;  Unknown                                                                           ;                ;              ;                  ;              ;
; Synchronization Clock                                                              ;                ;              ;                  ;              ;
;  CLOCK_50                                                                          ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.773       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.763       ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.605        ;
+------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------+
; Source Node             ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;
; Synchronization Node    ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;
; Worst-Case MTBF (years) ; Not Calculated                                                                              ;
; Typical MTBF (years)    ; Not Calculated                                                                              ;
; Included in Design MTBF ; No                                                                                          ;
+-------------------------+---------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                 ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                 ; 46.178         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                        ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                          ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_capture ;                ;              ;                  ;              ;
; Synchronization Registers                                                                    ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1   ;                ;              ;                  ; 18.693       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync2   ;                ;              ;                  ; 18.683       ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3   ;                ;              ;                  ; 8.802        ;
+----------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                     ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;
; Synchronization Node    ; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                            ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                            ;
; Included in Design MTBF ; No                                                                                                                                                                                        ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                               ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                               ; 55.354         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                  ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                               ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                  ;                ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg (INVERTED)                                                                                           ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                        ;                ;              ;                  ;              ;
;  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|enable_scope ;                ;              ;                  ;              ;
;  doublesync:user_scope_enable_sync1|reg2                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                  ;                ;              ;                  ;              ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg1                                                                                                                              ;                ;              ;                  ; 37.552       ;
;  scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                              ;                ;              ;                  ; 17.802       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 74.339         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                        ;                ;              ;                  ; 31.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[1]                         ;
; Synchronization Node    ; doublesync:key1_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 91.671         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[1]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key1_doublsync|reg1                                             ;                ;              ;                  ; 38.002       ;
;  doublesync:key1_doublsync|reg2                                             ;                ;              ;                  ; 36.580       ;
;  speed_down_event_trigger                                                   ;                ;              ;                  ; 17.089       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+----------------------------------------------------------+
; Chain Summary                                            ;
+-------------------------+--------------------------------+
; Property                ; Value                          ;
+-------------------------+--------------------------------+
; Source Node             ; KEY[0]                         ;
; Synchronization Node    ; doublesync:key0_doublsync|reg1 ;
; Worst-Case MTBF (years) ; Not Calculated                 ;
; Typical MTBF (years)    ; Not Calculated                 ;
; Included in Design MTBF ; No                             ;
+-------------------------+--------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                    ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                ; 3              ;              ;                  ;              ;
; Available Settling Time (ns)                                                ; 91.693         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                         ;                ;              ;                  ;              ;
;  KEY[0]                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                   ;                ;              ;                  ;              ;
;  doublesync:key0_doublsync|reg1                                             ;                ;              ;                  ; 38.054       ;
;  doublesync:key0_doublsync|reg2                                             ;                ;              ;                  ; 36.351       ;
;  speed_up_event_trigger                                                     ;                ;              ;                  ; 17.288       ;
+-----------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 105.551        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                        ;                ;              ;                  ; 31.289       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 5              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 137.054        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                        ;                ;              ;                  ; 31.341       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; No                                                                                                                                 ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 4              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 148.450        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                               ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0] ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1] ;                ;              ;                  ; 37.605       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2] ;                ;              ;                  ; 37.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3] ;                ;              ;                  ; 34.793       ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 168.008        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                        ;                ;              ;                  ; 31.317       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[209] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.434        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[209]                                                                                                                                                                         ;                ;              ;                  ; 37.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][209]                                                                                    ;                ;              ;                  ; 37.569       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][209]                                                                                    ;                ;              ;                  ; 37.439       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][209]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][209]                                                                                    ;                ;              ;                  ; 37.139       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[63] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.444        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[63]                                                                                                                                                                          ;                ;              ;                  ; 37.315       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                     ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                     ;                ;              ;                  ; 37.867       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                     ;                ;              ;                  ; 37.384       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                     ;                ;              ;                  ; 36.760       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[3]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[60] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.853        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[60]                                                                                                                                                                          ;                ;              ;                  ; 37.694       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][60]                                                                                     ;                ;              ;                  ; 38.028       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                     ;                ;              ;                  ; 37.998       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                     ;                ;              ;                  ; 37.017       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                     ;                ;              ;                  ; 37.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[61] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 187.940        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[61]                                                                                                                                                                          ;                ;              ;                  ; 37.363       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][61]                                                                                     ;                ;              ;                  ; 37.991       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                     ;                ;              ;                  ; 37.639       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                     ;                ;              ;                  ; 37.697       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                     ;                ;              ;                  ; 37.250       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 187.941        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                         ;                ;              ;                  ; 37.520       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                    ;                ;              ;                  ; 37.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                    ;                ;              ;                  ; 37.330       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                    ;                ;              ;                  ; 38.026       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                    ;                ;              ;                  ; 37.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[38] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.050        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[38]                                                                                                                                                                         ;                ;              ;                  ; 37.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][38]                                                                                    ;                ;              ;                  ; 37.766       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][38]                                                                                    ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][38]                                                                                    ;                ;              ;                  ; 37.442       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                    ;                ;              ;                  ; 37.629       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[49] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.060        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[49]                                                                                                                                                                         ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][49]                                                                                    ;                ;              ;                  ; 37.838       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][49]                                                                                    ;                ;              ;                  ; 37.293       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][49]                                                                                    ;                ;              ;                  ; 37.367       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                    ;                ;              ;                  ; 37.516       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[40] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.102        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[40]                                                                                                                                                                         ;                ;              ;                  ; 37.482       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][40]                                                                                    ;                ;              ;                  ; 38.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][40]                                                                                    ;                ;              ;                  ; 37.808       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][40]                                                                                    ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                    ;                ;              ;                  ; 36.606       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[200] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.246        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[200]                                                                                                                                                                         ;                ;              ;                  ; 37.746       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][200]                                                                                    ;                ;              ;                  ; 37.582       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][200]                                                                                    ;                ;              ;                  ; 37.718       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][200]                                                                                    ;                ;              ;                  ; 37.392       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][200]                                                                                    ;                ;              ;                  ; 37.808       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[46] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.252        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[46]                                                                                                                                                                         ;                ;              ;                  ; 37.991       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][46]                                                                                    ;                ;              ;                  ; 37.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][46]                                                                                    ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][46]                                                                                    ;                ;              ;                  ; 38.304       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                    ;                ;              ;                  ; 36.655       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[179] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.378        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[179]                                                                                                                                                                          ;                ;              ;                  ; 37.682       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][179]                                                                                     ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][179]                                                                                     ;                ;              ;                  ; 37.992       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][179]                                                                                     ;                ;              ;                  ; 36.948       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][179]                                                                                     ;                ;              ;                  ; 37.497       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[71] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.389        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[71]                                                                                                                                                                          ;                ;              ;                  ; 38.014       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][71]                                                                                     ;                ;              ;                  ; 37.377       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                     ;                ;              ;                  ; 37.604       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                     ;                ;              ;                  ; 37.779       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                     ;                ;              ;                  ; 37.615       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[70] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.410        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[70]                                                                                                                                                                          ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][70]                                                                                     ;                ;              ;                  ; 37.530       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                     ;                ;              ;                  ; 37.906       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                     ;                ;              ;                  ; 37.448       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                     ;                ;              ;                  ; 37.378       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[44] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.412        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[44]                                                                                                                                                                         ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][44]                                                                                    ;                ;              ;                  ; 37.814       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][44]                                                                                    ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][44]                                                                                    ;                ;              ;                  ; 37.683       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                    ;                ;              ;                  ; 36.586       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[202] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.420        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[202]                                                                                                                                                                         ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][202]                                                                                    ;                ;              ;                  ; 36.989       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][202]                                                                                    ;                ;              ;                  ; 37.548       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][202]                                                                                    ;                ;              ;                  ; 38.043       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][202]                                                                                    ;                ;              ;                  ; 37.581       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[1]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[52] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.546        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[52]                                                                                                                                                                          ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][52]                                                                                     ;                ;              ;                  ; 37.695       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                     ;                ;              ;                  ; 37.916       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                     ;                ;              ;                  ; 37.439       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][52]                                                                                     ;                ;              ;                  ; 37.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[28] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.596        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[28]                                                                                                                                                                         ;                ;              ;                  ; 37.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][28]                                                                                    ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                    ;                ;              ;                  ; 36.946       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                    ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                    ;                ;              ;                  ; 37.579       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[41] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.601        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[41]                                                                                                                                                                         ;                ;              ;                  ; 37.838       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][41]                                                                                    ;                ;              ;                  ; 37.429       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][41]                                                                                    ;                ;              ;                  ; 38.048       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][41]                                                                                    ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][41]                                                                                    ;                ;              ;                  ; 37.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[87] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.605        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[87]                                                                                                                                                                         ;                ;              ;                  ; 37.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][87]                                                                                    ;                ;              ;                  ; 37.654       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][87]                                                                                    ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][87]                                                                                    ;                ;              ;                  ; 37.872       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][87]                                                                                    ;                ;              ;                  ; 37.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[53] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.639        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[53]                                                                                                                                                                          ;                ;              ;                  ; 37.941       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][53]                                                                                     ;                ;              ;                  ; 37.689       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][53]                                                                                     ;                ;              ;                  ; 37.986       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                     ;                ;              ;                  ; 37.619       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                     ;                ;              ;                  ; 37.404       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #37: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[27] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.685        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[27]                                                                                                                                                                         ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                    ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                    ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][27]                                                                                    ;                ;              ;                  ; 38.029       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                    ;                ;              ;                  ; 36.399       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #38: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[254] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.711        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[254]                                                                                                                                                                          ;                ;              ;                  ; 37.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][254]                                                                                     ;                ;              ;                  ; 37.834       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][254]                                                                                     ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][254]                                                                                     ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][254]                                                                                     ;                ;              ;                  ; 37.493       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #39: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[213] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.734        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[213]                                                                                                                                                                          ;                ;              ;                  ; 37.356       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][213]                                                                                     ;                ;              ;                  ; 37.787       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][213]                                                                                     ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][213]                                                                                     ;                ;              ;                  ; 37.746       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][213]                                                                                     ;                ;              ;                  ; 37.762       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #40: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[102] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.736        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[102]                                                                                                                                                                         ;                ;              ;                  ; 37.583       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][102]                                                                                    ;                ;              ;                  ; 37.977       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][102]                                                                                    ;                ;              ;                  ; 38.260       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][102]                                                                                    ;                ;              ;                  ; 37.620       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                    ;                ;              ;                  ; 37.296       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #41: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[68] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.755        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[68]                                                                                                                                                                          ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][68]                                                                                     ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][68]                                                                                     ;                ;              ;                  ; 37.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][68]                                                                                     ;                ;              ;                  ; 37.788       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][68]                                                                                     ;                ;              ;                  ; 36.864       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #42: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[109] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.762        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[109]                                                                                                                                                                         ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][109]                                                                                    ;                ;              ;                  ; 37.966       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][109]                                                                                    ;                ;              ;                  ; 38.007       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][109]                                                                                    ;                ;              ;                  ; 37.607       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][109]                                                                                    ;                ;              ;                  ; 36.926       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #43: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[91] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.810        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[91]                                                                                                                                                                          ;                ;              ;                  ; 38.135       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][91]                                                                                     ;                ;              ;                  ; 38.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][91]                                                                                     ;                ;              ;                  ; 37.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][91]                                                                                     ;                ;              ;                  ; 37.719       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][91]                                                                                     ;                ;              ;                  ; 37.627       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #44: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.822        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                         ;                ;              ;                  ; 36.980       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                    ;                ;              ;                  ; 38.016       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                    ;                ;              ;                  ; 37.845       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                    ;                ;              ;                  ; 38.169       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                    ;                ;              ;                  ; 37.812       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #45: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[118] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.823        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[118]                                                                                                                                                                         ;                ;              ;                  ; 37.665       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][118]                                                                                    ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][118]                                                                                    ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][118]                                                                                    ;                ;              ;                  ; 37.800       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][118]                                                                                    ;                ;              ;                  ; 37.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #46: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[20] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.831        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[20]                                                                                                                                                                         ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][20]                                                                                    ;                ;              ;                  ; 37.831       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][20]                                                                                    ;                ;              ;                  ; 37.890       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][20]                                                                                    ;                ;              ;                  ; 37.730       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][20]                                                                                    ;                ;              ;                  ; 37.232       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #47: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[212] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.839        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[212]                                                                                                                                                                          ;                ;              ;                  ; 38.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][212]                                                                                     ;                ;              ;                  ; 37.931       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][212]                                                                                     ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][212]                                                                                     ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][212]                                                                                     ;                ;              ;                  ; 36.730       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #48: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 188.848        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]                                                                                                                                                                         ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]                                                                                    ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]                                                                                    ;                ;              ;                  ; 36.964       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][7]                                                                                    ;                ;              ;                  ; 37.980       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                    ;                ;              ;                  ; 37.510       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #49: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[228] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.852        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[228]                                                                                                                                                                          ;                ;              ;                  ; 37.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][228]                                                                                     ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][228]                                                                                     ;                ;              ;                  ; 37.947       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][228]                                                                                     ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][228]                                                                                     ;                ;              ;                  ; 37.414       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #50: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[117] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.858        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[117]                                                                                                                                                                         ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][117]                                                                                    ;                ;              ;                  ; 37.658       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][117]                                                                                    ;                ;              ;                  ; 38.025       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][117]                                                                                    ;                ;              ;                  ; 37.872       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][117]                                                                                    ;                ;              ;                  ; 37.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #51: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[137] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.862        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[137]                                                                                                                                                                          ;                ;              ;                  ; 38.299       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][137]                                                                                     ;                ;              ;                  ; 38.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][137]                                                                                     ;                ;              ;                  ; 37.657       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][137]                                                                                     ;                ;              ;                  ; 37.755       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][137]                                                                                     ;                ;              ;                  ; 36.984       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #52: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[229] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.872        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[229]                                                                                                                                                                          ;                ;              ;                  ; 38.159       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][229]                                                                                     ;                ;              ;                  ; 37.544       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][229]                                                                                     ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][229]                                                                                     ;                ;              ;                  ; 37.577       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][229]                                                                                     ;                ;              ;                  ; 37.377       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #53: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[163] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.893        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[163]                                                                                                                                                                         ;                ;              ;                  ; 37.739       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][163]                                                                                    ;                ;              ;                  ; 37.806       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][163]                                                                                    ;                ;              ;                  ; 38.016       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][163]                                                                                    ;                ;              ;                  ; 37.940       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][163]                                                                                    ;                ;              ;                  ; 37.392       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #54: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[29] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 188.900        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[29]                                                                                                                                                                         ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                    ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                    ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][29]                                                                                    ;                ;              ;                  ; 37.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][29]                                                                                    ;                ;              ;                  ; 37.484       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #55: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[105] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.901        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[105]                                                                                                                                                                         ;                ;              ;                  ; 38.273       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][105]                                                                                    ;                ;              ;                  ; 37.698       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][105]                                                                                    ;                ;              ;                  ; 37.517       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][105]                                                                                    ;                ;              ;                  ; 38.227       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][105]                                                                                    ;                ;              ;                  ; 37.186       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #56: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[78] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.909        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[78]                                                                                                                                                                          ;                ;              ;                  ; 37.895       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][78]                                                                                     ;                ;              ;                  ; 37.776       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][78]                                                                                     ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][78]                                                                                     ;                ;              ;                  ; 37.855       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][78]                                                                                     ;                ;              ;                  ; 37.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #57: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[164] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.934        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[164]                                                                                                                                                                         ;                ;              ;                  ; 37.585       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][164]                                                                                    ;                ;              ;                  ; 37.892       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][164]                                                                                    ;                ;              ;                  ; 38.046       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][164]                                                                                    ;                ;              ;                  ; 38.255       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][164]                                                                                    ;                ;              ;                  ; 37.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #58: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[73] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.946        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[73]                                                                                                                                                                          ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][73]                                                                                     ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][73]                                                                                     ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][73]                                                                                     ;                ;              ;                  ; 38.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][73]                                                                                     ;                ;              ;                  ; 36.358       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #59: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[92] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.954        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[92]                                                                                                                                                                          ;                ;              ;                  ; 37.794       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][92]                                                                                     ;                ;              ;                  ; 37.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][92]                                                                                     ;                ;              ;                  ; 37.730       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][92]                                                                                     ;                ;              ;                  ; 38.241       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][92]                                                                                     ;                ;              ;                  ; 37.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #60: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[255] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.966        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[255]                                                                                                                                                                          ;                ;              ;                  ; 37.469       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][255]                                                                                     ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][255]                                                                                     ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][255]                                                                                     ;                ;              ;                  ; 37.620       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][255]                                                                                     ;                ;              ;                  ; 37.575       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #61: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[249] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.967        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[249]                                                                                                                                                                         ;                ;              ;                  ; 37.711       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][249]                                                                                    ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][249]                                                                                    ;                ;              ;                  ; 37.701       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][249]                                                                                    ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][249]                                                                                    ;                ;              ;                  ; 37.402       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #62: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[194] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.968        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[194]                                                                                                                                                                          ;                ;              ;                  ; 37.856       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][194]                                                                                     ;                ;              ;                  ; 38.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][194]                                                                                     ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][194]                                                                                     ;                ;              ;                  ; 37.859       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][194]                                                                                     ;                ;              ;                  ; 37.019       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #63: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[106] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.985        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[106]                                                                                                                                                                         ;                ;              ;                  ; 38.155       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][106]                                                                                    ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][106]                                                                                    ;                ;              ;                  ; 37.649       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][106]                                                                                    ;                ;              ;                  ; 37.977       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][106]                                                                                    ;                ;              ;                  ; 37.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #64: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[131] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 188.992        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[131]                                                                                                                                                                          ;                ;              ;                  ; 38.186       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][131]                                                                                     ;                ;              ;                  ; 37.862       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][131]                                                                                     ;                ;              ;                  ; 37.810       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][131]                                                                                     ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][131]                                                                                     ;                ;              ;                  ; 37.098       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #65: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[64] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 188.998        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[64]                                                                                                                                                                          ;                ;              ;                  ; 37.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                     ;                ;              ;                  ; 38.260       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                     ;                ;              ;                  ; 37.853       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                     ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                     ;                ;              ;                  ; 37.056       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #66: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.007        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]                                                                                                                                                                         ;                ;              ;                  ; 37.786       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]                                                                                    ;                ;              ;                  ; 38.260       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]                                                                                    ;                ;              ;                  ; 37.688       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][9]                                                                                    ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                                                    ;                ;              ;                  ; 37.415       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #67: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[244] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.018        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[244]                                                                                                                                                                         ;                ;              ;                  ; 38.053       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][244]                                                                                    ;                ;              ;                  ; 37.763       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][244]                                                                                    ;                ;              ;                  ; 37.532       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][244]                                                                                    ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][244]                                                                                    ;                ;              ;                  ; 37.562       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #68: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[143] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.022        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[143]                                                                                                                                                                          ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][143]                                                                                     ;                ;              ;                  ; 37.863       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][143]                                                                                     ;                ;              ;                  ; 37.687       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][143]                                                                                     ;                ;              ;                  ; 37.812       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][143]                                                                                     ;                ;              ;                  ; 37.485       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #69: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[54] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.045        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[54]                                                                                                                                                                          ;                ;              ;                  ; 37.652       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][54]                                                                                     ;                ;              ;                  ; 38.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][54]                                                                                     ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][54]                                                                                     ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][54]                                                                                     ;                ;              ;                  ; 36.849       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #70: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[220] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.047        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[220]                                                                                                                                                                          ;                ;              ;                  ; 38.051       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][220]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][220]                                                                                     ;                ;              ;                  ; 37.831       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][220]                                                                                     ;                ;              ;                  ; 37.523       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][220]                                                                                     ;                ;              ;                  ; 37.523       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #71: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[42] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.054        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[42]                                                                                                                                                                         ;                ;              ;                  ; 38.012       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][42]                                                                                    ;                ;              ;                  ; 37.569       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][42]                                                                                    ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][42]                                                                                    ;                ;              ;                  ; 37.919       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][42]                                                                                    ;                ;              ;                  ; 37.372       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #72: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.061        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                         ;                ;              ;                  ; 37.705       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                    ;                ;              ;                  ; 37.935       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                    ;                ;              ;                  ; 37.400       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                    ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                    ;                ;              ;                  ; 37.912       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #73: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[39] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.064        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[39]                                                                                                                                                                         ;                ;              ;                  ; 38.018       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][39]                                                                                    ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][39]                                                                                    ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][39]                                                                                    ;                ;              ;                  ; 38.180       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                    ;                ;              ;                  ; 36.493       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #74: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.083        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                         ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                    ;                ;              ;                  ; 37.941       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                    ;                ;              ;                  ; 37.673       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                    ;                ;              ;                  ; 37.801       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                    ;                ;              ;                  ; 37.807       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #75: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[2]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[12] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.089        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[12]                                                                                                                                                                         ;                ;              ;                  ; 37.406       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][12]                                                                                    ;                ;              ;                  ; 38.288       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][12]                                                                                    ;                ;              ;                  ; 38.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][12]                                                                                    ;                ;              ;                  ; 37.625       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                    ;                ;              ;                  ; 37.573       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #76: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[94] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.101        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[94]                                                                                                                                                                          ;                ;              ;                  ; 37.931       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][94]                                                                                     ;                ;              ;                  ; 37.832       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][94]                                                                                     ;                ;              ;                  ; 37.776       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][94]                                                                                     ;                ;              ;                  ; 38.132       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][94]                                                                                     ;                ;              ;                  ; 37.430       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #77: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[173] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.103        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[173]                                                                                                                                                                          ;                ;              ;                  ; 37.785       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][173]                                                                                     ;                ;              ;                  ; 37.905       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][173]                                                                                     ;                ;              ;                  ; 37.959       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][173]                                                                                     ;                ;              ;                  ; 37.979       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][173]                                                                                     ;                ;              ;                  ; 37.475       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #78: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[190] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.111        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[190]                                                                                                                                                                          ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][190]                                                                                     ;                ;              ;                  ; 37.640       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][190]                                                                                     ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][190]                                                                                     ;                ;              ;                  ; 38.107       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][190]                                                                                     ;                ;              ;                  ; 37.356       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #79: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[210] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.111        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[210]                                                                                                                                                                          ;                ;              ;                  ; 37.960       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][210]                                                                                     ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][210]                                                                                     ;                ;              ;                  ; 37.539       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][210]                                                                                     ;                ;              ;                  ; 37.844       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][210]                                                                                     ;                ;              ;                  ; 37.597       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #80: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[2]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.114        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]                                                                                                                                                                         ;                ;              ;                  ; 37.772       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                    ;                ;              ;                  ; 37.344       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                    ;                ;              ;                  ; 38.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][11]                                                                                    ;                ;              ;                  ; 38.275       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                    ;                ;              ;                  ; 37.462       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #81: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[85] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.136        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[85]                                                                                                                                                                         ;                ;              ;                  ; 37.941       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][85]                                                                                    ;                ;              ;                  ; 37.862       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][85]                                                                                    ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][85]                                                                                    ;                ;              ;                  ; 37.736       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                    ;                ;              ;                  ; 37.466       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #82: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[98] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.165        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[98]                                                                                                                                                                          ;                ;              ;                  ; 37.921       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][98]                                                                                     ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][98]                                                                                     ;                ;              ;                  ; 38.233       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][98]                                                                                     ;                ;              ;                  ; 37.726       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                                                     ;                ;              ;                  ; 37.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #83: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[198] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.167        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[198]                                                                                                                                                                          ;                ;              ;                  ; 37.819       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][198]                                                                                     ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][198]                                                                                     ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][198]                                                                                     ;                ;              ;                  ; 37.591       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][198]                                                                                     ;                ;              ;                  ; 37.519       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #84: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[32] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.170        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[32]                                                                                                                                                                         ;                ;              ;                  ; 38.005       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][32]                                                                                    ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][32]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][32]                                                                                    ;                ;              ;                  ; 37.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                                                    ;                ;              ;                  ; 37.786       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #85: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[197] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.173        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[197]                                                                                                                                                                          ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][197]                                                                                     ;                ;              ;                  ; 38.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][197]                                                                                     ;                ;              ;                  ; 37.753       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][197]                                                                                     ;                ;              ;                  ; 37.642       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][197]                                                                                     ;                ;              ;                  ; 37.489       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #86: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[161] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.176        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[161]                                                                                                                                                                         ;                ;              ;                  ; 38.251       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][161]                                                                                    ;                ;              ;                  ; 37.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][161]                                                                                    ;                ;              ;                  ; 38.181       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][161]                                                                                    ;                ;              ;                  ; 38.053       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][161]                                                                                    ;                ;              ;                  ; 37.428       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #87: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[133] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.190        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[133]                                                                                                                                                                          ;                ;              ;                  ; 37.805       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][133]                                                                                     ;                ;              ;                  ; 38.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][133]                                                                                     ;                ;              ;                  ; 38.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][133]                                                                                     ;                ;              ;                  ; 37.791       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][133]                                                                                     ;                ;              ;                  ; 37.227       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #88: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[35] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.192        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[35]                                                                                                                                                                         ;                ;              ;                  ; 37.817       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][35]                                                                                    ;                ;              ;                  ; 37.628       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                    ;                ;              ;                  ; 38.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                    ;                ;              ;                  ; 37.973       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                                                    ;                ;              ;                  ; 37.543       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #89: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[247] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.193        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[247]                                                                                                                                                                         ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][247]                                                                                    ;                ;              ;                  ; 37.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][247]                                                                                    ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][247]                                                                                    ;                ;              ;                  ; 37.564       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][247]                                                                                    ;                ;              ;                  ; 37.677       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #90: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[2]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[56] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.201        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[56]                                                                                                                                                                          ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][56]                                                                                     ;                ;              ;                  ; 38.025       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                     ;                ;              ;                  ; 38.012       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                     ;                ;              ;                  ; 37.370       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                     ;                ;              ;                  ; 37.564       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #91: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[83] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.202        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[83]                                                                                                                                                                         ;                ;              ;                  ; 38.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][83]                                                                                    ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][83]                                                                                    ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][83]                                                                                    ;                ;              ;                  ; 37.800       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][83]                                                                                    ;                ;              ;                  ; 36.875       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #92: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[151] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.208        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[151]                                                                                                                                                                          ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][151]                                                                                     ;                ;              ;                  ; 37.721       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][151]                                                                                     ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][151]                                                                                     ;                ;              ;                  ; 37.908       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][151]                                                                                     ;                ;              ;                  ; 37.439       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #93: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[59] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.211        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[59]                                                                                                                                                                          ;                ;              ;                  ; 38.005       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][59]                                                                                     ;                ;              ;                  ; 37.958       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                     ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                     ;                ;              ;                  ; 37.728       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                     ;                ;              ;                  ; 37.346       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #94: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[167] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.258        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[167]                                                                                                                                                                         ;                ;              ;                  ; 37.751       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][167]                                                                                    ;                ;              ;                  ; 37.979       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][167]                                                                                    ;                ;              ;                  ; 37.923       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][167]                                                                                    ;                ;              ;                  ; 38.071       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][167]                                                                                    ;                ;              ;                  ; 37.534       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #95: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[211] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.258        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[211]                                                                                                                                                                          ;                ;              ;                  ; 37.968       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][211]                                                                                     ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][211]                                                                                     ;                ;              ;                  ; 37.463       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][211]                                                                                     ;                ;              ;                  ; 38.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][211]                                                                                     ;                ;              ;                  ; 37.487       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #96: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[114] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.273        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[114]                                                                                                                                                                         ;                ;              ;                  ; 38.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][114]                                                                                    ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][114]                                                                                    ;                ;              ;                  ; 37.796       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][114]                                                                                    ;                ;              ;                  ; 37.938       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][114]                                                                                    ;                ;              ;                  ; 37.277       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #97: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[199] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.283        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[199]                                                                                                                                                                          ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][199]                                                                                     ;                ;              ;                  ; 37.996       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][199]                                                                                     ;                ;              ;                  ; 37.769       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][199]                                                                                     ;                ;              ;                  ; 38.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][199]                                                                                     ;                ;              ;                  ; 37.038       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #98: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[97] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.283        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[97]                                                                                                                                                                          ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][97]                                                                                     ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][97]                                                                                     ;                ;              ;                  ; 37.713       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][97]                                                                                     ;                ;              ;                  ; 38.287       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][97]                                                                                     ;                ;              ;                  ; 37.024       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #99: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[79] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.285        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[79]                                                                                                                                                                          ;                ;              ;                  ; 37.686       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][79]                                                                                     ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][79]                                                                                     ;                ;              ;                  ; 38.234       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][79]                                                                                     ;                ;              ;                  ; 38.207       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                                                     ;                ;              ;                  ; 36.932       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #100: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[225] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.304        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[225]                                                                                                                                                                          ;                ;              ;                  ; 38.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][225]                                                                                     ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][225]                                                                                     ;                ;              ;                  ; 38.178       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][225]                                                                                     ;                ;              ;                  ; 37.622       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][225]                                                                                     ;                ;              ;                  ; 37.240       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #101: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[130] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.308        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[130]                                                                                                                                                                          ;                ;              ;                  ; 38.144       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][130]                                                                                     ;                ;              ;                  ; 37.750       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][130]                                                                                     ;                ;              ;                  ; 37.949       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][130]                                                                                     ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][130]                                                                                     ;                ;              ;                  ; 37.345       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #102: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[242] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.318        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[242]                                                                                                                                                                         ;                ;              ;                  ; 38.077       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][242]                                                                                    ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][242]                                                                                    ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][242]                                                                                    ;                ;              ;                  ; 37.398       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][242]                                                                                    ;                ;              ;                  ; 37.506       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #103: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[84] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.332        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[84]                                                                                                                                                                         ;                ;              ;                  ; 38.282       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][84]                                                                                    ;                ;              ;                  ; 38.228       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][84]                                                                                    ;                ;              ;                  ; 38.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][84]                                                                                    ;                ;              ;                  ; 37.675       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][84]                                                                                    ;                ;              ;                  ; 36.982       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #104: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[116] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.342        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[116]                                                                                                                                                                         ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][116]                                                                                    ;                ;              ;                  ; 38.313       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][116]                                                                                    ;                ;              ;                  ; 37.435       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][116]                                                                                    ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][116]                                                                                    ;                ;              ;                  ; 37.321       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #105: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[184] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.344        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[184]                                                                                                                                                                          ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][184]                                                                                     ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][184]                                                                                     ;                ;              ;                  ; 37.792       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][184]                                                                                     ;                ;              ;                  ; 37.567       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][184]                                                                                     ;                ;              ;                  ; 37.516       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #106: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[134] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.348        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[134]                                                                                                                                                                          ;                ;              ;                  ; 37.865       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][134]                                                                                     ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][134]                                                                                     ;                ;              ;                  ; 37.776       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][134]                                                                                     ;                ;              ;                  ; 38.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][134]                                                                                     ;                ;              ;                  ; 37.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #107: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[65] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.358        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[65]                                                                                                                                                                          ;                ;              ;                  ; 38.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                     ;                ;              ;                  ; 38.277       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                     ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                     ;                ;              ;                  ; 38.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                     ;                ;              ;                  ; 36.470       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #108: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[165] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.367        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[165]                                                                                                                                                                         ;                ;              ;                  ; 37.546       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][165]                                                                                    ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][165]                                                                                    ;                ;              ;                  ; 38.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][165]                                                                                    ;                ;              ;                  ; 38.085       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][165]                                                                                    ;                ;              ;                  ; 37.446       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #109: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[23] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.379        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[23]                                                                                                                                                                         ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][23]                                                                                    ;                ;              ;                  ; 37.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][23]                                                                                    ;                ;              ;                  ; 37.722       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][23]                                                                                    ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                    ;                ;              ;                  ; 37.492       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #110: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[141] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.396        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[141]                                                                                                                                                                          ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][141]                                                                                     ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][141]                                                                                     ;                ;              ;                  ; 37.640       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][141]                                                                                     ;                ;              ;                  ; 38.040       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][141]                                                                                     ;                ;              ;                  ; 37.548       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #111: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[31] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.397        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[31]                                                                                                                                                                         ;                ;              ;                  ; 37.831       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][31]                                                                                    ;                ;              ;                  ; 37.759       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][31]                                                                                    ;                ;              ;                  ; 38.017       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                    ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                    ;                ;              ;                  ; 37.641       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #112: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[188] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.403        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[188]                                                                                                                                                                          ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][188]                                                                                     ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][188]                                                                                     ;                ;              ;                  ; 37.578       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][188]                                                                                     ;                ;              ;                  ; 38.009       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][188]                                                                                     ;                ;              ;                  ; 37.406       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #113: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[171] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.411        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[171]                                                                                                                                                                          ;                ;              ;                  ; 37.536       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][171]                                                                                     ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][171]                                                                                     ;                ;              ;                  ; 38.177       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][171]                                                                                     ;                ;              ;                  ; 38.196       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][171]                                                                                     ;                ;              ;                  ; 37.420       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #114: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[215] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.414        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[215]                                                                                                                                                                          ;                ;              ;                  ; 37.828       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][215]                                                                                     ;                ;              ;                  ; 37.727       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][215]                                                                                     ;                ;              ;                  ; 38.147       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][215]                                                                                     ;                ;              ;                  ; 38.044       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][215]                                                                                     ;                ;              ;                  ; 37.668       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #115: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[89] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.419        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[89]                                                                                                                                                                         ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][89]                                                                                    ;                ;              ;                  ; 37.842       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][89]                                                                                    ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][89]                                                                                    ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                                                    ;                ;              ;                  ; 37.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #116: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[34] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.426        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[34]                                                                                                                                                                         ;                ;              ;                  ; 38.245       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][34]                                                                                    ;                ;              ;                  ; 37.834       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][34]                                                                                    ;                ;              ;                  ; 38.002       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][34]                                                                                    ;                ;              ;                  ; 38.036       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                    ;                ;              ;                  ; 37.309       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #117: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[55] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.427        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[55]                                                                                                                                                                          ;                ;              ;                  ; 37.988       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][55]                                                                                     ;                ;              ;                  ; 38.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][55]                                                                                     ;                ;              ;                  ; 38.237       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][55]                                                                                     ;                ;              ;                  ; 37.747       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][55]                                                                                     ;                ;              ;                  ; 37.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #118: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[142] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.429        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[142]                                                                                                                                                                          ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][142]                                                                                     ;                ;              ;                  ; 37.891       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][142]                                                                                     ;                ;              ;                  ; 38.124       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][142]                                                                                     ;                ;              ;                  ; 38.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][142]                                                                                     ;                ;              ;                  ; 37.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #119: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[216] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.442        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[216]                                                                                                                                                                          ;                ;              ;                  ; 38.225       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][216]                                                                                     ;                ;              ;                  ; 37.633       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][216]                                                                                     ;                ;              ;                  ; 38.049       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][216]                                                                                     ;                ;              ;                  ; 37.933       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][216]                                                                                     ;                ;              ;                  ; 37.602       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #120: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[77] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.444        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[77]                                                                                                                                                                          ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][77]                                                                                     ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][77]                                                                                     ;                ;              ;                  ; 37.674       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][77]                                                                                     ;                ;              ;                  ; 38.212       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                     ;                ;              ;                  ; 37.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #121: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[33] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.448        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[33]                                                                                                                                                                         ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][33]                                                                                    ;                ;              ;                  ; 38.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][33]                                                                                    ;                ;              ;                  ; 37.494       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][33]                                                                                    ;                ;              ;                  ; 38.049       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                    ;                ;              ;                  ; 37.541       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #122: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.453        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                         ;                ;              ;                  ; 38.294       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                    ;                ;              ;                  ; 37.812       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                    ;                ;              ;                  ; 38.239       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                    ;                ;              ;                  ; 37.717       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                    ;                ;              ;                  ; 37.391       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #123: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ; SW[2]                                              ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.465        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]                                                                                                                                                                         ;                ;              ;                  ; 38.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][10]                                                                                    ;                ;              ;                  ; 38.264       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][10]                                                                                    ;                ;              ;                  ; 38.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][10]                                                                                    ;                ;              ;                  ; 37.403       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                    ;                ;              ;                  ; 37.569       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #124: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[186] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.466        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[186]                                                                                                                                                                          ;                ;              ;                  ; 37.933       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][186]                                                                                     ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][186]                                                                                     ;                ;              ;                  ; 38.189       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][186]                                                                                     ;                ;              ;                  ; 37.970       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][186]                                                                                     ;                ;              ;                  ; 37.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #125: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[192] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.467        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[192]                                                                                                                                                                          ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][192]                                                                                     ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][192]                                                                                     ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][192]                                                                                     ;                ;              ;                  ; 37.664       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][192]                                                                                     ;                ;              ;                  ; 37.527       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #126: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[223] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.474        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[223]                                                                                                                                                                          ;                ;              ;                  ; 38.095       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][223]                                                                                     ;                ;              ;                  ; 37.820       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][223]                                                                                     ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][223]                                                                                     ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][223]                                                                                     ;                ;              ;                  ; 37.631       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #127: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[136] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.483        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[136]                                                                                                                                                                          ;                ;              ;                  ; 37.819       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][136]                                                                                     ;                ;              ;                  ; 37.903       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][136]                                                                                     ;                ;              ;                  ; 38.250       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][136]                                                                                     ;                ;              ;                  ; 38.038       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][136]                                                                                     ;                ;              ;                  ; 37.473       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #128: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[144] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.494        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[144]                                                                                                                                                                          ;                ;              ;                  ; 38.007       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][144]                                                                                     ;                ;              ;                  ; 37.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][144]                                                                                     ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][144]                                                                                     ;                ;              ;                  ; 38.066       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][144]                                                                                     ;                ;              ;                  ; 37.564       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #129: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[108] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.496        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[108]                                                                                                                                                                         ;                ;              ;                  ; 38.074       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][108]                                                                                    ;                ;              ;                  ; 37.962       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][108]                                                                                    ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][108]                                                                                    ;                ;              ;                  ; 38.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][108]                                                                                    ;                ;              ;                  ; 37.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #130: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[217] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.499        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[217]                                                                                                                                                                          ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][217]                                                                                     ;                ;              ;                  ; 37.624       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][217]                                                                                     ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][217]                                                                                     ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][217]                                                                                     ;                ;              ;                  ; 37.541       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #131: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[115] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.505        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[115]                                                                                                                                                                         ;                ;              ;                  ; 37.573       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][115]                                                                                    ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][115]                                                                                    ;                ;              ;                  ; 38.279       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][115]                                                                                    ;                ;              ;                  ; 37.858       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][115]                                                                                    ;                ;              ;                  ; 37.548       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #132: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[82] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.508        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[82]                                                                                                                                                                         ;                ;              ;                  ; 37.888       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][82]                                                                                    ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][82]                                                                                    ;                ;              ;                  ; 38.244       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][82]                                                                                    ;                ;              ;                  ; 37.903       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][82]                                                                                    ;                ;              ;                  ; 37.216       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #133: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[104] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.517        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[104]                                                                                                                                                                         ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][104]                                                                                    ;                ;              ;                  ; 38.175       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][104]                                                                                    ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][104]                                                                                    ;                ;              ;                  ; 38.017       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                    ;                ;              ;                  ; 37.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #134: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[150] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.536        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[150]                                                                                                                                                                          ;                ;              ;                  ; 37.923       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][150]                                                                                     ;                ;              ;                  ; 38.245       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][150]                                                                                     ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][150]                                                                                     ;                ;              ;                  ; 37.827       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][150]                                                                                     ;                ;              ;                  ; 37.471       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #135: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[224] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.539        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[224]                                                                                                                                                                          ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][224]                                                                                     ;                ;              ;                  ; 37.859       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][224]                                                                                     ;                ;              ;                  ; 37.639       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][224]                                                                                     ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][224]                                                                                     ;                ;              ;                  ; 37.558       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #136: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[208] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.541        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[208]                                                                                                                                                                         ;                ;              ;                  ; 38.084       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][208]                                                                                    ;                ;              ;                  ; 38.184       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][208]                                                                                    ;                ;              ;                  ; 37.778       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][208]                                                                                    ;                ;              ;                  ; 37.861       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][208]                                                                                    ;                ;              ;                  ; 37.634       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #137: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[195] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.548        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[195]                                                                                                                                                                          ;                ;              ;                  ; 37.879       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][195]                                                                                     ;                ;              ;                  ; 38.080       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][195]                                                                                     ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][195]                                                                                     ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][195]                                                                                     ;                ;              ;                  ; 37.540       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #138: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[119] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.549        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[119]                                                                                                                                                                         ;                ;              ;                  ; 38.235       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][119]                                                                                    ;                ;              ;                  ; 38.274       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][119]                                                                                    ;                ;              ;                  ; 37.786       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][119]                                                                                    ;                ;              ;                  ; 38.241       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][119]                                                                                    ;                ;              ;                  ; 37.013       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #139: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[174] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.564        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[174]                                                                                                                                                                          ;                ;              ;                  ; 38.264       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][174]                                                                                     ;                ;              ;                  ; 38.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][174]                                                                                     ;                ;              ;                  ; 37.985       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][174]                                                                                     ;                ;              ;                  ; 37.749       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][174]                                                                                     ;                ;              ;                  ; 37.366       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #140: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[248] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.576        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[248]                                                                                                                                                                         ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][248]                                                                                    ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][248]                                                                                    ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][248]                                                                                    ;                ;              ;                  ; 37.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][248]                                                                                    ;                ;              ;                  ; 37.507       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #141: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[66] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.580        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[66]                                                                                                                                                                          ;                ;              ;                  ; 38.276       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                     ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                     ;                ;              ;                  ; 37.795       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                     ;                ;              ;                  ; 37.814       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                     ;                ;              ;                  ; 37.531       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #142: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[50] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.586        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[50]                                                                                                                                                                          ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][50]                                                                                     ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][50]                                                                                     ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][50]                                                                                     ;                ;              ;                  ; 37.591       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                     ;                ;              ;                  ; 37.403       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #143: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[178] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.586        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[178]                                                                                                                                                                          ;                ;              ;                  ; 38.105       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][178]                                                                                     ;                ;              ;                  ; 38.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][178]                                                                                     ;                ;              ;                  ; 37.967       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][178]                                                                                     ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][178]                                                                                     ;                ;              ;                  ; 37.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #144: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[99] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.602        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[99]                                                                                                                                                                          ;                ;              ;                  ; 38.250       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][99]                                                                                     ;                ;              ;                  ; 37.966       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][99]                                                                                     ;                ;              ;                  ; 38.136       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][99]                                                                                     ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                                                     ;                ;              ;                  ; 37.024       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #145: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[172] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.608        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[172]                                                                                                                                                                          ;                ;              ;                  ; 37.756       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][172]                                                                                     ;                ;              ;                  ; 38.180       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][172]                                                                                     ;                ;              ;                  ; 38.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][172]                                                                                     ;                ;              ;                  ; 38.026       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][172]                                                                                     ;                ;              ;                  ; 37.422       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #146: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[129] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.612        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[129]                                                                                                                                                                         ;                ;              ;                  ; 37.758       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][129]                                                                                    ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][129]                                                                                    ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][129]                                                                                    ;                ;              ;                  ; 38.239       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][129]                                                                                    ;                ;              ;                  ; 37.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #147: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[88] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.613        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[88]                                                                                                                                                                         ;                ;              ;                  ; 37.707       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][88]                                                                                    ;                ;              ;                  ; 38.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][88]                                                                                    ;                ;              ;                  ; 38.097       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][88]                                                                                    ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                                                    ;                ;              ;                  ; 37.416       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #148: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[252] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.615        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[252]                                                                                                                                                                          ;                ;              ;                  ; 37.802       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][252]                                                                                     ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][252]                                                                                     ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][252]                                                                                     ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][252]                                                                                     ;                ;              ;                  ; 37.582       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #149: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[127] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.623        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[127]                                                                                                                                                                         ;                ;              ;                  ; 37.953       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][127]                                                                                    ;                ;              ;                  ; 38.098       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][127]                                                                                    ;                ;              ;                  ; 38.145       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][127]                                                                                    ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][127]                                                                                    ;                ;              ;                  ; 37.308       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #150: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[239] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.634        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[239]                                                                                                                                                                          ;                ;              ;                  ; 38.106       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][239]                                                                                     ;                ;              ;                  ; 38.099       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][239]                                                                                     ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][239]                                                                                     ;                ;              ;                  ; 38.086       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][239]                                                                                     ;                ;              ;                  ; 37.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #151: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[86] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.641        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[86]                                                                                                                                                                         ;                ;              ;                  ; 38.255       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][86]                                                                                    ;                ;              ;                  ; 37.910       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][86]                                                                                    ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][86]                                                                                    ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                                                    ;                ;              ;                  ; 37.054       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #152: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[1]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[289] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.646        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[289]                                                                                                                                                                         ;                ;              ;                  ; 37.906       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][289]                                                                                    ;                ;              ;                  ; 38.142       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][289]                                                                                    ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][289]                                                                                    ;                ;              ;                  ; 37.543       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][289]                                                                                    ;                ;              ;                  ; 37.902       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a280~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #153: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[191] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.655        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[191]                                                                                                                                                                          ;                ;              ;                  ; 37.962       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][191]                                                                                     ;                ;              ;                  ; 38.276       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][191]                                                                                     ;                ;              ;                  ; 37.789       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][191]                                                                                     ;                ;              ;                  ; 38.220       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][191]                                                                                     ;                ;              ;                  ; 37.408       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #154: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[22] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.659        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[22]                                                                                                                                                                         ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][22]                                                                                    ;                ;              ;                  ; 37.879       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][22]                                                                                    ;                ;              ;                  ; 37.913       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][22]                                                                                    ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                    ;                ;              ;                  ; 37.476       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #155: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[159] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.666        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[159]                                                                                                                                                                          ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][159]                                                                                     ;                ;              ;                  ; 38.180       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][159]                                                                                     ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][159]                                                                                     ;                ;              ;                  ; 38.213       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][159]                                                                                     ;                ;              ;                  ; 36.995       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg39 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #156: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[100] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.670        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[100]                                                                                                                                                                         ;                ;              ;                  ; 38.286       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][100]                                                                                    ;                ;              ;                  ; 37.795       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][100]                                                                                    ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][100]                                                                                    ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                                                    ;                ;              ;                  ; 37.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #157: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[120] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.670        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[120]                                                                                                                                                                         ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][120]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][120]                                                                                    ;                ;              ;                  ; 38.233       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][120]                                                                                    ;                ;              ;                  ; 37.951       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][120]                                                                                    ;                ;              ;                  ; 37.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #158: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[74] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.671        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[74]                                                                                                                                                                          ;                ;              ;                  ; 37.885       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][74]                                                                                     ;                ;              ;                  ; 38.210       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][74]                                                                                     ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][74]                                                                                     ;                ;              ;                  ; 38.240       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][74]                                                                                     ;                ;              ;                  ; 37.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #159: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[69] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.672        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[69]                                                                                                                                                                          ;                ;              ;                  ; 38.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                     ;                ;              ;                  ; 38.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                     ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                     ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                     ;                ;              ;                  ; 37.037       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #160: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[19] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.674        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[19]                                                                                                                                                                         ;                ;              ;                  ; 38.288       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][19]                                                                                    ;                ;              ;                  ; 38.205       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][19]                                                                                    ;                ;              ;                  ; 37.959       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][19]                                                                                    ;                ;              ;                  ; 37.695       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                    ;                ;              ;                  ; 37.527       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #161: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[214] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.675        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[214]                                                                                                                                                                          ;                ;              ;                  ; 38.076       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][214]                                                                                     ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][214]                                                                                     ;                ;              ;                  ; 37.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][214]                                                                                     ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][214]                                                                                     ;                ;              ;                  ; 37.287       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #162: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[93] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.677        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[93]                                                                                                                                                                          ;                ;              ;                  ; 38.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][93]                                                                                     ;                ;              ;                  ; 38.269       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][93]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][93]                                                                                     ;                ;              ;                  ; 37.650       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                                                     ;                ;              ;                  ; 37.373       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #163: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[45] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.693        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[45]                                                                                                                                                                         ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][45]                                                                                    ;                ;              ;                  ; 38.104       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][45]                                                                                    ;                ;              ;                  ; 37.967       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][45]                                                                                    ;                ;              ;                  ; 38.017       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                    ;                ;              ;                  ; 37.414       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #164: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[158] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.694        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[158]                                                                                                                                                                          ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][158]                                                                                     ;                ;              ;                  ; 38.290       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][158]                                                                                     ;                ;              ;                  ; 38.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][158]                                                                                     ;                ;              ;                  ; 38.180       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][158]                                                                                     ;                ;              ;                  ; 36.820       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #165: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[75] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.701        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[75]                                                                                                                                                                          ;                ;              ;                  ; 37.808       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][75]                                                                                     ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][75]                                                                                     ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][75]                                                                                     ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][75]                                                                                     ;                ;              ;                  ; 37.450       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #166: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[138] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.701        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[138]                                                                                                                                                                          ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][138]                                                                                     ;                ;              ;                  ; 38.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][138]                                                                                     ;                ;              ;                  ; 37.911       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][138]                                                                                     ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][138]                                                                                     ;                ;              ;                  ; 37.406       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #167: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[48] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.710        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[48]                                                                                                                                                                         ;                ;              ;                  ; 38.093       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][48]                                                                                    ;                ;              ;                  ; 38.303       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][48]                                                                                    ;                ;              ;                  ; 38.212       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][48]                                                                                    ;                ;              ;                  ; 37.923       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                    ;                ;              ;                  ; 37.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #168: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[146] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.720        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[146]                                                                                                                                                                          ;                ;              ;                  ; 37.805       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][146]                                                                                     ;                ;              ;                  ; 38.167       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][146]                                                                                     ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][146]                                                                                     ;                ;              ;                  ; 38.105       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][146]                                                                                     ;                ;              ;                  ; 37.386       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #169: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[124] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.721        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[124]                                                                                                                                                                         ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][124]                                                                                    ;                ;              ;                  ; 38.227       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][124]                                                                                    ;                ;              ;                  ; 38.301       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][124]                                                                                    ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][124]                                                                                    ;                ;              ;                  ; 36.829       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #170: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[111] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.723        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[111]                                                                                                                                                                         ;                ;              ;                  ; 38.238       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][111]                                                                                    ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][111]                                                                                    ;                ;              ;                  ; 38.134       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][111]                                                                                    ;                ;              ;                  ; 37.884       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][111]                                                                                    ;                ;              ;                  ; 37.288       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #171: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[157] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.728        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[157]                                                                                                                                                                          ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][157]                                                                                     ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][157]                                                                                     ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][157]                                                                                     ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][157]                                                                                     ;                ;              ;                  ; 37.369       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #172: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[156] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.737        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[156]                                                                                                                                                                          ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][156]                                                                                     ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][156]                                                                                     ;                ;              ;                  ; 38.016       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][156]                                                                                     ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][156]                                                                                     ;                ;              ;                  ; 37.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #173: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[103] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.738        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[103]                                                                                                                                                                         ;                ;              ;                  ; 37.948       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][103]                                                                                    ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][103]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][103]                                                                                    ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                                                    ;                ;              ;                  ; 37.321       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #174: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[36] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.740        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[36]                                                                                                                                                                         ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                    ;                ;              ;                  ; 38.137       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][36]                                                                                    ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][36]                                                                                    ;                ;              ;                  ; 37.865       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                    ;                ;              ;                  ; 37.436       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #175: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[110] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.743        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[110]                                                                                                                                                                         ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][110]                                                                                    ;                ;              ;                  ; 38.118       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][110]                                                                                    ;                ;              ;                  ; 38.248       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][110]                                                                                    ;                ;              ;                  ; 38.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][110]                                                                                    ;                ;              ;                  ; 37.075       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #176: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[90] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.748        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[90]                                                                                                                                                                          ;                ;              ;                  ; 38.258       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][90]                                                                                     ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][90]                                                                                     ;                ;              ;                  ; 38.284       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][90]                                                                                     ;                ;              ;                  ; 37.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                     ;                ;              ;                  ; 37.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #177: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[17] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.753        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[17]                                                                                                                                                                         ;                ;              ;                  ; 38.250       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][17]                                                                                    ;                ;              ;                  ; 38.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][17]                                                                                    ;                ;              ;                  ; 38.003       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][17]                                                                                    ;                ;              ;                  ; 38.084       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                    ;                ;              ;                  ; 37.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #178: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[153] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.753        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[153]                                                                                                                                                                          ;                ;              ;                  ; 38.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][153]                                                                                     ;                ;              ;                  ; 38.221       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][153]                                                                                     ;                ;              ;                  ; 37.960       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][153]                                                                                     ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][153]                                                                                     ;                ;              ;                  ; 37.116       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #179: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[193] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.754        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[193]                                                                                                                                                                          ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][193]                                                                                     ;                ;              ;                  ; 38.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][193]                                                                                     ;                ;              ;                  ; 37.852       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][193]                                                                                     ;                ;              ;                  ; 38.201       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][193]                                                                                     ;                ;              ;                  ; 37.326       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #180: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[201] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.779        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[201]                                                                                                                                                                         ;                ;              ;                  ; 38.089       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][201]                                                                                    ;                ;              ;                  ; 37.627       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][201]                                                                                    ;                ;              ;                  ; 38.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][201]                                                                                    ;                ;              ;                  ; 38.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][201]                                                                                    ;                ;              ;                  ; 37.745       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #181: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[154] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.780        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[154]                                                                                                                                                                          ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][154]                                                                                     ;                ;              ;                  ; 38.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][154]                                                                                     ;                ;              ;                  ; 38.024       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][154]                                                                                     ;                ;              ;                  ; 37.936       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][154]                                                                                     ;                ;              ;                  ; 37.526       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #182: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[81] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.790        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[81]                                                                                                                                                                         ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][81]                                                                                    ;                ;              ;                  ; 38.098       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][81]                                                                                    ;                ;              ;                  ; 38.221       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][81]                                                                                    ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                                                    ;                ;              ;                  ; 37.223       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #183: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[25] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.793        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[25]                                                                                                                                                                         ;                ;              ;                  ; 38.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][25]                                                                                    ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][25]                                                                                    ;                ;              ;                  ; 38.019       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][25]                                                                                    ;                ;              ;                  ; 37.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                                                    ;                ;              ;                  ; 37.489       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #184: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[122] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.796        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[122]                                                                                                                                                                         ;                ;              ;                  ; 38.275       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][122]                                                                                    ;                ;              ;                  ; 38.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][122]                                                                                    ;                ;              ;                  ; 38.203       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][122]                                                                                    ;                ;              ;                  ; 37.599       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][122]                                                                                    ;                ;              ;                  ; 37.470       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #185: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[18] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.798        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[18]                                                                                                                                                                         ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][18]                                                                                    ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][18]                                                                                    ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][18]                                                                                    ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                    ;                ;              ;                  ; 37.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #186: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[180] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.799        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[180]                                                                                                                                                                          ;                ;              ;                  ; 38.138       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][180]                                                                                     ;                ;              ;                  ; 38.112       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][180]                                                                                     ;                ;              ;                  ; 38.260       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][180]                                                                                     ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][180]                                                                                     ;                ;              ;                  ; 37.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #187: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.810        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]                                                                                                                                                                         ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]                                                                                    ;                ;              ;                  ; 37.789       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][8]                                                                                    ;                ;              ;                  ; 37.999       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][8]                                                                                    ;                ;              ;                  ; 38.248       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                    ;                ;              ;                  ; 37.691       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #188: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[135] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.810        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[135]                                                                                                                                                                          ;                ;              ;                  ; 38.245       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][135]                                                                                     ;                ;              ;                  ; 38.221       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][135]                                                                                     ;                ;              ;                  ; 37.793       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][135]                                                                                     ;                ;              ;                  ; 38.037       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][135]                                                                                     ;                ;              ;                  ; 37.514       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #189: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[15] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.813        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[15]                                                                                                                                                                         ;                ;              ;                  ; 38.222       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][15]                                                                                    ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][15]                                                                                    ;                ;              ;                  ; 38.048       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][15]                                                                                    ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                    ;                ;              ;                  ; 37.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #190: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[101] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.828        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[101]                                                                                                                                                                         ;                ;              ;                  ; 38.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][101]                                                                                    ;                ;              ;                  ; 38.227       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][101]                                                                                    ;                ;              ;                  ; 37.872       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][101]                                                                                    ;                ;              ;                  ; 38.108       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][101]                                                                                    ;                ;              ;                  ; 37.356       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #191: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[96] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.834        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[96]                                                                                                                                                                          ;                ;              ;                  ; 38.091       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][96]                                                                                     ;                ;              ;                  ; 38.212       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][96]                                                                                     ;                ;              ;                  ; 38.220       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][96]                                                                                     ;                ;              ;                  ; 38.062       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                                                     ;                ;              ;                  ; 37.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #192: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[170] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.838        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[170]                                                                                                                                                                          ;                ;              ;                  ; 38.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][170]                                                                                     ;                ;              ;                  ; 38.287       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][170]                                                                                     ;                ;              ;                  ; 37.832       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][170]                                                                                     ;                ;              ;                  ; 37.944       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][170]                                                                                     ;                ;              ;                  ; 37.522       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #193: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[80] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.843        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[80]                                                                                                                                                                         ;                ;              ;                  ; 38.232       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][80]                                                                                    ;                ;              ;                  ; 38.227       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][80]                                                                                    ;                ;              ;                  ; 38.222       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][80]                                                                                    ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][80]                                                                                    ;                ;              ;                  ; 37.008       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #194: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[168] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.844        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[168]                                                                                                                                                                         ;                ;              ;                  ; 37.748       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][168]                                                                                    ;                ;              ;                  ; 38.295       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][168]                                                                                    ;                ;              ;                  ; 38.273       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][168]                                                                                    ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][168]                                                                                    ;                ;              ;                  ; 37.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #195: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 189.845        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                         ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                    ;                ;              ;                  ; 38.162       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                    ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                    ;                ;              ;                  ; 38.232       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                    ;                ;              ;                  ; 37.094       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #196: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[152] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.847        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[152]                                                                                                                                                                          ;                ;              ;                  ; 38.087       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][152]                                                                                     ;                ;              ;                  ; 38.164       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][152]                                                                                     ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][152]                                                                                     ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][152]                                                                                     ;                ;              ;                  ; 37.200       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #197: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[140] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.856        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[140]                                                                                                                                                                          ;                ;              ;                  ; 38.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][140]                                                                                     ;                ;              ;                  ; 38.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][140]                                                                                     ;                ;              ;                  ; 38.073       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][140]                                                                                     ;                ;              ;                  ; 37.924       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][140]                                                                                     ;                ;              ;                  ; 37.362       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg20 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #198: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[182] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.856        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[182]                                                                                                                                                                          ;                ;              ;                  ; 38.245       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][182]                                                                                     ;                ;              ;                  ; 38.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][182]                                                                                     ;                ;              ;                  ; 37.972       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][182]                                                                                     ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][182]                                                                                     ;                ;              ;                  ; 37.321       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #199: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[67] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.882        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[67]                                                                                                                                                                          ;                ;              ;                  ; 38.040       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][67]                                                                                     ;                ;              ;                  ; 38.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                     ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                     ;                ;              ;                  ; 37.866       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                     ;                ;              ;                  ; 37.649       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #200: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[226] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.886        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[226]                                                                                                                                                                          ;                ;              ;                  ; 38.033       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][226]                                                                                     ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][226]                                                                                     ;                ;              ;                  ; 38.084       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][226]                                                                                     ;                ;              ;                  ; 38.115       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][226]                                                                                     ;                ;              ;                  ; 37.383       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #201: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[43] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.888        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[43]                                                                                                                                                                         ;                ;              ;                  ; 38.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][43]                                                                                    ;                ;              ;                  ; 37.913       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][43]                                                                                    ;                ;              ;                  ; 38.083       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][43]                                                                                    ;                ;              ;                  ; 38.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                    ;                ;              ;                  ; 37.366       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #202: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[189] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.892        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[189]                                                                                                                                                                          ;                ;              ;                  ; 38.139       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][189]                                                                                     ;                ;              ;                  ; 38.240       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][189]                                                                                     ;                ;              ;                  ; 38.284       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][189]                                                                                     ;                ;              ;                  ; 37.737       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][189]                                                                                     ;                ;              ;                  ; 37.492       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #203: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[253] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.892        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[253]                                                                                                                                                                          ;                ;              ;                  ; 38.249       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][253]                                                                                     ;                ;              ;                  ; 37.671       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][253]                                                                                     ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][253]                                                                                     ;                ;              ;                  ; 38.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][253]                                                                                     ;                ;              ;                  ; 37.639       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #204: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[148] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.896        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[148]                                                                                                                                                                          ;                ;              ;                  ; 38.161       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][148]                                                                                     ;                ;              ;                  ; 38.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][148]                                                                                     ;                ;              ;                  ; 37.773       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][148]                                                                                     ;                ;              ;                  ; 38.234       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][148]                                                                                     ;                ;              ;                  ; 37.458       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg28 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #205: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[113] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.902        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[113]                                                                                                                                                                         ;                ;              ;                  ; 38.208       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][113]                                                                                    ;                ;              ;                  ; 38.065       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][113]                                                                                    ;                ;              ;                  ; 38.082       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][113]                                                                                    ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][113]                                                                                    ;                ;              ;                  ; 37.436       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #206: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[183] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.904        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[183]                                                                                                                                                                          ;                ;              ;                  ; 38.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][183]                                                                                     ;                ;              ;                  ; 37.994       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][183]                                                                                     ;                ;              ;                  ; 38.120       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][183]                                                                                     ;                ;              ;                  ; 37.999       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][183]                                                                                     ;                ;              ;                  ; 37.555       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg23 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #207: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[177] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.907        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[177]                                                                                                                                                                          ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][177]                                                                                     ;                ;              ;                  ; 38.207       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][177]                                                                                     ;                ;              ;                  ; 37.926       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][177]                                                                                     ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][177]                                                                                     ;                ;              ;                  ; 37.527       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #208: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[221] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.910        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[221]                                                                                                                                                                          ;                ;              ;                  ; 37.685       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][221]                                                                                     ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][221]                                                                                     ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][221]                                                                                     ;                ;              ;                  ; 38.102       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][221]                                                                                     ;                ;              ;                  ; 37.816       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #209: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[123] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.924        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[123]                                                                                                                                                                         ;                ;              ;                  ; 38.019       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][123]                                                                                    ;                ;              ;                  ; 38.275       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][123]                                                                                    ;                ;              ;                  ; 38.134       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][123]                                                                                    ;                ;              ;                  ; 37.865       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][123]                                                                                    ;                ;              ;                  ; 37.631       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #210: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[176] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.931        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[176]                                                                                                                                                                          ;                ;              ;                  ; 38.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][176]                                                                                     ;                ;              ;                  ; 38.229       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][176]                                                                                     ;                ;              ;                  ; 38.127       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][176]                                                                                     ;                ;              ;                  ; 38.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][176]                                                                                     ;                ;              ;                  ; 37.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #211: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[21] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 189.939        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[21]                                                                                                                                                                         ;                ;              ;                  ; 38.029       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][21]                                                                                    ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][21]                                                                                    ;                ;              ;                  ; 38.243       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][21]                                                                                    ;                ;              ;                  ; 37.962       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                    ;                ;              ;                  ; 37.458       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #212: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[222] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.942        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[222]                                                                                                                                                                          ;                ;              ;                  ; 38.192       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][222]                                                                                     ;                ;              ;                  ; 38.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][222]                                                                                     ;                ;              ;                  ; 37.961       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][222]                                                                                     ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][222]                                                                                     ;                ;              ;                  ; 37.576       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #213: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[203] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.943        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[203]                                                                                                                                                                         ;                ;              ;                  ; 38.274       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][203]                                                                                    ;                ;              ;                  ; 38.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][203]                                                                                    ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][203]                                                                                    ;                ;              ;                  ; 37.961       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][203]                                                                                    ;                ;              ;                  ; 37.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #214: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[187] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.946        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[187]                                                                                                                                                                          ;                ;              ;                  ; 38.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][187]                                                                                     ;                ;              ;                  ; 38.276       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][187]                                                                                     ;                ;              ;                  ; 38.159       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][187]                                                                                     ;                ;              ;                  ; 37.815       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][187]                                                                                     ;                ;              ;                  ; 37.431       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #215: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[238] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.947        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[238]                                                                                                                                                                          ;                ;              ;                  ; 37.824       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][238]                                                                                     ;                ;              ;                  ; 38.267       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][238]                                                                                     ;                ;              ;                  ; 38.028       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][238]                                                                                     ;                ;              ;                  ; 38.288       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][238]                                                                                     ;                ;              ;                  ; 37.540       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg38 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #216: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[232] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.947        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[232]                                                                                                                                                                          ;                ;              ;                  ; 38.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][232]                                                                                     ;                ;              ;                  ; 38.319       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][232]                                                                                     ;                ;              ;                  ; 37.887       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][232]                                                                                     ;                ;              ;                  ; 38.123       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][232]                                                                                     ;                ;              ;                  ; 37.387       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #217: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[166] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.948        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[166]                                                                                                                                                                         ;                ;              ;                  ; 38.222       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][166]                                                                                    ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][166]                                                                                    ;                ;              ;                  ; 37.898       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][166]                                                                                    ;                ;              ;                  ; 38.307       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][166]                                                                                    ;                ;              ;                  ; 37.345       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #218: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[162] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.950        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[162]                                                                                                                                                                         ;                ;              ;                  ; 38.126       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][162]                                                                                    ;                ;              ;                  ; 38.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][162]                                                                                    ;                ;              ;                  ; 38.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][162]                                                                                    ;                ;              ;                  ; 38.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][162]                                                                                    ;                ;              ;                  ; 37.313       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg2 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #219: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[243] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.955        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[243]                                                                                                                                                                         ;                ;              ;                  ; 38.184       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][243]                                                                                    ;                ;              ;                  ; 38.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][243]                                                                                    ;                ;              ;                  ; 38.187       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][243]                                                                                    ;                ;              ;                  ; 37.989       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][243]                                                                                    ;                ;              ;                  ; 37.325       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg3 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #220: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[155] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.965        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[155]                                                                                                                                                                          ;                ;              ;                  ; 38.092       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][155]                                                                                     ;                ;              ;                  ; 38.253       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][155]                                                                                     ;                ;              ;                  ; 38.255       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][155]                                                                                     ;                ;              ;                  ; 37.988       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][155]                                                                                     ;                ;              ;                  ; 37.377       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #221: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[234] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.967        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[234]                                                                                                                                                                          ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][234]                                                                                     ;                ;              ;                  ; 38.058       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][234]                                                                                     ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][234]                                                                                     ;                ;              ;                  ; 38.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][234]                                                                                     ;                ;              ;                  ; 37.532       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg34 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #222: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[181] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.970        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[181]                                                                                                                                                                          ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][181]                                                                                     ;                ;              ;                  ; 38.144       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][181]                                                                                     ;                ;              ;                  ; 37.993       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][181]                                                                                     ;                ;              ;                  ; 38.230       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][181]                                                                                     ;                ;              ;                  ; 37.388       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg21 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #223: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[204] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 189.977        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[204]                                                                                                                                                                         ;                ;              ;                  ; 37.954       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][204]                                                                                    ;                ;              ;                  ; 38.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][204]                                                                                    ;                ;              ;                  ; 38.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][204]                                                                                    ;                ;              ;                  ; 38.185       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][204]                                                                                    ;                ;              ;                  ; 37.412       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg4 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #224: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[196] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 189.985        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[196]                                                                                                                                                                          ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][196]                                                                                     ;                ;              ;                  ; 38.172       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][196]                                                                                     ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][196]                                                                                     ;                ;              ;                  ; 38.169       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][196]                                                                                     ;                ;              ;                  ; 37.346       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #225: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[149] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.002        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[149]                                                                                                                                                                          ;                ;              ;                  ; 38.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][149]                                                                                     ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][149]                                                                                     ;                ;              ;                  ; 38.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][149]                                                                                     ;                ;              ;                  ; 37.970       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][149]                                                                                     ;                ;              ;                  ; 37.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg29 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #226: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[160] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.009        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[160]                                                                                                                                                                         ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][160]                                                                                    ;                ;              ;                  ; 38.057       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][160]                                                                                    ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][160]                                                                                    ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][160]                                                                                    ;                ;              ;                  ; 37.323       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #227: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[95] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.011        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[95]                                                                                                                                                                          ;                ;              ;                  ; 38.252       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][95]                                                                                     ;                ;              ;                  ; 38.273       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][95]                                                                                     ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][95]                                                                                     ;                ;              ;                  ; 38.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                                                     ;                ;              ;                  ; 37.070       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #228: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[185] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.012        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[185]                                                                                                                                                                          ;                ;              ;                  ; 38.132       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][185]                                                                                     ;                ;              ;                  ; 38.064       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][185]                                                                                     ;                ;              ;                  ; 38.125       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][185]                                                                                     ;                ;              ;                  ; 38.255       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][185]                                                                                     ;                ;              ;                  ; 37.436       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #229: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[16] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.012        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[16]                                                                                                                                                                         ;                ;              ;                  ; 38.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][16]                                                                                    ;                ;              ;                  ; 38.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][16]                                                                                    ;                ;              ;                  ; 38.059       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][16]                                                                                    ;                ;              ;                  ; 38.151       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                    ;                ;              ;                  ; 37.490       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg16 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #230: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[121] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.020        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[121]                                                                                                                                                                         ;                ;              ;                  ; 38.198       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][121]                                                                                    ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][121]                                                                                    ;                ;              ;                  ; 38.246       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][121]                                                                                    ;                ;              ;                  ; 37.831       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][121]                                                                                    ;                ;              ;                  ; 37.474       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #231: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[251] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.029        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[251]                                                                                                                                                                          ;                ;              ;                  ; 38.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][251]                                                                                     ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][251]                                                                                     ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][251]                                                                                     ;                ;              ;                  ; 38.024       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][251]                                                                                     ;                ;              ;                  ; 37.560       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #232: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[57] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.032        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[57]                                                                                                                                                                          ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][57]                                                                                     ;                ;              ;                  ; 38.203       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                     ;                ;              ;                  ; 38.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                     ;                ;              ;                  ; 38.072       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][57]                                                                                     ;                ;              ;                  ; 37.244       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg17 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #233: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[51] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.033        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[51]                                                                                                                                                                          ;                ;              ;                  ; 38.100       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][51]                                                                                     ;                ;              ;                  ; 38.134       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                     ;                ;              ;                  ; 38.213       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                     ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][51]                                                                                     ;                ;              ;                  ; 37.323       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg11 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #234: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[205] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.037        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[205]                                                                                                                                                                         ;                ;              ;                  ; 38.078       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][205]                                                                                    ;                ;              ;                  ; 38.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][205]                                                                                    ;                ;              ;                  ; 38.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][205]                                                                                    ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][205]                                                                                    ;                ;              ;                  ; 37.209       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #235: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[107] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.040        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[107]                                                                                                                                                                         ;                ;              ;                  ; 38.090       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][107]                                                                                    ;                ;              ;                  ; 38.166       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][107]                                                                                    ;                ;              ;                  ; 38.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][107]                                                                                    ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][107]                                                                                    ;                ;              ;                  ; 37.441       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #236: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[147] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.044        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[147]                                                                                                                                                                          ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][147]                                                                                     ;                ;              ;                  ; 38.155       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][147]                                                                                     ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][147]                                                                                     ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][147]                                                                                     ;                ;              ;                  ; 37.413       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #237: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[125] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.052        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[125]                                                                                                                                                                         ;                ;              ;                  ; 38.304       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][125]                                                                                    ;                ;              ;                  ; 38.182       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][125]                                                                                    ;                ;              ;                  ; 38.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][125]                                                                                    ;                ;              ;                  ; 37.641       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][125]                                                                                    ;                ;              ;                  ; 37.714       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #238: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[62] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.065        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[62]                                                                                                                                                                          ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                     ;                ;              ;                  ; 37.783       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                     ;                ;              ;                  ; 38.204       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                     ;                ;              ;                  ; 38.271       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                     ;                ;              ;                  ; 37.544       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg22 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #239: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[132] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.076        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[132]                                                                                                                                                                          ;                ;              ;                  ; 38.221       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][132]                                                                                     ;                ;              ;                  ; 38.111       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][132]                                                                                     ;                ;              ;                  ; 38.269       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][132]                                                                                     ;                ;              ;                  ; 38.218       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][132]                                                                                     ;                ;              ;                  ; 37.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg12 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #240: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[175] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.093        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[175]                                                                                                                                                                          ;                ;              ;                  ; 37.983       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][175]                                                                                     ;                ;              ;                  ; 38.171       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][175]                                                                                     ;                ;              ;                  ; 38.215       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][175]                                                                                     ;                ;              ;                  ; 38.179       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][175]                                                                                     ;                ;              ;                  ; 37.545       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg15 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #241: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[139] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.117        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[139]                                                                                                                                                                          ;                ;              ;                  ; 38.263       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][139]                                                                                     ;                ;              ;                  ; 38.259       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][139]                                                                                     ;                ;              ;                  ; 38.282       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][139]                                                                                     ;                ;              ;                  ; 38.061       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][139]                                                                                     ;                ;              ;                  ; 37.252       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #242: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[241] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.121        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[241]                                                                                                                                                                         ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][241]                                                                                    ;                ;              ;                  ; 38.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][241]                                                                                    ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][241]                                                                                    ;                ;              ;                  ; 37.914       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][241]                                                                                    ;                ;              ;                  ; 37.678       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg1 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #243: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[128] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.129        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[128]                                                                                                                                                                         ;                ;              ;                  ; 38.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][128]                                                                                    ;                ;              ;                  ; 38.234       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][128]                                                                                    ;                ;              ;                  ; 38.088       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][128]                                                                                    ;                ;              ;                  ; 38.129       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][128]                                                                                    ;                ;              ;                  ; 37.537       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #244: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------+
; Chain Summary                                                               ;
+-------------------------+---------------------------------------------------+
; Property                ; Value                                             ;
+-------------------------+---------------------------------------------------+
; Source Node             ; SW[2]                                             ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                    ;
; Typical MTBF (years)    ; Not Calculated                                    ;
; Included in Design MTBF ; No                                                ;
+-------------------------+---------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                   ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                      ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                    ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                               ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                               ; 190.144        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                  ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                               ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                      ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  SW[2]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[1]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  SW[3]                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                         ;                ;              ;                  ; 38.101       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                    ;                ;              ;                  ; 37.980       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                    ;                ;              ;                  ; 38.079       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                    ;                ;              ;                  ; 38.158       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                    ;                ;              ;                  ; 37.826       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #245: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[24] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.148        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[24]                                                                                                                                                                         ;                ;              ;                  ; 38.237       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][24]                                                                                    ;                ;              ;                  ; 38.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][24]                                                                                    ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][24]                                                                                    ;                ;              ;                  ; 37.956       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                    ;                ;              ;                  ; 37.587       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg24 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #246: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[246] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.193        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[246]                                                                                                                                                                         ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][246]                                                                                    ;                ;              ;                  ; 38.236       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][246]                                                                                    ;                ;              ;                  ; 38.039       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][246]                                                                                    ;                ;              ;                  ; 38.212       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][246]                                                                                    ;                ;              ;                  ; 37.563       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #247: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[240] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.195        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[240]                                                                                                                                                                         ;                ;              ;                  ; 38.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][240]                                                                                    ;                ;              ;                  ; 38.027       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][240]                                                                                    ;                ;              ;                  ; 38.240       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][240]                                                                                    ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][240]                                                                                    ;                ;              ;                  ; 37.593       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg0 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #248: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[219] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.198        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[219]                                                                                                                                                                          ;                ;              ;                  ; 38.205       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][219]                                                                                     ;                ;              ;                  ; 38.060       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][219]                                                                                     ;                ;              ;                  ; 38.041       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][219]                                                                                     ;                ;              ;                  ; 38.146       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][219]                                                                                     ;                ;              ;                  ; 37.746       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg19 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #249: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[236] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.199        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[236]                                                                                                                                                                          ;                ;              ;                  ; 38.081       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][236]                                                                                     ;                ;              ;                  ; 38.193       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][236]                                                                                     ;                ;              ;                  ; 38.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][236]                                                                                     ;                ;              ;                  ; 38.052       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][236]                                                                                     ;                ;              ;                  ; 37.676       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #250: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[126] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.220        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[126]                                                                                                                                                                         ;                ;              ;                  ; 38.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][126]                                                                                    ;                ;              ;                  ; 38.176       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][126]                                                                                    ;                ;              ;                  ; 38.103       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][126]                                                                                    ;                ;              ;                  ; 38.149       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][126]                                                                                    ;                ;              ;                  ; 37.581       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #251: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[72] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.221        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[72]                                                                                                                                                                          ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][72]                                                                                     ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][72]                                                                                     ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][72]                                                                                     ;                ;              ;                  ; 38.232       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][72]                                                                                     ;                ;              ;                  ; 37.423       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #252: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[14] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.229        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[14]                                                                                                                                                                         ;                ;              ;                  ; 38.314       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][14]                                                                                    ;                ;              ;                  ; 38.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][14]                                                                                    ;                ;              ;                  ; 38.067       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][14]                                                                                    ;                ;              ;                  ; 38.109       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                    ;                ;              ;                  ; 37.545       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg14 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #253: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[245] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.230        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[245]                                                                                                                                                                         ;                ;              ;                  ; 38.224       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][245]                                                                                    ;                ;              ;                  ; 38.199       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][245]                                                                                    ;                ;              ;                  ; 38.211       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][245]                                                                                    ;                ;              ;                  ; 37.952       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][245]                                                                                    ;                ;              ;                  ; 37.644       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg5 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #254: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[37] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.238        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[37]                                                                                                                                                                         ;                ;              ;                  ; 38.169       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][37]                                                                                    ;                ;              ;                  ; 38.254       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                    ;                ;              ;                  ; 38.170       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                    ;                ;              ;                  ; 38.156       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][37]                                                                                    ;                ;              ;                  ; 37.489       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #255: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[169] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.253        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[169]                                                                                                                                                                         ;                ;              ;                  ; 38.294       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][169]                                                                                    ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][169]                                                                                    ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][169]                                                                                    ;                ;              ;                  ; 38.214       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][169]                                                                                    ;                ;              ;                  ; 37.337       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a160~porta_datain_reg9 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #256: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[58] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.254        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[58]                                                                                                                                                                          ;                ;              ;                  ; 38.269       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                     ;                ;              ;                  ; 38.202       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                     ;                ;              ;                  ; 38.273       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][58]                                                                                     ;                ;              ;                  ; 38.195       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][58]                                                                                     ;                ;              ;                  ; 37.315       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #257: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[207] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.267        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[207]                                                                                                                                                                         ;                ;              ;                  ; 38.264       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][207]                                                                                    ;                ;              ;                  ; 38.205       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][207]                                                                                    ;                ;              ;                  ; 38.312       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][207]                                                                                    ;                ;              ;                  ; 37.928       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][207]                                                                                    ;                ;              ;                  ; 37.558       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #258: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[230] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.269        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[230]                                                                                                                                                                          ;                ;              ;                  ; 38.114       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][230]                                                                                     ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][230]                                                                                     ;                ;              ;                  ; 38.113       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][230]                                                                                     ;                ;              ;                  ; 38.068       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][230]                                                                                     ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #259: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[26] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.313        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[26]                                                                                                                                                                         ;                ;              ;                  ; 37.989       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                    ;                ;              ;                  ; 38.251       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                    ;                ;              ;                  ; 38.284       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                    ;                ;              ;                  ; 38.291       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                    ;                ;              ;                  ; 37.498       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg26 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #260: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[145] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.315        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[145]                                                                                                                                                                          ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][145]                                                                                     ;                ;              ;                  ; 38.243       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][145]                                                                                     ;                ;              ;                  ; 38.206       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][145]                                                                                     ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][145]                                                                                     ;                ;              ;                  ; 37.363       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~porta_datain_reg25 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #261: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[112] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.343        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[112]                                                                                                                                                                         ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][112]                                                                                    ;                ;              ;                  ; 38.228       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][112]                                                                                    ;                ;              ;                  ; 38.233       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][112]                                                                                    ;                ;              ;                  ; 38.197       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][112]                                                                                    ;                ;              ;                  ; 37.466       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a80~porta_datain_reg32 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #262: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[218] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.378        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[218]                                                                                                                                                                          ;                ;              ;                  ; 38.231       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][218]                                                                                     ;                ;              ;                  ; 38.266       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][218]                                                                                     ;                ;              ;                  ; 38.191       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][218]                                                                                     ;                ;              ;                  ; 38.128       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][218]                                                                                     ;                ;              ;                  ; 37.562       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg18 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #263: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[76] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.388        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[76]                                                                                                                                                                          ;                ;              ;                  ; 38.273       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][76]                                                                                     ;                ;              ;                  ; 38.241       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][76]                                                                                     ;                ;              ;                  ; 38.306       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][76]                                                                                     ;                ;              ;                  ; 38.247       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][76]                                                                                     ;                ;              ;                  ; 37.321       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg36 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #264: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[250] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.396        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[250]                                                                                                                                                                          ;                ;              ;                  ; 38.139       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][250]                                                                                     ;                ;              ;                  ; 38.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][250]                                                                                     ;                ;              ;                  ; 38.201       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][250]                                                                                     ;                ;              ;                  ; 38.148       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][250]                                                                                     ;                ;              ;                  ; 37.627       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a240~porta_datain_reg10 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #265: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[13] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.424        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[13]                                                                                                                                                                         ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][13]                                                                                    ;                ;              ;                  ; 38.238       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][13]                                                                                    ;                ;              ;                  ; 38.157       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][13]                                                                                    ;                ;              ;                  ; 38.232       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                    ;                ;              ;                  ; 37.571       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg13 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #266: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[227] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.430        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[227]                                                                                                                                                                          ;                ;              ;                  ; 38.225       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][227]                                                                                     ;                ;              ;                  ; 38.153       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][227]                                                                                     ;                ;              ;                  ; 38.256       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][227]                                                                                     ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][227]                                                                                     ;                ;              ;                  ; 37.644       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg27 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #267: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[231] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.441        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[231]                                                                                                                                                                          ;                ;              ;                  ; 38.268       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][231]                                                                                     ;                ;              ;                  ; 38.188       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][231]                                                                                     ;                ;              ;                  ; 38.262       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][231]                                                                                     ;                ;              ;                  ; 38.227       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][231]                                                                                     ;                ;              ;                  ; 37.496       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg31 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #268: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[233] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.494        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[233]                                                                                                                                                                          ;                ;              ;                  ; 38.252       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][233]                                                                                     ;                ;              ;                  ; 38.143       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][233]                                                                                     ;                ;              ;                  ; 38.173       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][233]                                                                                     ;                ;              ;                  ; 38.294       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][233]                                                                                     ;                ;              ;                  ; 37.632       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg33 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #269: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[206] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.514        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[206]                                                                                                                                                                         ;                ;              ;                  ; 38.190       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][206]                                                                                    ;                ;              ;                  ; 38.152       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][206]                                                                                    ;                ;              ;                  ; 38.255       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][206]                                                                                    ;                ;              ;                  ; 38.130       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][206]                                                                                    ;                ;              ;                  ; 37.787       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg6 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #270: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[235] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.581        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[235]                                                                                                                                                                          ;                ;              ;                  ; 38.203       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][235]                                                                                     ;                ;              ;                  ; 38.219       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][235]                                                                                     ;                ;              ;                  ; 38.174       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][235]                                                                                     ;                ;              ;                  ; 38.163       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][235]                                                                                     ;                ;              ;                  ; 37.822       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg35 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #271: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ;                                                     ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[237] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                         ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                       ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                  ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                  ; 190.599        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                     ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                         ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                           ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[237]                                                                                                                                                                          ;                ;              ;                  ; 38.217       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][237]                                                                                     ;                ;              ;                  ; 38.270       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][237]                                                                                     ;                ;              ;                  ; 38.154       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][237]                                                                                     ;                ;              ;                  ; 38.194       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][237]                                                                                     ;                ;              ;                  ; 37.764       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a200~porta_datain_reg37 ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #272: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[47] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.604        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[47]                                                                                                                                                                         ;                ;              ;                  ; 38.278       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                    ;                ;              ;                  ; 38.225       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][47]                                                                                    ;                ;              ;                  ; 38.281       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][47]                                                                                    ;                ;              ;                  ; 38.261       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                    ;                ;              ;                  ; 37.559       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a40~porta_datain_reg7 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #273: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------+
; Chain Summary                                                                ;
+-------------------------+----------------------------------------------------+
; Property                ; Value                                              ;
+-------------------------+----------------------------------------------------+
; Source Node             ;                                                    ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[30] ;
; Worst-Case MTBF (years) ; Not Calculated                                     ;
; Typical MTBF (years)    ; Not Calculated                                     ;
; Included in Design MTBF ; No                                                 ;
+-------------------------+----------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                    ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                       ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                        ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                ; 190.630        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                   ; 3.125          ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  Unknown                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                       ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                         ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[30]                                                                                                                                                                         ;                ;              ;                  ; 38.250       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][30]                                                                                    ;                ;              ;                  ; 38.257       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][30]                                                                                    ;                ;              ;                  ; 38.228       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][30]                                                                                    ;                ;              ;                  ; 38.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                    ;                ;              ;                  ; 37.630       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg30 ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #274: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------+
; Chain Summary                                                                 ;
+-------------------------+-----------------------------------------------------+
; Property                ; Value                                               ;
+-------------------------+-----------------------------------------------------+
; Source Node             ; SW[0]                                               ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[288] ;
; Worst-Case MTBF (years) ; Not Calculated                                      ;
; Typical MTBF (years)    ; Not Calculated                                      ;
; Included in Design MTBF ; No                                                  ;
+-------------------------+-----------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                     ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                        ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                         ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                 ; 6              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                 ; 190.654        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                    ; 6.25           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  CLOCK_50                                                                                                                                                                                                                    ;                ; 20.000       ; 50.0 MHz         ;              ;
;  liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                                                                                                ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                        ;                ;              ;                  ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                        ;                ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  SW[0]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[9]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[7]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  SW[8]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  Clock_Divider:Clock_Divider_General_1|clock_out                                                                                                                                                                             ;                ;              ;                  ;              ;
;  SW[4]                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  liangzhu_player:Liang_Zhu_Generator|audio_reg                                                                                                                                                                               ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|acq_data_in_reg[288]                                                                                                                                                                         ;                ;              ;                  ; 38.226       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][288]                                                                                    ;                ;              ;                  ; 38.280       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][288]                                                                                    ;                ;              ;                  ; 38.244       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][288]                                                                                    ;                ;              ;                  ; 38.122       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][288]                                                                                    ;                ;              ;                  ; 37.782       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a280~porta_datain_reg8 ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #275: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 7              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 199.122        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                        ;                ;              ;                  ; 31.290       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #276: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 8              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 230.428        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                        ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #277: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 9              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 261.789        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                        ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #278: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 10             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 293.046        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                        ;                ;              ;                  ; 31.328       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #279: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                         ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                         ;
; Included in Design MTBF ; No                                                                                                                                                                                     ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                 ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                    ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                  ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                     ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                             ; 11             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                             ; 324.191        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                             ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                    ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                    ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                     ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                        ;                ;              ;                  ; 31.354       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9] ;                ;              ;                  ; 31.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8] ;                ;              ;                  ; 31.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7] ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6] ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5] ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4] ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3] ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2] ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1] ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ;                ;              ;                  ; 11.889       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #280: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 12             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 355.313        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                        ;                ;              ;                  ; 31.311       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.889       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #281: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 13             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 386.403        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                        ;                ;              ;                  ; 31.291       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.889       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #282: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 14             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 417.703        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                        ;                ;              ;                  ; 31.273       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.318       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.889       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #283: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                     ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                   ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] ;
; Synchronization Node    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]       ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                                                                          ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                                                          ;
; Included in Design MTBF ; No                                                                                                                                                                                      ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                  ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                     ; Automatic      ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                                                                                                                                   ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                      ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                              ; 15             ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                              ; 448.731        ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                 ; 3.75           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                              ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
;  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                     ;                ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                      ;                ; 33.333       ; 30.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                       ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                  ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                 ;                ;              ;                  ;              ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                        ;                ;              ;                  ; 31.384       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13] ;                ;              ;                  ; 30.917       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12] ;                ;              ;                  ; 31.318       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11] ;                ;              ;                  ; 31.110       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10] ;                ;              ;                  ; 31.165       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]  ;                ;              ;                  ; 31.119       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]  ;                ;              ;                  ; 31.265       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]  ;                ;              ;                  ; 31.336       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]  ;                ;              ;                  ; 31.285       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]  ;                ;              ;                  ; 31.141       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]  ;                ;              ;                  ; 30.978       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]  ;                ;              ;                  ; 31.451       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]  ;                ;              ;                  ; 31.131       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]  ;                ;              ;                  ; 31.242       ;
;  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]  ;                ;              ;                  ; 11.889       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO_0[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; FPGA_I2C_SDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX0[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX0[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX1[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; FPGA_I2C_SCLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[16]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[17]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[18]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[19]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[20]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[21]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[22]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[23]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[24]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[25]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[26]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[27]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[28]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[29]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_1[30]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[31]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[32]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[33]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[34]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1[35]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; GPIO_0[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 14087      ; 0        ; 96       ; 2        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 10       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 823        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 147        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 434075     ; 35       ; 193      ; 3        ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; CLOCK_50                                                                                                                                                  ; 17         ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 56         ; 0        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 421        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 3          ; 0        ; 2        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 4653       ; 32       ; 0        ; 1        ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 3          ; 0        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; 202        ; 0        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 14         ; 0        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 316        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                                                                                                                                ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                                                                                                                       ; altera_reserved_tck                                                                                                                                       ; 14087      ; 0        ; 96       ; 2        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; altera_reserved_tck                                                                                                                                       ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; 8          ; 0        ; 8        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 0        ; 10       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; 823        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; 0          ; 0        ; 1        ; 1        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 147        ; 0        ; 0        ; 0        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                     ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 2        ; 2        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                             ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]             ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 1        ;
; CLOCK_50                                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 434075     ; 35       ; 193      ; 3        ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; doublesync:key2_doublsync|reg2                                                                                                                            ; CLOCK_50                                                                                                                                                  ; 0          ; 0        ; 1        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; CLOCK_50                                                                                                                                                  ; 33         ; 1        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; CLOCK_50                                                                                                                                                  ; 1          ; 1        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; CLOCK_50                                                                                                                                                  ; 17         ; 1        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; CLOCK_50                                                                                                                                                  ; 1          ; 0        ; 0        ; 0        ;
; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; Clock_Divider:Clock_Divider_LED|clock_out                                                                                                                 ; 56         ; 0        ; 0        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 421        ; 0        ; 0        ; 0        ;
; speed_down_event_trigger                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; speed_up_event_trigger                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                ; 1          ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                 ; 16         ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                                                                                                                       ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 3          ; 0        ; 2        ; 0        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 4653       ; 32       ; 0        ; 1        ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; 3          ; 0        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; 202        ; 0        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_4Hz                                                                                                               ; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 14         ; 0        ; 0        ; 0        ;
; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; liangzhu_player:Liang_Zhu_Generator|clk_6MHz                                                                                                              ; 316        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                            ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 1311       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 4        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 3          ; 120      ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                             ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; From Clock          ; To Clock                                                                                                                                                  ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck                                                                                                                                       ; 1311       ; 0        ; 2        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                    ; 0          ; 0        ; 4        ; 0        ;
; CLOCK_50            ; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] ; 14         ; 0        ; 0        ; 0        ;
; CLOCK_50            ; CLOCK_50                                                                                                                                                  ; 3          ; 120      ; 0        ; 0        ;
; CLOCK_50            ; doublesync:key2_doublsync|reg2                                                                                                                            ; 1          ; 0        ; 0        ; 0        ;
; altera_reserved_tck ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                      ; false path ; 0        ; 0        ; 0        ;
; CLOCK_50            ; speed_down_event_trigger                                                                                                                                  ; 0          ; 1        ; 0        ; 0        ;
; CLOCK_50            ; speed_up_event_trigger                                                                                                                                    ; 0          ; 1        ; 0        ; 0        ;
+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 489   ; 489  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 179   ; 179  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Jan 21 22:50:00 2019
Info: Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name doublesync:key2_doublsync|reg2 doublesync:key2_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name liangzhu_player:Liang_Zhu_Generator|clk_6MHz liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332105): create_clock -period 40.000 -name liangzhu_player:Liang_Zhu_Generator|clk_4Hz liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332105): create_clock -period 40.000 -name Clock_Divider:Clock_Divider_LED|clock_out Clock_Divider:Clock_Divider_LED|clock_out
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 5.766
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.766               0.000 CLOCK_50 
    Info (332119):     9.775               0.000 altera_reserved_tck 
    Info (332119):    13.544               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    14.358               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    14.813               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    15.305               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    17.089               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    17.500               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):    35.236               0.000 Clock_Divider:Clock_Divider_LED|clock_out 
    Info (332119):    35.568               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    36.110               0.000 liangzhu_player:Liang_Zhu_Generator|clk_4Hz 
    Info (332119):    36.214               0.000 liangzhu_player:Liang_Zhu_Generator|clk_6MHz 
    Info (332119):    36.383               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
Info (332146): Worst-case hold slack is 0.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.064               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.195               0.000 altera_reserved_tck 
    Info (332119):     0.252               0.000 liangzhu_player:Liang_Zhu_Generator|clk_6MHz 
    Info (332119):     0.279               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):     0.337               0.000 CLOCK_50 
    Info (332119):     0.405               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     0.484               0.000 liangzhu_player:Liang_Zhu_Generator|clk_4Hz 
    Info (332119):     0.515               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
    Info (332119):     0.610               0.000 Clock_Divider:Clock_Divider_LED|clock_out 
    Info (332119):     0.646               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):     0.691               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     1.986               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):     2.612               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
Info (332146): Worst-case recovery slack is 4.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.897               0.000 speed_down_event_trigger 
    Info (332119):     5.290               0.000 speed_up_event_trigger 
    Info (332119):     6.423               0.000 CLOCK_50 
    Info (332119):    13.261               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    14.011               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    14.553               0.000 altera_reserved_tck 
    Info (332119):    14.656               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
Info (332146): Worst-case removal slack is 0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.502               0.000 altera_reserved_tck 
    Info (332119):     0.555               0.000 CLOCK_50 
    Info (332119):     2.450               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):     3.731               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):     4.454               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    12.902               0.000 speed_up_event_trigger 
    Info (332119):    13.334               0.000 speed_down_event_trigger 
Info (332146): Worst-case minimum pulse width slack is 8.465
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.465               0.000 CLOCK_50 
    Info (332119):    15.133               0.000 altera_reserved_tck 
    Info (332119):    18.621               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.164               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] 
    Info (332119):    19.262               0.000 liangzhu_player:Liang_Zhu_Generator|clk_4Hz 
    Info (332119):    19.308               0.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X 
    Info (332119):    19.347               0.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK 
    Info (332119):    19.356               0.000 liangzhu_player:Liang_Zhu_Generator|clk_6MHz 
    Info (332119):    19.379               0.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK 
    Info (332119):    19.394               0.000 speed_up_event_trigger 
    Info (332119):    19.399               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.401               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg 
    Info (332119):    19.403               0.000 doublesync:key2_doublsync|reg2 
    Info (332119):    19.404               0.000 Clock_Divider:Clock_Divider_LED|clock_out 
    Info (332119):    19.425               0.000 speed_down_event_trigger 
    Info (332119):    19.431               0.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] 
Info (332114): Report Metastability: Found 283 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 283
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 25.773 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.766
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.766 
    Info (332115): ===================================================================
    Info (332115): From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM99
    Info (332115): To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg2
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.773      3.773  R        clock network delay
    Info (332115):      3.773      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM99
    Info (332115):      3.773      0.000 FF  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|program_counter[1]_NEW_REG98|q
    Info (332115):      4.520      0.747 FF    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~5|dataa
    Info (332115):      5.333      0.813 FF  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~5|cout
    Info (332115):      5.333      0.000 FF    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~9|cin
    Info (332115):      5.637      0.304 FF  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|Add0~9|sumout
    Info (332115):      5.831      0.194 FF    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|program_counter[2]_NEW14|datac
    Info (332115):      6.248      0.417 FF  CELL  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|led_8seg_kcpsm|program_counter[2]_NEW14|combout
    Info (332115):      7.242      0.994 FF    IC  LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze_inst|Internal_LCD_Scope|pracpico_block_ROM_instrucciones|altsyncram_component|auto_generated|ram_block1a4|portaaddr[2]
    Info (332115):      7.912      0.670 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg2
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.631      3.631  F        clock network delay
    Info (332115):     13.988      0.357           clock pessimism removed
    Info (332115):     13.678     -0.310           clock uncertainty
    Info (332115):     13.678      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ram_block1a4~porta_address_reg2
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.912
    Info (332115): Data Required Time :    13.678
    Info (332115): Slack              :     5.766 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.775
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 9.775 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.447      2.447  R        clock network delay
    Info (332115):      2.447      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]
    Info (332115):      2.447      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]|q
    Info (332115):      4.175      1.728 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0|dataa
    Info (332115):      4.649      0.474 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0|combout
    Info (332115):      5.754      1.105 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5|datae
    Info (332115):      5.938      0.184 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5|combout
    Info (332115):      6.702      0.764 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|datae
    Info (332115):      6.954      0.252 FF  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3|combout
    Info (332115):      7.400      0.446 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0|dataf
    Info (332115):      7.471      0.071 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~0|combout
    Info (332115):      8.291      0.820 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~6|dataf
    Info (332115):      8.370      0.079 FR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~6|combout
    Info (332115):      8.370      0.000 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo|d
    Info (332115):      8.604      0.234 RR  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.666     16.666           latch edge time
    Info (332115):     18.646      1.980  F        clock network delay
    Info (332115):     18.689      0.043           clock pessimism removed
    Info (332115):     18.379     -0.310           clock uncertainty
    Info (332115):     18.379      0.000     uTsu  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.604
    Info (332115): Data Required Time :    18.379
    Info (332115): Slack              :     9.775 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.544
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 13.544 
    Info (332115): ===================================================================
    Info (332115): From Node    : Clock_Divider:Clock_Divider_General_1|clock_out
    Info (332115): To Node      : scope_capture:LCD_scope_channelA|captured_data[0]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.788      3.788  R        clock network delay
    Info (332115):     23.788      0.000     uTco  Clock_Divider:Clock_Divider_General_1|clock_out
    Info (332115):     23.788      0.000 FF  CELL  Clock_Divider_General_1|clock_out|q
    Info (332115):     24.771      0.983 FF    IC  ScopeChannelASignal|datac
    Info (332115):     25.211      0.440 FF  CELL  ScopeChannelASignal|combout
    Info (332115):     27.094      1.883 FF    IC  LCD_scope_channelA|captured_data[0]~feeder|datad
    Info (332115):     27.375      0.281 FF  CELL  LCD_scope_channelA|captured_data[0]~feeder|combout
    Info (332115):     27.375      0.000 FF    IC  LCD_scope_channelA|captured_data[0]|d
    Info (332115):     27.594      0.219 FF  CELL  scope_capture:LCD_scope_channelA|captured_data[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.488      1.488  R        clock network delay
    Info (332115):     41.138     -0.350           clock uncertainty
    Info (332115):     41.138      0.000     uTsu  scope_capture:LCD_scope_channelA|captured_data[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    27.594
    Info (332115): Data Required Time :    41.138
    Info (332115): Slack              :    13.544 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.358
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 14.358 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.000      0.000  F        clock network delay
    Info (332115):     20.000      0.000 FF  CELL  audio_control|u4|LRCK_1X|q
    Info (332115):     23.175      3.175 FF    IC  audio_control|u4|LRCK_1X~0|datab
    Info (332115):     23.650      0.475 FF  CELL  audio_control|u4|LRCK_1X~0|combout
    Info (332115):     26.767      3.117 FF    IC  audio_control|u4|LRCK_1X~feeder|dataf
    Info (332115):     26.837      0.070 FF  CELL  audio_control|u4|LRCK_1X~feeder|combout
    Info (332115):     26.837      0.000 FF    IC  audio_control|u4|LRCK_1X|d
    Info (332115):     27.056      0.219 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.794      1.794  R        clock network delay
    Info (332115):     41.414     -0.380           clock uncertainty
    Info (332115):     41.414      0.000     uTsu  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Arrival Time  :    27.056
    Info (332115): Data Required Time :    41.414
    Info (332115): Slack              :    14.358 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.813
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 14.813 
    Info (332115): ===================================================================
    Info (332115): From Node    : scope_sampling_clock_count[0]
    Info (332115): To Node      : regd_actual_7seg_output[0]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.782      3.782  R        clock network delay
    Info (332115):     23.782      0.000     uTco  scope_sampling_clock_count[0]
    Info (332115):     23.782      0.000 FF  CELL  scope_sampling_clock_count[0]|q
    Info (332115):     25.011      1.229 FF    IC  regd_actual_7seg_output[0]|asdata
    Info (332115):     25.521      0.510 FF  CELL  regd_actual_7seg_output[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.684      0.684  R        clock network delay
    Info (332115):     40.334     -0.350           clock uncertainty
    Info (332115):     40.334      0.000     uTsu  regd_actual_7seg_output[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    25.521
    Info (332115): Data Required Time :    40.334
    Info (332115): Slack              :    14.813 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.305
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|LRCK_1X}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 15.305 
    Info (332115): ===================================================================
    Info (332115): From Node    : to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]
    Info (332115): To Node      : to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.802      3.802  R        clock network delay
    Info (332115):     23.802      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left|raw_outdata[3]
    Info (332115):     23.802      0.000 FF  CELL  interface_actual_audio_data_left|raw_outdata[3]|q
    Info (332115):     24.560      0.758 FF    IC  interface_actual_audio_data_left|outdata[3]|asdata
    Info (332115):     25.028      0.468 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.683      0.683  R        clock network delay
    Info (332115):     40.333     -0.350           clock uncertainty
    Info (332115):     40.333      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_left|outdata[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    25.028
    Info (332115): Data Required Time :    40.333
    Info (332115): Slack              :    15.305 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.089
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.089 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_down_event_trigger
    Info (332115): To Node      : speed_down_event_trigger
    Info (332115): Launch Clock : speed_down_event_trigger (INVERTED)
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.000      0.000  F        clock network delay
    Info (332115):     20.000      0.000 FF  CELL  speed_down_event_trigger|q
    Info (332115):     20.583      0.583 FF    IC  speed_down_event_trigger~0|datad
    Info (332115):     21.019      0.436 FF  CELL  speed_down_event_trigger~0|combout
    Info (332115):     22.782      1.763 FF    IC  speed_down_event_trigger~feeder|datab
    Info (332115):     23.232      0.450 FF  CELL  speed_down_event_trigger~feeder|combout
    Info (332115):     23.232      0.000 FF    IC  speed_down_event_trigger|d
    Info (332115):     23.450      0.218 FF  CELL  speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.919      0.919  R        clock network delay
    Info (332115):     40.539     -0.380           clock uncertainty
    Info (332115):     40.539      0.000     uTsu  speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.450
    Info (332115): Data Required Time :    40.539
    Info (332115): Slack              :    17.089 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.500
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 17.500 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): To Node      : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Launch Clock : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000 RR  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332115):      0.712      0.712 RR    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|dataa
    Info (332115):      1.214      0.502 RF  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|combout
    Info (332115):      2.465      1.251 FF    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|asdata
    Info (332115):      2.972      0.507 FF  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     20.852      0.852  F        clock network delay
    Info (332115):     20.472     -0.380           clock uncertainty
    Info (332115):     20.472      0.000     uTsu  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.972
    Info (332115): Data Required Time :    20.472
    Info (332115): Slack              :    17.500 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.236
    Info (332115): -to_clock [get_clocks {Clock_Divider:Clock_Divider_LED|clock_out}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 35.236 
    Info (332115): ===================================================================
    Info (332115): From Node    : LED_Control:LED_Control|LEDR[2]
    Info (332115): To Node      : LED_Control:LED_Control|LEDR[6]
    Info (332115): Launch Clock : Clock_Divider:Clock_Divider_LED|clock_out
    Info (332115): Latch Clock  : Clock_Divider:Clock_Divider_LED|clock_out
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.144      1.144  R        clock network delay
    Info (332115):      1.144      0.000     uTco  LED_Control:LED_Control|LEDR[2]
    Info (332115):      1.144      0.000 RR  CELL  LED_Control|LEDR[2]|q
    Info (332115):      2.042      0.898 RR    IC  LED_Control|LEDR[6]~1|datad
    Info (332115):      2.465      0.423 RF  CELL  LED_Control|LEDR[6]~1|combout
    Info (332115):      3.257      0.792 FF    IC  LED_Control|LEDR~7|dataa
    Info (332115):      3.736      0.479 FF  CELL  LED_Control|LEDR~7|combout
    Info (332115):      4.792      1.056 FF    IC  LED_Control|LEDR[6]|asdata
    Info (332115):      5.305      0.513 FF  CELL  LED_Control:LED_Control|LEDR[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.916      0.916  R        clock network delay
    Info (332115):     40.921      0.005           clock pessimism removed
    Info (332115):     40.541     -0.380           clock uncertainty
    Info (332115):     40.541      0.000     uTsu  LED_Control:LED_Control|LEDR[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.305
    Info (332115): Data Required Time :    40.541
    Info (332115): Slack              :    35.236 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 35.568
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 35.568 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]~DUPLICATE
    Info (332115): To Node      : audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1
    Info (332115): Launch Clock : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): Latch Clock  : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.315      1.315  R        clock network delay
    Info (332115):      1.315      0.000     uTco  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]~DUPLICATE
    Info (332115):      1.315      0.000 FF  CELL  audio_control|u3|u0|SD_COUNTER[1]~DUPLICATE|q
    Info (332115):      2.552      1.237 FF    IC  audio_control|u3|u0|Selector4~1|dataa
    Info (332115):      3.018      0.466 FR  CELL  audio_control|u3|u0|Selector4~1|combout
    Info (332115):      3.215      0.197 RR    IC  audio_control|u3|u0|Selector4~2|datae
    Info (332115):      3.431      0.216 RR  CELL  audio_control|u3|u0|Selector4~2|combout
    Info (332115):      4.604      1.173 RR    IC  audio_control|u3|u0|ACK1|asdata
    Info (332115):      5.121      0.517 RR  CELL  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.032      1.032  R        clock network delay
    Info (332115):     41.069      0.037           clock pessimism removed
    Info (332115):     40.689     -0.380           clock uncertainty
    Info (332115):     40.689      0.000     uTsu  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK1
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.121
    Info (332115): Data Required Time :    40.689
    Info (332115): Slack              :    35.568 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.110
    Info (332115): -to_clock [get_clocks {liangzhu_player:Liang_Zhu_Generator|clk_4Hz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 36.110 
    Info (332115): ===================================================================
    Info (332115): From Node    : liangzhu_player:Liang_Zhu_Generator|len[1]
    Info (332115): To Node      : liangzhu_player:Liang_Zhu_Generator|note[1]
    Info (332115): Launch Clock : liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332115): Latch Clock  : liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.558      1.558  R        clock network delay
    Info (332115):      1.558      0.000     uTco  liangzhu_player:Liang_Zhu_Generator|len[1]
    Info (332115):      1.558      0.000 FF  CELL  Liang_Zhu_Generator|len[1]|q
    Info (332115):      2.175      0.617 FF    IC  Liang_Zhu_Generator|Selector2~1|dataa
    Info (332115):      2.634      0.459 FF  CELL  Liang_Zhu_Generator|Selector2~1|combout
    Info (332115):      2.843      0.209 FF    IC  Liang_Zhu_Generator|Selector2~2|datac
    Info (332115):      3.283      0.440 FF  CELL  Liang_Zhu_Generator|Selector2~2|combout
    Info (332115):      4.386      1.103 FF    IC  Liang_Zhu_Generator|note[1]|asdata
    Info (332115):      4.901      0.515 FF  CELL  liangzhu_player:Liang_Zhu_Generator|note[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.267      1.267  R        clock network delay
    Info (332115):     41.391      0.124           clock pessimism removed
    Info (332115):     41.011     -0.380           clock uncertainty
    Info (332115):     41.011      0.000     uTsu  liangzhu_player:Liang_Zhu_Generator|note[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.901
    Info (332115): Data Required Time :    41.011
    Info (332115): Slack              :    36.110 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.214
    Info (332115): -to_clock [get_clocks {liangzhu_player:Liang_Zhu_Generator|clk_6MHz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 36.214 
    Info (332115): ===================================================================
    Info (332115): From Node    : liangzhu_player:Liang_Zhu_Generator|count[6]
    Info (332115): To Node      : liangzhu_player:Liang_Zhu_Generator|count[0]
    Info (332115): Launch Clock : liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332115): Latch Clock  : liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.170      1.170  R        clock network delay
    Info (332115):      1.170      0.000     uTco  liangzhu_player:Liang_Zhu_Generator|count[6]
    Info (332115):      1.170      0.000 FF  CELL  Liang_Zhu_Generator|count[6]|q
    Info (332115):      1.908      0.738 FF    IC  Liang_Zhu_Generator|Equal2~1|datab
    Info (332115):      2.384      0.476 FF  CELL  Liang_Zhu_Generator|Equal2~1|combout
    Info (332115):      2.658      0.274 FF    IC  Liang_Zhu_Generator|Equal2~2|datac
    Info (332115):      3.098      0.440 FF  CELL  Liang_Zhu_Generator|Equal2~2|combout
    Info (332115):      3.674      0.576 FF    IC  Liang_Zhu_Generator|count[0]|sload
    Info (332115):      4.432      0.758 FR  CELL  liangzhu_player:Liang_Zhu_Generator|count[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.021      1.021  R        clock network delay
    Info (332115):     41.026      0.005           clock pessimism removed
    Info (332115):     40.646     -0.380           clock uncertainty
    Info (332115):     40.646      0.000     uTsu  liangzhu_player:Liang_Zhu_Generator|count[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.432
    Info (332115): Data Required Time :    40.646
    Info (332115): Slack              :    36.214 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 36.383
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 36.383 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     21.370      1.370  F        clock network delay
    Info (332115):     21.370      0.000     uTco  audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332115):     21.370      0.000 FF  CELL  audio_control|u5|SEL_Cont[1]|q
    Info (332115):     22.027      0.657 FF    IC  audio_control|u5|Add0~0|datab
    Info (332115):     22.503      0.476 FF  CELL  audio_control|u5|Add0~0|combout
    Info (332115):     23.554      1.051 FF    IC  audio_control|u5|SEL_Cont[3]|asdata
    Info (332115):     24.061      0.507 FF  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     60.000     60.000           latch edge time
    Info (332115):     60.820      0.820  F        clock network delay
    Info (332115):     60.824      0.004           clock pessimism removed
    Info (332115):     60.444     -0.380           clock uncertainty
    Info (332115):     60.444      0.000     uTsu  audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    24.061
    Info (332115): Data Required Time :    60.444
    Info (332115): Slack              :    36.383 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.064
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.064 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|holdff
    Info (332115): Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.368      1.368  R        clock network delay
    Info (332115):      1.368      0.000     uTco  sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[102]
    Info (332115):      1.368      0.000 RR  CELL  auto_signaltap_0|acq_trigger_in_reg[102]|q
    Info (332115):      1.929      0.561 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|\trigger_modules_gen:0:trigger_match|\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|holdff|asdata
    Info (332115):      2.235      0.306 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|holdff
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.176      2.176  R        clock network delay
    Info (332115):      2.171     -0.005           clock pessimism removed
    Info (332115):      2.171      0.000           clock uncertainty
    Info (332115):      2.171      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|holdff
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.235
    Info (332115): Data Required Time :     2.171
    Info (332115): Slack              :     0.064 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.195
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.195 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]
    Info (332115): To Node      : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.109      2.109  R        clock network delay
    Info (332115):      2.109      0.000     uTco  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194]
    Info (332115):      2.109      0.000 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[194]|q
    Info (332115):      2.663      0.554 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]~feeder|dataa
    Info (332115):      3.047      0.384 RR  CELL  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]~feeder|combout
    Info (332115):      3.047      0.000 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[193]|d
    Info (332115):      3.104      0.057 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.952      2.952  R        clock network delay
    Info (332115):      2.909     -0.043           clock pessimism removed
    Info (332115):      2.909      0.000           clock uncertainty
    Info (332115):      2.909      0.000      uTh  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.104
    Info (332115): Data Required Time :     2.909
    Info (332115): Slack              :     0.195 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.252
    Info (332115): -to_clock [get_clocks {liangzhu_player:Liang_Zhu_Generator|clk_6MHz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.252 
    Info (332115): ===================================================================
    Info (332115): From Node    : liangzhu_player:Liang_Zhu_Generator|origin[4]
    Info (332115): To Node      : liangzhu_player:Liang_Zhu_Generator|count[4]
    Info (332115): Launch Clock : liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332115): Latch Clock  : liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.137      1.137  R        clock network delay
    Info (332115):      1.137      0.000     uTco  liangzhu_player:Liang_Zhu_Generator|origin[4]
    Info (332115):      1.137      0.000 RR  CELL  Liang_Zhu_Generator|origin[4]|q
    Info (332115):      1.554      0.417 RR    IC  Liang_Zhu_Generator|count[4]|asdata
    Info (332115):      1.802      0.248 RR  CELL  liangzhu_player:Liang_Zhu_Generator|count[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.170      1.170  R        clock network delay
    Info (332115):      1.550      0.380           clock uncertainty
    Info (332115):      1.550      0.000      uTh  liangzhu_player:Liang_Zhu_Generator|count[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.802
    Info (332115): Data Required Time :     1.550
    Info (332115): Slack              :     0.252 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.279
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.279 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]
    Info (332115): To Node      : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]~DUPLICATE
    Info (332115): Launch Clock : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): Latch Clock  : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.943      0.943  R        clock network delay
    Info (332115):      0.943      0.000     uTco  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]
    Info (332115):      0.943      0.000 FF  CELL  audio_control|u3|mI2C_DATA[0]|q
    Info (332115):      1.149      0.206 FF    IC  audio_control|u3|mI2C_DATA[0]~DUPLICATE|asdata
    Info (332115):      1.395      0.246 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.185      1.185  R        clock network delay
    Info (332115):      1.116     -0.069           clock pessimism removed
    Info (332115):      1.116      0.000           clock uncertainty
    Info (332115):      1.116      0.000      uTh  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.395
    Info (332115): Data Required Time :     1.116
    Info (332115): Slack              :     0.279 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1
    Info (332115): To Node      : to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : CLOCK_50 (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.346      3.346  F        clock network delay
    Info (332115):     13.346      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay1
    Info (332115):     13.346      0.000 RR  CELL  interface_actual_audio_data_right|clk_delay1|q
    Info (332115):     13.660      0.314 RR    IC  interface_actual_audio_data_right|clk_delay2|asdata
    Info (332115):     13.906      0.246 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           latch edge time
    Info (332115):     13.942      3.942  F        clock network delay
    Info (332115):     13.569     -0.373           clock pessimism removed
    Info (332115):     13.569      0.000           clock uncertainty
    Info (332115):     13.569      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.906
    Info (332115): Data Required Time :    13.569
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.405
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.405 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): Launch Clock : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.821      0.821  F        clock network delay
    Info (332115):     20.821      0.000     uTco  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115):     20.821      0.000 FF  CELL  audio_control|u5|SEL_Cont[0]|q
    Info (332115):     21.097      0.276 FF    IC  audio_control|u5|SEL_Cont[0]~0|dataf
    Info (332115):     21.150      0.053 FR  CELL  audio_control|u5|SEL_Cont[0]~0|combout
    Info (332115):     21.316      0.166 RR    IC  audio_control|u5|SEL_Cont[0]|asdata
    Info (332115):     21.562      0.246 RR  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.231      1.231  F        clock network delay
    Info (332115):     21.157     -0.074           clock pessimism removed
    Info (332115):     21.157      0.000           clock uncertainty
    Info (332115):     21.157      0.000      uTh  audio_controller:audio_control|audio_converter:u5|SEL_Cont[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.562
    Info (332115): Data Required Time :    21.157
    Info (332115): Slack              :     0.405 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.484
    Info (332115): -to_clock [get_clocks {liangzhu_player:Liang_Zhu_Generator|clk_4Hz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.484 
    Info (332115): ===================================================================
    Info (332115): From Node    : liangzhu_player:Liang_Zhu_Generator|note[2]
    Info (332115): To Node      : liangzhu_player:Liang_Zhu_Generator|origin[3]
    Info (332115): Launch Clock : liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332115): Latch Clock  : liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.034      1.034  R        clock network delay
    Info (332115):      1.034      0.000     uTco  liangzhu_player:Liang_Zhu_Generator|note[2]
    Info (332115):      1.034      0.000 RR  CELL  Liang_Zhu_Generator|note[2]|q
    Info (332115):      1.723      0.689 RR    IC  Liang_Zhu_Generator|WideOr10~0|datae
    Info (332115):      1.840      0.117 RR  CELL  Liang_Zhu_Generator|WideOr10~0|combout
    Info (332115):      1.840      0.000 RR    IC  Liang_Zhu_Generator|origin[3]|d
    Info (332115):      1.895      0.055 RR  CELL  liangzhu_player:Liang_Zhu_Generator|origin[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.414      1.414  R        clock network delay
    Info (332115):      1.411     -0.003           clock pessimism removed
    Info (332115):      1.411      0.000           clock uncertainty
    Info (332115):      1.411      0.000      uTh  liangzhu_player:Liang_Zhu_Generator|origin[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.895
    Info (332115): Data Required Time :     1.411
    Info (332115): Slack              :     0.484 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.515
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.515 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): To Node      : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Launch Clock : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] (INVERTED)
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     20.000      0.000  F        clock network delay
    Info (332115):     20.000      0.000 FF  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332115):     20.681      0.681 FF    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|dataa
    Info (332115):     21.056      0.375 FR  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]~0|combout
    Info (332115):     21.917      0.861 RR    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|asdata
    Info (332115):     22.165      0.248 RR  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.270      1.270  F        clock network delay
    Info (332115):     21.650      0.380           clock uncertainty
    Info (332115):     21.650      0.000      uTh  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.165
    Info (332115): Data Required Time :    21.650
    Info (332115): Slack              :     0.515 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.610
    Info (332115): -to_clock [get_clocks {Clock_Divider:Clock_Divider_LED|clock_out}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.610 
    Info (332115): ===================================================================
    Info (332115): From Node    : LED_Control:LED_Control|LEDR[6]
    Info (332115): To Node      : LED_Control:LED_Control|LEDR[5]
    Info (332115): Launch Clock : Clock_Divider:Clock_Divider_LED|clock_out
    Info (332115): Latch Clock  : Clock_Divider:Clock_Divider_LED|clock_out
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.916      0.916  R        clock network delay
    Info (332115):      0.916      0.000     uTco  LED_Control:LED_Control|LEDR[6]
    Info (332115):      0.916      0.000 RR  CELL  LED_Control|LEDR[6]|q
    Info (332115):      1.473      0.557 RR    IC  LED_Control|LEDR~6|datad
    Info (332115):      1.690      0.217 RR  CELL  LED_Control|LEDR~6|combout
    Info (332115):      1.690      0.000 RR    IC  LED_Control|LEDR[5]|d
    Info (332115):      1.755      0.065 RR  CELL  LED_Control:LED_Control|LEDR[5]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.150      1.150  R        clock network delay
    Info (332115):      1.145     -0.005           clock pessimism removed
    Info (332115):      1.145      0.000           clock uncertainty
    Info (332115):      1.145      0.000      uTh  LED_Control:LED_Control|LEDR[5]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.755
    Info (332115): Data Required Time :     1.145
    Info (332115): Slack              :     0.610 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.646
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.646 
    Info (332115): ===================================================================
    Info (332115): From Node    : updown_counter[2]
    Info (332115): To Node      : updown_counter[2]
    Info (332115): Launch Clock : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.908      0.908  R        clock network delay
    Info (332115):      0.908      0.000     uTco  updown_counter[2]
    Info (332115):      0.908      0.000 FF  CELL  updown_counter[2]|q
    Info (332115):      1.118      0.210 FF    IC  Add0~25|datac
    Info (332115):      1.318      0.200 FR  CELL  Add0~25|sumout
    Info (332115):      1.492      0.174 RR    IC  updown_counter[2]|asdata
    Info (332115):      1.725      0.233 RR  CELL  updown_counter[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.144      1.144  R        clock network delay
    Info (332115):      1.079     -0.065           clock pessimism removed
    Info (332115):      1.079      0.000           clock uncertainty
    Info (332115):      1.079      0.000      uTh  updown_counter[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.725
    Info (332115): Data Required Time :     1.079
    Info (332115): Slack              :     0.646 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.691
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.691 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]
    Info (332115): Launch Clock : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.966      0.966  R        clock network delay
    Info (332115):      0.966      0.000     uTco  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]
    Info (332115):      0.966      0.000 FF  CELL  audio_control|u4|LRCK_1X_DIV[4]|q
    Info (332115):      1.170      0.204 FF    IC  audio_control|u4|Add1~25|datab
    Info (332115):      1.554      0.384 FF  CELL  audio_control|u4|Add1~25|sumout
    Info (332115):      1.725      0.171 FF    IC  audio_control|u4|LRCK_1X_DIV[4]~feeder|dataf
    Info (332115):      1.769      0.044 FF  CELL  audio_control|u4|LRCK_1X_DIV[4]~feeder|combout
    Info (332115):      1.769      0.000 FF    IC  audio_control|u4|LRCK_1X_DIV[4]|d
    Info (332115):      1.826      0.057 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.209      1.209  R        clock network delay
    Info (332115):      1.135     -0.074           clock pessimism removed
    Info (332115):      1.135      0.000           clock uncertainty
    Info (332115):      1.135      0.000      uTh  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.826
    Info (332115): Data Required Time :     1.135
    Info (332115): Slack              :     0.691 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.986
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|LRCK_1X}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.986 
    Info (332115): ===================================================================
    Info (332115): From Node    : to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4]
    Info (332115): To Node      : to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.297      3.297  R        clock network delay
    Info (332115):     23.297      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right|raw_outdata[4]
    Info (332115):     23.297      0.000 FF  CELL  interface_actual_audio_data_right|raw_outdata[4]|q
    Info (332115):     23.508      0.211 FF    IC  interface_actual_audio_data_right|outdata[4]~feeder|dataf
    Info (332115):     23.552      0.044 FF  CELL  interface_actual_audio_data_right|outdata[4]~feeder|combout
    Info (332115):     23.552      0.000 FF    IC  interface_actual_audio_data_right|outdata[4]|d
    Info (332115):     23.608      0.056 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.272      1.272  F        clock network delay
    Info (332115):     21.622      0.350           clock uncertainty
    Info (332115):     21.622      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_right|outdata[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :    23.608
    Info (332115): Data Required Time :    21.622
    Info (332115): Slack              :     1.986 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.612
    Info (332115): -to_clock [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 2.612 
    Info (332115): ===================================================================
    Info (332115): From Node    : scope_sampling_clock_count[4]
    Info (332115): To Node      : regd_actual_7seg_output[4]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.315      3.315  R        clock network delay
    Info (332115):      3.315      0.000     uTco  scope_sampling_clock_count[4]
    Info (332115):      3.315      0.000 RR  CELL  scope_sampling_clock_count[4]|q
    Info (332115):      3.982      0.667 RR    IC  regd_actual_7seg_output[4]~feeder|dataf
    Info (332115):      4.031      0.049 RR  CELL  regd_actual_7seg_output[4]~feeder|combout
    Info (332115):      4.031      0.000 RR    IC  regd_actual_7seg_output[4]|d
    Info (332115):      4.088      0.057 RR  CELL  regd_actual_7seg_output[4]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.126      1.126  R        clock network delay
    Info (332115):      1.476      0.350           clock uncertainty
    Info (332115):      1.476      0.000      uTh  regd_actual_7seg_output[4]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.088
    Info (332115): Data Required Time :     1.476
    Info (332115): Slack              :     2.612 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.897
    Info (332115): -to_clock [get_clocks {speed_down_event_trigger}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.897 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           launch edge time
    Info (332115):     34.009      4.009  F        clock network delay
    Info (332115):     34.009      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115):     34.009      0.000 RR  CELL  make_speedown_pulse|actual_auto_reset_signal|q
    Info (332115):     34.282      0.273 RR    IC  make_speedown_pulse|actual_async_sig_reset|dataf
    Info (332115):     34.359      0.077 RR  CELL  make_speedown_pulse|actual_async_sig_reset|combout
    Info (332115):     35.026      0.667 RR    IC  make_speedown_pulse|async_trap|clrn
    Info (332115):     35.519      0.493 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.766      0.766  R        clock network delay
    Info (332115):     40.416     -0.350           clock uncertainty
    Info (332115):     40.416      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    35.519
    Info (332115): Data Required Time :    40.416
    Info (332115): Slack              :     4.897 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.290
    Info (332115): -to_clock [get_clocks {speed_up_event_trigger}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.290 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_up_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     30.000     30.000           launch edge time
    Info (332115):     34.009      4.009  F        clock network delay
    Info (332115):     34.009      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115):     34.009      0.000 RR  CELL  make_speedup_pulse|actual_auto_reset_signal|q
    Info (332115):     34.563      0.554 RR    IC  make_speedup_pulse|actual_async_sig_reset|dataf
    Info (332115):     34.641      0.078 RR  CELL  make_speedup_pulse|actual_async_sig_reset|combout
    Info (332115):     34.897      0.256 RR    IC  make_speedup_pulse|async_trap|clrn
    Info (332115):     35.377      0.480 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.017      1.017  R        clock network delay
    Info (332115):     40.667     -0.350           clock uncertainty
    Info (332115):     40.667      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    35.377
    Info (332115): Data Required Time :    40.667
    Info (332115): Slack              :     5.290 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.423
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.423 
    Info (332115): ===================================================================
    Info (332115): From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync
    Info (332115): To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[19]
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     14.004      4.004  F        clock network delay
    Info (332115):     14.004      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync
    Info (332115):     14.004      0.000 FF  CELL  Generate_LCD_scope_Clk|Div_Clk|reset_negedge_sync|q
    Info (332115):     16.165      2.161 FF    IC  Generate_LCD_scope_Clk|Div_Clk|count_reg[19]|clrn
    Info (332115):     16.633      0.468 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[19]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.326      3.326  R        clock network delay
    Info (332115):     23.366      0.040           clock pessimism removed
    Info (332115):     23.056     -0.310           clock uncertainty
    Info (332115):     23.056      0.000     uTsu  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[19]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.633
    Info (332115): Data Required Time :    23.056
    Info (332115): Slack              :     6.423 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.261
    Info (332115): -to_clock [get_clocks {doublesync:key2_doublsync|reg2}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.261 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115): To Node      : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : doublesync:key2_doublsync|reg2
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.792      3.792  R        clock network delay
    Info (332115):     23.792      0.000     uTco  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115):     23.792      0.000 FF  CELL  speed_reg_control_inst|make_song_restart_signal|actual_auto_reset_signal|q
    Info (332115):     26.598      2.806 FF    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clrn
    Info (332115):     27.066      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     40.677      0.677  R        clock network delay
    Info (332115):     40.327     -0.350           clock uncertainty
    Info (332115):     40.327      0.000     uTsu  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    27.066
    Info (332115): Data Required Time :    40.327
    Info (332115): Slack              :    13.261 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.011
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.011 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.832      3.832  R        clock network delay
    Info (332115):      3.832      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):      3.832      0.000 FF  CELL  audio_control|r0|oRESET|q
    Info (332115):      5.982      2.150 FF    IC  audio_control|u5|SEL_Cont[3]|clrn
    Info (332115):      6.459      0.477 FF  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     20.820      0.820  F        clock network delay
    Info (332115):     20.470     -0.350           clock uncertainty
    Info (332115):     20.470      0.000     uTsu  audio_controller:audio_control|audio_converter:u5|SEL_Cont[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.459
    Info (332115): Data Required Time :    20.470
    Info (332115): Slack              :    14.011 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.553
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.553 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.443      2.443  R        clock network delay
    Info (332115):      2.443      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]
    Info (332115):      2.443      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]|q
    Info (332115):      3.349      0.906 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|tdo~DUPLICATE|clrn
    Info (332115):      3.825      0.476 FR  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     16.666     16.666           latch edge time
    Info (332115):     18.645      1.979  F        clock network delay
    Info (332115):     18.688      0.043           clock pessimism removed
    Info (332115):     18.378     -0.310           clock uncertainty
    Info (332115):     18.378      0.000     uTsu  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.825
    Info (332115): Data Required Time :    18.378
    Info (332115): Slack              :    14.553 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.656
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.656 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.832      3.832  R        clock network delay
    Info (332115):     23.832      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):     23.832      0.000 FF  CELL  audio_control|r0|oRESET|q
    Info (332115):     26.311      2.479 FF    IC  audio_control|u4|LRCK_1X|clrn
    Info (332115):     26.788      0.477 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     40.000     40.000           latch edge time
    Info (332115):     41.794      1.794  R        clock network delay
    Info (332115):     41.444     -0.350           clock uncertainty
    Info (332115):     41.444      0.000     uTsu  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332115): 
    Info (332115): Data Arrival Time  :    26.788
    Info (332115): Data Required Time :    41.444
    Info (332115): Slack              :    14.656 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.502
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.502 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.923      1.923  R        clock network delay
    Info (332115):      1.923      0.000     uTco  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]
    Info (332115):      1.923      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]|q
    Info (332115):      2.497      0.574 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]|clrn
    Info (332115):      2.917      0.420 FF  CELL  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.464      2.464  R        clock network delay
    Info (332115):      2.415     -0.049           clock pessimism removed
    Info (332115):      2.415      0.000           clock uncertainty
    Info (332115):      2.415      0.000      uTh  sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.917
    Info (332115): Data Required Time :     2.415
    Info (332115): Slack              :     0.502 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.555
    Info (332115): -to_clock [get_clocks {CLOCK_50}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.555 
    Info (332115): ===================================================================
    Info (332115): From Node    : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3
    Info (332115): To Node      : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : CLOCK_50
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.338      3.338  R        clock network delay
    Info (332115):      3.338      0.000     uTco  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3
    Info (332115):      3.338      0.000 FF  CELL  Generate_LCD_scope_Clk|Div_Clk|reset_sync3|q
    Info (332115):      3.550      0.212 FF    IC  Generate_LCD_scope_Clk|Div_Clk|reset_sync1|clrn
    Info (332115):      3.962      0.412 FR  CELL  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.800      3.800  R        clock network delay
    Info (332115):      3.407     -0.393           clock pessimism removed
    Info (332115):      3.407      0.000           clock uncertainty
    Info (332115):      3.407      0.000      uTh  Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync1
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.962
    Info (332115): Data Required Time :     3.407
    Info (332115): Slack              :     0.555 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.450
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.450 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.376      3.376  R        clock network delay
    Info (332115):      3.376      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):      3.376      0.000 FF  CELL  audio_control|r0|oRESET|q
    Info (332115):      3.580      0.204 FF    IC  audio_control|u4|LRCK_1X_DIV[7]|clrn
    Info (332115):      4.009      0.429 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.209      1.209  R        clock network delay
    Info (332115):      1.559      0.350           clock uncertainty
    Info (332115):      1.559      0.000      uTh  audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[7]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.009
    Info (332115): Data Required Time :     1.559
    Info (332115): Slack              :     2.450 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 3.731
    Info (332115): -to_clock [get_clocks {audio_controller:audio_control|audio_clock:u4|oAUD_BCK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 3.731 
    Info (332115): ===================================================================
    Info (332115): From Node    : audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115): To Node      : audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           launch edge time
    Info (332115):     23.376      3.376  R        clock network delay
    Info (332115):     23.376      0.000     uTco  audio_controller:audio_control|Reset_Delay:r0|oRESET
    Info (332115):     23.376      0.000 RR  CELL  audio_control|r0|oRESET|q
    Info (332115):     24.988      1.612 RR    IC  audio_control|u5|SEL_Cont[2]|clrn
    Info (332115):     25.451      0.463 RR  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.370      1.370  F        clock network delay
    Info (332115):     21.720      0.350           clock uncertainty
    Info (332115):     21.720      0.000      uTh  audio_controller:audio_control|audio_converter:u5|SEL_Cont[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :    25.451
    Info (332115): Data Required Time :    21.720
    Info (332115): Slack              :     3.731 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.454
    Info (332115): -to_clock [get_clocks {doublesync:key2_doublsync|reg2}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 4.454 
    Info (332115): ===================================================================
    Info (332115): From Node    : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115): To Node      : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): Launch Clock : CLOCK_50
    Info (332115): Latch Clock  : doublesync:key2_doublsync|reg2
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.335      3.335  R        clock network delay
    Info (332115):      3.335      0.000     uTco  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal
    Info (332115):      3.335      0.000 RR  CELL  speed_reg_control_inst|make_song_restart_signal|actual_auto_reset_signal|q
    Info (332115):      5.249      1.914 RR    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clrn
    Info (332115):      5.680      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.876      0.876  R        clock network delay
    Info (332115):      1.226      0.350           clock uncertainty
    Info (332115):      1.226      0.000      uTh  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.680
    Info (332115): Data Required Time :     1.226
    Info (332115): Slack              :     4.454 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.902
    Info (332115): -to_clock [get_clocks {speed_up_event_trigger}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.902 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_up_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.396      3.396  F        clock network delay
    Info (332115):     13.396      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal
    Info (332115):     13.396      0.000 FF  CELL  make_speedup_pulse|actual_auto_reset_signal|q
    Info (332115):     13.897      0.501 FF    IC  make_speedup_pulse|actual_async_sig_reset|dataf
    Info (332115):     13.945      0.048 FF  CELL  make_speedup_pulse|actual_async_sig_reset|combout
    Info (332115):     14.098      0.153 FF    IC  make_speedup_pulse|async_trap|clrn
    Info (332115):     14.522      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.270      1.270  R        clock network delay
    Info (332115):      1.620      0.350           clock uncertainty
    Info (332115):      1.620      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.522
    Info (332115): Data Required Time :     1.620
    Info (332115): Slack              :    12.902 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.334
    Info (332115): -to_clock [get_clocks {speed_down_event_trigger}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.334 
    Info (332115): ===================================================================
    Info (332115): From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115): To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): Launch Clock : CLOCK_50 (INVERTED)
    Info (332115): Latch Clock  : speed_down_event_trigger
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     13.396      3.396  F        clock network delay
    Info (332115):     13.396      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal
    Info (332115):     13.396      0.000 FF  CELL  make_speedown_pulse|actual_auto_reset_signal|q
    Info (332115):     13.604      0.208 FF    IC  make_speedown_pulse|actual_async_sig_reset|dataf
    Info (332115):     13.650      0.046 FF  CELL  make_speedown_pulse|actual_async_sig_reset|combout
    Info (332115):     14.251      0.601 FF    IC  make_speedown_pulse|async_trap|clrn
    Info (332115):     14.663      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      0.979      0.979  R        clock network delay
    Info (332115):      1.329      0.350           clock uncertainty
    Info (332115):      1.329      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332115): 
    Info (332115): Data Arrival Time  :    14.663
    Info (332115): Data Required Time :     1.329
    Info (332115): Slack              :    13.334 
    Info (332115): ===================================================================
    Info (332115): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.465
    Info (332113): Targets: [get_clocks {CLOCK_50}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 8.465 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113): Clock            : CLOCK_50
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     10.000     10.000           launch edge time
    Info (332113):     10.000      0.000           source latency
    Info (332113):     10.000      0.000           CLOCK_50
    Info (332113):     10.000      0.000 FF    IC  CLOCK_50~input|i
    Info (332113):     10.991      0.991 FF  CELL  CLOCK_50~input|o
    Info (332113):     15.758      4.767 FF    IC  audio_control|u3|mI2C_CTRL_CLK|clk
    Info (332113):     16.371      0.613 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           CLOCK_50
    Info (332113):     20.000      0.000 RR    IC  CLOCK_50~input|i
    Info (332113):     20.661      0.661 RR  CELL  CLOCK_50~input|o
    Info (332113):     24.357      3.696 RR    IC  audio_control|u3|mI2C_CTRL_CLK|clk
    Info (332113):     24.725      0.368 RR  CELL  audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113):     25.393      0.668           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :     9.022
    Info (332113): Slack            :     8.465
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.133
    Info (332113): Targets: [get_clocks {altera_reserved_tck}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 15.133 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~CLOCK1_ENABLE1_0
    Info (332113): Clock            : altera_reserved_tck
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     16.666     16.666           launch edge time
    Info (332113):     16.666      0.000           source latency
    Info (332113):     16.666      0.000           altera_reserved_tck
    Info (332113):     16.666      0.000 FF    IC  altera_reserved_tck~input|i
    Info (332113):     17.666      1.000 FF  CELL  altera_reserved_tck~input|o
    Info (332113):     17.666      0.000 FF    IC  altera_internal_jtag|tck
    Info (332113):     18.060      0.394 FF  CELL  altera_internal_jtag|tckutap
    Info (332113):     19.612      1.552 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120|clk1
    Info (332113):     19.792      0.180 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~CLOCK1_ENABLE1_0
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     33.333     33.333           launch edge time
    Info (332113):     33.333      0.000           source latency
    Info (332113):     33.333      0.000           altera_reserved_tck
    Info (332113):     33.333      0.000 RR    IC  altera_reserved_tck~input|i
    Info (332113):     34.003      0.670 RR  CELL  altera_reserved_tck~input|o
    Info (332113):     34.003      0.000 RR    IC  altera_internal_jtag|tck
    Info (332113):     34.358      0.355 RR  CELL  altera_internal_jtag|tckutap
    Info (332113):     35.512      1.154 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a120|clk1
    Info (332113):     35.652      0.140 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a120~CLOCK1_ENABLE1_0
    Info (332113):     35.877      0.225           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :    16.085
    Info (332113): Slack            :    15.133
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.621
    Info (332113): Targets: [get_clocks {Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 18.621 
    Info (332113): ===================================================================
    Info (332113): Node             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg19
    Info (332113): Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     20.000      0.000 FF  CELL  Generate_LCD_scope_Clk|Div_Clk|tc_reg|q
    Info (332113):     21.803      1.803 FF    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     22.363      0.560 FF  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg19
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     40.000      0.000 RR  CELL  Generate_LCD_scope_Clk|Div_Clk|tc_reg|q
    Info (332113):     41.261      1.261 RR    IC  auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|\stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0|clk0
    Info (332113):     41.696      0.435 RR  CELL  sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_88e4:auto_generated|ram_block1a0~porta_datain_reg19
    Info (332113):     41.936      0.240           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.952
    Info (332113): Actual Width     :    19.573
    Info (332113): Slack            :    18.621
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.164
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|TFF_power_of_2_d...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.164 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113): Clock            : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113):     20.000      0.000 FF  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332113):     21.767      1.767 FF    IC  audio_control|u4|LRCK_1X|clk
    Info (332113):     22.412      0.645 FF  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113):     40.000      0.000 RR  CELL  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|q
    Info (332113):     41.403      1.403 RR    IC  audio_control|u4|LRCK_1X|clk
    Info (332113):     41.794      0.391 RR  CELL  audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113):     42.133      0.339           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.721
    Info (332113): Slack            :    19.164
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.262
    Info (332113): Targets: [get_clocks {liangzhu_player:Liang_Zhu_Generator|clk_4Hz}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.262 
    Info (332113): ===================================================================
    Info (332113): Node             : liangzhu_player:Liang_Zhu_Generator|len[1]
    Info (332113): Clock            : liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332113):     20.000      0.000 FF  CELL  Liang_Zhu_Generator|clk_4Hz|q
    Info (332113):     21.115      1.115 FF    IC  Liang_Zhu_Generator|len[1]|clk
    Info (332113):     21.739      0.624 FF  CELL  liangzhu_player:Liang_Zhu_Generator|len[1]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           liangzhu_player:Liang_Zhu_Generator|clk_4Hz
    Info (332113):     40.000      0.000 RR  CELL  Liang_Zhu_Generator|clk_4Hz|q
    Info (332113):     40.880      0.880 RR    IC  Liang_Zhu_Generator|len[1]|clk
    Info (332113):     41.262      0.382 RR  CELL  liangzhu_player:Liang_Zhu_Generator|len[1]
    Info (332113):     41.558      0.296           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.819
    Info (332113): Slack            :    19.262
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.308
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|audio_clock:u4|L...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.308 
    Info (332113): ===================================================================
    Info (332113): Node             : to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]
    Info (332113): Clock            : audio_controller:audio_control|audio_clock:u4|LRCK_1X (INVERTED)
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113):      0.000      0.000 RR  CELL  audio_control|u4|LRCK_1X|q
    Info (332113):      0.701      0.701 RR    IC  interface_actual_audio_data_right|outdata[3]|clk
    Info (332113):      1.409      0.708 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332113):     20.000      0.000 FF  CELL  audio_control|u4|LRCK_1X|q
    Info (332113):     20.544      0.544 FF    IC  interface_actual_audio_data_right|outdata[3]|clk
    Info (332113):     20.854      0.310 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right|outdata[3]
    Info (332113):     21.274      0.420           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.865
    Info (332113): Slack            :    19.308
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.347
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|I2C_AV_Config:u3...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.347 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2
    Info (332113): Clock            : audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113):     20.000      0.000 FF  CELL  audio_control|u3|mI2C_CTRL_CLK|q
    Info (332113):     20.789      0.789 FF    IC  audio_control|u3|u0|ACK2|clk
    Info (332113):     21.413      0.624 FF  CELL  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332113):     40.000      0.000 RR  CELL  audio_control|u3|mI2C_CTRL_CLK|q
    Info (332113):     40.670      0.670 RR    IC  audio_control|u3|u0|ACK2|clk
    Info (332113):     41.052      0.382 RR  CELL  audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|ACK2
    Info (332113):     41.317      0.265           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.904
    Info (332113): Slack            :    19.347
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.356
    Info (332113): Targets: [get_clocks {liangzhu_player:Liang_Zhu_Generator|clk_6MHz}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.356 
    Info (332113): ===================================================================
    Info (332113): Node             : liangzhu_player:Liang_Zhu_Generator|count[0]
    Info (332113): Clock            : liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332113):     20.000      0.000 FF  CELL  Liang_Zhu_Generator|clk_6MHz|q
    Info (332113):     20.745      0.745 FF    IC  Liang_Zhu_Generator|count[0]|clk
    Info (332113):     21.363      0.618 FF  CELL  liangzhu_player:Liang_Zhu_Generator|count[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           liangzhu_player:Liang_Zhu_Generator|clk_6MHz
    Info (332113):     40.000      0.000 RR  CELL  Liang_Zhu_Generator|clk_6MHz|q
    Info (332113):     40.649      0.649 RR    IC  Liang_Zhu_Generator|count[0]|clk
    Info (332113):     41.021      0.372 RR  CELL  liangzhu_player:Liang_Zhu_Generator|count[0]
    Info (332113):     41.276      0.255           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.913
    Info (332113): Slack            :    19.356
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.379
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|audio_clock:u4|o...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.379 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332113): Clock            : audio_controller:audio_control|audio_clock:u4|oAUD_BCK (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332113):     20.000      0.000 FF  CELL  audio_control|u4|oAUD_BCK|q
    Info (332113):     20.678      0.678 FF    IC  audio_control|u5|SEL_Cont[1]|clk
    Info (332113):     21.370      0.692 FR  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332113):     40.000      0.000 RR  CELL  audio_control|u4|oAUD_BCK|q
    Info (332113):     40.593      0.593 RR    IC  audio_control|u5|SEL_Cont[1]|clk
    Info (332113):     40.892      0.299 RF  CELL  audio_controller:audio_control|audio_converter:u5|SEL_Cont[1]
    Info (332113):     41.306      0.414           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.936
    Info (332113): Slack            :    19.379
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.394
    Info (332113): Targets: [get_clocks {speed_up_event_trigger}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.394 
    Info (332113): ===================================================================
    Info (332113): Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332113): Clock            : speed_up_event_trigger
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           speed_up_event_trigger
    Info (332113):     20.000      0.000 FF  CELL  speed_up_event_trigger|q
    Info (332113):     20.681      0.681 FF    IC  make_speedup_pulse|async_trap|clk
    Info (332113):     21.319      0.638 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           speed_up_event_trigger
    Info (332113):     40.000      0.000 RR  CELL  speed_up_event_trigger|q
    Info (332113):     40.632      0.632 RR    IC  make_speedup_pulse|async_trap|clk
    Info (332113):     41.017      0.385 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap
    Info (332113):     41.270      0.253           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.951
    Info (332113): Slack            :    19.394
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.399
    Info (332113): Targets: [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|v...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.399 
    Info (332113): ===================================================================
    Info (332113): Node             : doublesync:key0_doublsync|reg2
    Info (332113): Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):      0.000      0.000 RR  CELL  Gen_1KHz_clk|Div_Clk|tc_reg|q
    Info (332113):      0.591      0.591 RR    IC  key0_doublsync|reg2|clk
    Info (332113):      1.157      0.566 RR  CELL  doublesync:key0_doublsync|reg2
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     20.000      0.000 FF  CELL  Gen_1KHz_clk|Div_Clk|tc_reg|q
    Info (332113):     20.410      0.410 FF    IC  key0_doublsync|reg2|clk
    Info (332113):     20.875      0.465 FF  CELL  doublesync:key0_doublsync|reg2
    Info (332113):     21.113      0.238           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.956
    Info (332113): Slack            :    19.399
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.401
    Info (332113): Targets: [get_clocks {Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|va...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.401 
    Info (332113): ===================================================================
    Info (332113): Node             : regd_actual_7seg_output[12]
    Info (332113): Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):      0.000      0.000 RR  CELL  Gen_2Hz_clk|Div_Clk|tc_reg|q
    Info (332113):      0.332      0.332 RR    IC  regd_actual_7seg_output[12]|clk
    Info (332113):      0.889      0.557 RR  CELL  regd_actual_7seg_output[12]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332113):     20.000      0.000 FF  CELL  Gen_2Hz_clk|Div_Clk|tc_reg|q
    Info (332113):     20.205      0.205 FF    IC  regd_actual_7seg_output[12]|clk
    Info (332113):     20.650      0.445 FF  CELL  regd_actual_7seg_output[12]
    Info (332113):     20.847      0.197           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.958
    Info (332113): Slack            :    19.401
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.403
    Info (332113): Targets: [get_clocks {doublesync:key2_doublsync|reg2}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.403 
    Info (332113): ===================================================================
    Info (332113): Node             : speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332113): Clock            : doublesync:key2_doublsync|reg2
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           doublesync:key2_doublsync|reg2
    Info (332113):      0.000      0.000 RR  CELL  key2_doublsync|reg2|q
    Info (332113):      0.326      0.326 RR    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clk
    Info (332113):      0.876      0.550 RR  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           doublesync:key2_doublsync|reg2
    Info (332113):     20.000      0.000 FF  CELL  key2_doublsync|reg2|q
    Info (332113):     20.199      0.199 FF    IC  speed_reg_control_inst|make_song_restart_signal|async_trap|clk
    Info (332113):     20.640      0.441 FF  CELL  speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|async_trap
    Info (332113):     20.836      0.196           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.960
    Info (332113): Slack            :    19.403
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.404
    Info (332113): Targets: [get_clocks {Clock_Divider:Clock_Divider_LED|clock_out}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.404 
    Info (332113): ===================================================================
    Info (332113): Node             : LED_Control:LED_Control|LEDR[6]
    Info (332113): Clock            : Clock_Divider:Clock_Divider_LED|clock_out
    Info (332113): Type             : Low Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           Clock_Divider:Clock_Divider_LED|clock_out
    Info (332113):     20.000      0.000 FF  CELL  Clock_Divider_LED|clock_out|q
    Info (332113):     20.580      0.580 FF    IC  LED_Control|LEDR[6]|clk
    Info (332113):     21.197      0.617 FF  CELL  LED_Control:LED_Control|LEDR[6]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           Clock_Divider:Clock_Divider_LED|clock_out
    Info (332113):     40.000      0.000 RR  CELL  Clock_Divider_LED|clock_out|q
    Info (332113):     40.540      0.540 RR    IC  LED_Control|LEDR[6]|clk
    Info (332113):     40.916      0.376 RR  CELL  LED_Control:LED_Control|LEDR[6]
    Info (332113):     41.158      0.242           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.961
    Info (332113): Slack            :    19.404
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.425
    Info (332113): Targets: [get_clocks {speed_down_event_trigger}]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.425 
    Info (332113): ===================================================================
    Info (332113): Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332113): Clock            : speed_down_event_trigger
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):      0.000      0.000           launch edge time
    Info (332113):      0.000      0.000           source latency
    Info (332113):      0.000      0.000           speed_down_event_trigger
    Info (332113):      0.000      0.000 RR  CELL  speed_down_event_trigger|q
    Info (332113):      0.423      0.423 RR    IC  make_speedown_pulse|async_trap|clk
    Info (332113):      0.979      0.556 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           speed_down_event_trigger
    Info (332113):     20.000      0.000 FF  CELL  speed_down_event_trigger|q
    Info (332113):     20.306      0.306 FF    IC  make_speedown_pulse|async_trap|clk
    Info (332113):     20.749      0.443 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap
    Info (332113):     20.961      0.212           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.982
    Info (332113): Slack            :    19.425
    Info (332113): ===================================================================
    Info (332113): 
Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.431
    Info (332113): Targets: [get_clocks {audio_controller:audio_control|TFF_power_of_2_d...]
    Info (332113): -nworst: 1
    Info (332113): -detail: full_path
Info (332113): Path #1: slack is 19.431 
    Info (332113): ===================================================================
    Info (332113): Node             : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113): Clock            : audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] (INVERTED)
    Info (332113): Type             : High Pulse Width
    Info (332113): 
    Info (332113): Late Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     20.000     20.000           launch edge time
    Info (332113):     20.000      0.000           source latency
    Info (332113):     20.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332113):     20.000      0.000 FF  CELL  audio_control|generate_aud_ctrl_clk|div_reg_top|outdata[0]|q
    Info (332113):     20.576      0.576 FF    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|clk
    Info (332113):     21.270      0.694 FR  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113): 
    Info (332113): Early Clock Arrival Path:
    Info (332113): 
    Info (332113): Total (ns)  Incr (ns)     Type  Element
    Info (332113): ==========  ========= ==  ====  ===================================
    Info (332113):     40.000     40.000           launch edge time
    Info (332113):     40.000      0.000           source latency
    Info (332113):     40.000      0.000           audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332113):     40.000      0.000 RR  CELL  audio_control|generate_aud_ctrl_clk|div_reg_top|outdata[0]|q
    Info (332113):     40.550      0.550 RR    IC  audio_control|generate_aud_ctrl_clk|div_regs_gen[1].div_reg|outdata[0]|clk
    Info (332113):     40.851      0.301 RF  CELL  audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332113):     41.258      0.407           clock pessimism removed
    Info (332113): 
    Info (332113): Required Width   :     0.557
    Info (332113): Actual Width     :    19.988
    Info (332113): Slack            :    19.431
    Info (332113): ===================================================================
    Info (332113): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 5134 megabytes
    Info: Processing ended: Mon Jan 21 22:51:45 2019
    Info: Elapsed time: 00:01:45
    Info: Total CPU time (on all processors): 00:01:47


