# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../L-CPU.srcs/sources_1/new/L_CPU_beh.vhd" \
"../../../../L-CPU.srcs/sources_1/new/Mem.vhd" \
"../../../../L-CPU.srcs/sim_1/new/L_CPU_tester1.vhd" \

# Do not sort compile order
nosort
