

================================================================
== Vivado HLS Report for 'B_IO_L2_in_inter_trans'
================================================================
* Date:           Thu Jun 10 11:44:09 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel3_u250
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        2|    32769| 6.666 ns | 0.109 ms |    2|  32769|   none  |
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Loop 1  |        0|    32767|         2|          1|          1| 0 ~ 32767 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i256]* %local_B_V, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_B_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %idx)"   --->   Operation 8 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_B_V_addr_3 = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 2048"   --->   Operation 9 'getelementptr' 'local_B_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(i256* %local_B_V_addr_3, [1 x i8]* @p_str, [12 x i8]* @p_str7, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln304 = trunc i5 %idx_read to i4" [src/kernel_kernel_new.cpp:304]   --->   Operation 11 'trunc' 'trunc_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.65ns)   --->   "%empty = icmp ugt i4 %trunc_ln304, -6" [src/kernel_kernel_new.cpp:304]   --->   Operation 12 'icmp' 'empty' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node sub_ln304)   --->   "%umax2 = select i1 %empty, i4 %trunc_ln304, i4 -6" [src/kernel_kernel_new.cpp:304]   --->   Operation 13 'select' 'umax2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.35ns) (out node of the LUT)   --->   "%sub_ln304 = sub i4 %umax2, %trunc_ln304" [src/kernel_kernel_new.cpp:304]   --->   Operation 14 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i4.i11(i4 %sub_ln304, i11 0)" [src/kernel_kernel_new.cpp:304]   --->   Operation 15 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:304]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i15 [ 0, %0 ], [ %add_ln899, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:304]   --->   Operation 17 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c3_V_1 = phi i4 [ %trunc_ln304, %0 ], [ %select_ln899, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:304]   --->   Operation 18 'phi' 'c3_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %0 ], [ %select_ln306, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:306]   --->   Operation 19 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_053_0 = phi i7 [ 0, %0 ], [ %select_ln544_137, %hls_label_6_end ]" [src/kernel_kernel_new.cpp:313]   --->   Operation 20 'phi' 'p_053_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_067_0 = phi i6 [ 0, %0 ], [ %c5_V, %hls_label_6_end ]"   --->   Operation 21 'phi' 'p_067_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.66ns)   --->   "%icmp_ln899 = icmp eq i15 %indvar_flatten14, %tmp_s" [src/kernel_kernel_new.cpp:304]   --->   Operation 22 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty_1059 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.58ns)   --->   "%add_ln899 = add i15 %indvar_flatten14, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 24 'add' 'add_ln899' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln899, label %.loopexit, label %hls_label_6_begin" [src/kernel_kernel_new.cpp:304]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.33ns)   --->   "%c3_V = add i4 %c3_V_1, 1" [src/kernel_kernel_new.cpp:304]   --->   Operation 26 'add' 'c3_V' <Predicate = (!icmp_ln899)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.64ns)   --->   "%icmp_ln306 = icmp eq i13 %indvar_flatten, 2048" [src/kernel_kernel_new.cpp:306]   --->   Operation 27 'icmp' 'icmp_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.30ns)   --->   "%select_ln879 = select i1 %icmp_ln306, i7 0, i7 %p_053_0" [src/kernel_kernel_new.cpp:312]   --->   Operation 28 'select' 'select_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.65ns)   --->   "%icmp_ln879 = icmp eq i4 %c3_V, %trunc_ln304" [src/kernel_kernel_new.cpp:312]   --->   Operation 29 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.65ns)   --->   "%icmp_ln879_6 = icmp eq i4 %c3_V_1, %trunc_ln304" [src/kernel_kernel_new.cpp:312]   --->   Operation 30 'icmp' 'icmp_ln879_6' <Predicate = (!icmp_ln899)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln879_122 = select i1 %icmp_ln306, i1 %icmp_ln879, i1 %icmp_ln879_6" [src/kernel_kernel_new.cpp:312]   --->   Operation 31 'select' 'select_ln879_122' <Predicate = (!icmp_ln899)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln879)   --->   "%xor_ln879 = xor i1 %icmp_ln306, true" [src/kernel_kernel_new.cpp:312]   --->   Operation 32 'xor' 'xor_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln308 = icmp eq i6 %p_067_0, -32" [src/kernel_kernel_new.cpp:308]   --->   Operation 33 'icmp' 'icmp_ln308' <Predicate = (!icmp_ln899)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln879 = and i1 %icmp_ln308, %xor_ln879" [src/kernel_kernel_new.cpp:312]   --->   Operation 34 'and' 'and_ln879' <Predicate = (!icmp_ln899)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.35ns)   --->   "%select_ln899 = select i1 %icmp_ln306, i4 %c3_V, i4 %c3_V_1" [src/kernel_kernel_new.cpp:304]   --->   Operation 35 'select' 'select_ln899' <Predicate = (!icmp_ln899)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%c4_V = add i7 %select_ln879, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 36 'add' 'c4_V' <Predicate = (!icmp_ln899)> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln544)   --->   "%or_ln544 = or i1 %and_ln879, %icmp_ln306" [src/kernel_kernel_new.cpp:313]   --->   Operation 37 'or' 'or_ln544' <Predicate = (!icmp_ln899)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln544 = select i1 %or_ln544, i6 0, i6 %p_067_0" [src/kernel_kernel_new.cpp:313]   --->   Operation 38 'select' 'select_ln544' <Predicate = (!icmp_ln899)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.30ns)   --->   "%select_ln544_137 = select i1 %and_ln879, i7 %c4_V, i7 %select_ln879" [src/kernel_kernel_new.cpp:313]   --->   Operation 39 'select' 'select_ln544_137' <Predicate = (!icmp_ln899)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "br i1 %select_ln879_122, label %1, label %2" [src/kernel_kernel_new.cpp:312]   --->   Operation 40 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.43ns)   --->   "%c5_V = add i6 %select_ln544, 1" [src/kernel_kernel_new.cpp:308]   --->   Operation 41 'add' 'c5_V' <Predicate = (!icmp_ln899)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.54ns)   --->   "%add_ln306 = add i13 %indvar_flatten, 1" [src/kernel_kernel_new.cpp:306]   --->   Operation 42 'add' 'add_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.32ns)   --->   "%select_ln306 = select i1 %icmp_ln306, i13 1, i13 %add_ln306" [src/kernel_kernel_new.cpp:306]   --->   Operation 43 'select' 'select_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.32> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.43>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_131 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %select_ln544_137, i5 0)" [src/kernel_kernel_new.cpp:306]   --->   Operation 44 'bitconcatenate' 'tmp_131' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln306 = zext i12 %tmp_131 to i14" [src/kernel_kernel_new.cpp:306]   --->   Operation 45 'zext' 'zext_ln306' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [src/kernel_kernel_new.cpp:308]   --->   Operation 46 'specregionbegin' 'tmp' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [src/kernel_kernel_new.cpp:309]   --->   Operation 47 'specpipeline' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.21ns)   --->   "%tmp_V = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_B_in_V_V)" [src/kernel_kernel_new.cpp:311]   --->   Operation 48 'read' 'tmp_V' <Predicate = (!icmp_ln899)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 49 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_B_out_V_V, i256 %tmp_V)" [src/kernel_kernel_new.cpp:315]   --->   Operation 49 'write' <Predicate = (!select_ln879_122)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 0> <FIFO>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %hls_label_6_end"   --->   Operation 50 'br' <Predicate = (!select_ln879_122)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i6 %select_ln544 to i14" [src/kernel_kernel_new.cpp:313]   --->   Operation 51 'zext' 'zext_ln321' <Predicate = (select_ln879_122)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln321 = add i14 %zext_ln306, %zext_ln321" [src/kernel_kernel_new.cpp:313]   --->   Operation 52 'add' 'add_ln321' <Predicate = (select_ln879_122)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln321_3 = add i14 %add_ln321, 2048" [src/kernel_kernel_new.cpp:313]   --->   Operation 53 'add' 'add_ln321_3' <Predicate = (select_ln879_122)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln321_263 = zext i14 %add_ln321_3 to i64" [src/kernel_kernel_new.cpp:313]   --->   Operation 54 'zext' 'zext_ln321_263' <Predicate = (select_ln879_122)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%local_B_V_addr = getelementptr [4096 x i256]* %local_B_V, i64 0, i64 %zext_ln321_263" [src/kernel_kernel_new.cpp:313]   --->   Operation 55 'getelementptr' 'local_B_V_addr' <Predicate = (select_ln879_122)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.15ns)   --->   "store i256 %tmp_V, i256* %local_B_V_addr, align 32" [src/kernel_kernel_new.cpp:313]   --->   Operation 56 'store' <Predicate = (select_ln879_122)> <Delay = 1.15> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 4096> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %hls_label_6_end" [src/kernel_kernel_new.cpp:314]   --->   Operation 57 'br' <Predicate = (select_ln879_122)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_1060 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [src/kernel_kernel_new.cpp:317]   --->   Operation 58 'specregionend' 'empty_1060' <Predicate = (!icmp_ln899)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_kernel_new.cpp:308]   --->   Operation 59 'br' <Predicate = (!icmp_ln899)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "ret void" [src/kernel_kernel_new.cpp:320]   --->   Operation 60 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ local_B_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ fifo_B_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_B_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0    (specmemcore      ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
idx_read           (read             ) [ 00000]
local_B_V_addr_3   (getelementptr    ) [ 00000]
specmemcore_ln0    (specmemcore      ) [ 00000]
trunc_ln304        (trunc            ) [ 01110]
empty              (icmp             ) [ 00000]
umax2              (select           ) [ 00000]
sub_ln304          (sub              ) [ 00000]
tmp_s              (bitconcatenate   ) [ 00110]
br_ln304           (br               ) [ 01110]
indvar_flatten14   (phi              ) [ 00100]
c3_V_1             (phi              ) [ 00100]
indvar_flatten     (phi              ) [ 00100]
p_053_0            (phi              ) [ 00100]
p_067_0            (phi              ) [ 00100]
icmp_ln899         (icmp             ) [ 00110]
empty_1059         (speclooptripcount) [ 00000]
add_ln899          (add              ) [ 01110]
br_ln304           (br               ) [ 00000]
c3_V               (add              ) [ 00000]
icmp_ln306         (icmp             ) [ 00000]
select_ln879       (select           ) [ 00000]
icmp_ln879         (icmp             ) [ 00000]
icmp_ln879_6       (icmp             ) [ 00000]
select_ln879_122   (select           ) [ 00110]
xor_ln879          (xor              ) [ 00000]
icmp_ln308         (icmp             ) [ 00000]
and_ln879          (and              ) [ 00000]
select_ln899       (select           ) [ 01110]
c4_V               (add              ) [ 00000]
or_ln544           (or               ) [ 00000]
select_ln544       (select           ) [ 00110]
select_ln544_137   (select           ) [ 01110]
br_ln312           (br               ) [ 00000]
c5_V               (add              ) [ 01110]
add_ln306          (add              ) [ 00000]
select_ln306       (select           ) [ 01110]
tmp_131            (bitconcatenate   ) [ 00000]
zext_ln306         (zext             ) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln309 (specpipeline     ) [ 00000]
tmp_V              (read             ) [ 00000]
write_ln315        (write            ) [ 00000]
br_ln0             (br               ) [ 00000]
zext_ln321         (zext             ) [ 00000]
add_ln321          (add              ) [ 00000]
add_ln321_3        (add              ) [ 00000]
zext_ln321_263     (zext             ) [ 00000]
local_B_V_addr     (getelementptr    ) [ 00000]
store_ln313        (store            ) [ 00000]
br_ln314           (br               ) [ 00000]
empty_1060         (specregionend    ) [ 00000]
br_ln308           (br               ) [ 01110]
ret_ln320          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idx">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_B_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_B_in_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_B_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_B_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i4.i11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="idx_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="256" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="0"/>
<pin id="95" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln315_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="256" slack="0"/>
<pin id="101" dir="0" index="2" bw="256" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln315/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="local_B_V_addr_3_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="256" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="13" slack="0"/>
<pin id="110" dir="1" index="3" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="local_B_V_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="256" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="14" slack="0"/>
<pin id="118" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_B_V_addr/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln313_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="12" slack="0"/>
<pin id="127" dir="0" index="5" bw="256" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="256" slack="2147483647"/>
<pin id="129" dir="1" index="7" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/3 "/>
</bind>
</comp>

<comp id="132" class="1005" name="indvar_flatten14_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="1"/>
<pin id="134" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten14 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten14_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="15" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten14/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="c3_V_1_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="c3_V_1 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="c3_V_1_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c3_V_1/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="indvar_flatten_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="1"/>
<pin id="154" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="13" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_053_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="1"/>
<pin id="165" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_053_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="p_053_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_053_0/2 "/>
</bind>
</comp>

<comp id="174" class="1005" name="p_067_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="1"/>
<pin id="176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_067_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_067_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_067_0/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="trunc_ln304_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln304/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="empty_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="4" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="umax2_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="4" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="umax2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sub_ln304_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln304/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_s_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="15" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln899_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="1"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln899/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln899_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="c3_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c3_V/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln306_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="13" slack="0"/>
<pin id="236" dir="0" index="1" bw="13" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="select_ln879_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="7" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln879_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="4" slack="1"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="icmp_ln879_6_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="4" slack="1"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_6/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln879_122_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879_122/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln879_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="icmp_ln308_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln308/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="and_ln879_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln879/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln899_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln899/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="c4_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="or_ln544_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln544/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln544_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln544_137_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="0" index="2" bw="7" slack="0"/>
<pin id="316" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln544_137/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="c5_V_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5_V/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="add_ln306_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="13" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln306/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln306_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="13" slack="0"/>
<pin id="336" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln306/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_131_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="1"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_131/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln306_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln306/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln321_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="6" slack="1"/>
<pin id="353" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln321_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="6" slack="0"/>
<pin id="357" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln321_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="13" slack="0"/>
<pin id="362" dir="0" index="1" bw="13" slack="0"/>
<pin id="363" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321_3/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="zext_ln321_263_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="14" slack="0"/>
<pin id="368" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_263/3 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln304_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln304 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tmp_s_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="1"/>
<pin id="380" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="383" class="1005" name="icmp_ln899_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln899 "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln899_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="15" slack="0"/>
<pin id="389" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln899 "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln879_122_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln879_122 "/>
</bind>
</comp>

<comp id="396" class="1005" name="select_ln899_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln899 "/>
</bind>
</comp>

<comp id="401" class="1005" name="select_ln544_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="6" slack="1"/>
<pin id="403" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln544 "/>
</bind>
</comp>

<comp id="406" class="1005" name="select_ln544_137_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln544_137 "/>
</bind>
</comp>

<comp id="412" class="1005" name="c5_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="6" slack="0"/>
<pin id="414" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="c5_V "/>
</bind>
</comp>

<comp id="417" class="1005" name="select_ln306_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="13" slack="0"/>
<pin id="419" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="select_ln306 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="78" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="80" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="92" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="130"><net_src comp="92" pin="2"/><net_sink comp="121" pin=4"/></net>

<net id="131"><net_src comp="114" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="44" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="86" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="185" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="185" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="136" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="136" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="50" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="146" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="156" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="167" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="252"><net_src comp="228" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="146" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="234" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="248" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="234" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="178" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="58" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="266" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="289"><net_src comp="234" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="228" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="146" pin="4"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="240" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="60" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="278" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="234" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="44" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="178" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="278" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="292" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="240" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="304" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="62" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="156" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="64" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="234" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="326" pin="2"/><net_sink comp="332" pin=2"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="82" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="369"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="374"><net_src comp="185" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="377"><net_src comp="371" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="381"><net_src comp="209" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="386"><net_src comp="217" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="222" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="395"><net_src comp="258" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="284" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="404"><net_src comp="304" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="409"><net_src comp="312" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="415"><net_src comp="320" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="420"><net_src comp="332" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="156" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_B_V | {3 }
	Port: fifo_B_out_V_V | {3 }
 - Input state : 
	Port: B_IO_L2_in_inter_trans : idx | {1 }
	Port: B_IO_L2_in_inter_trans : fifo_B_in_V_V | {3 }
  - Chain level:
	State 1
		specmemcore_ln0 : 1
		empty : 1
		umax2 : 2
		sub_ln304 : 3
		tmp_s : 4
	State 2
		icmp_ln899 : 1
		add_ln899 : 1
		br_ln304 : 2
		c3_V : 1
		icmp_ln306 : 1
		select_ln879 : 2
		icmp_ln879 : 2
		icmp_ln879_6 : 1
		select_ln879_122 : 3
		xor_ln879 : 2
		icmp_ln308 : 1
		and_ln879 : 2
		select_ln899 : 2
		c4_V : 3
		or_ln544 : 2
		select_ln544 : 2
		select_ln544_137 : 2
		br_ln312 : 4
		c5_V : 3
		add_ln306 : 1
		select_ln306 : 2
	State 3
		zext_ln306 : 1
		add_ln321 : 2
		add_ln321_3 : 3
		zext_ln321_263 : 4
		local_B_V_addr : 5
		store_ln313 : 6
		empty_1060 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln899_fu_222    |    0    |    15   |
|          |       c3_V_fu_228       |    0    |    6    |
|          |       c4_V_fu_292       |    0    |    7    |
|    add   |       c5_V_fu_320       |    0    |    6    |
|          |     add_ln306_fu_326    |    0    |    13   |
|          |     add_ln321_fu_354    |    0    |    19   |
|          |    add_ln321_3_fu_360   |    0    |    19   |
|----------|-------------------------|---------|---------|
|          |       empty_fu_189      |    0    |    9    |
|          |    icmp_ln899_fu_217    |    0    |    13   |
|   icmp   |    icmp_ln306_fu_234    |    0    |    13   |
|          |    icmp_ln879_fu_248    |    0    |    9    |
|          |   icmp_ln879_6_fu_253   |    0    |    9    |
|          |    icmp_ln308_fu_272    |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |       umax2_fu_195      |    0    |    4    |
|          |   select_ln879_fu_240   |    0    |    7    |
|          | select_ln879_122_fu_258 |    0    |    2    |
|  select  |   select_ln899_fu_284   |    0    |    4    |
|          |   select_ln544_fu_304   |    0    |    6    |
|          | select_ln544_137_fu_312 |    0    |    7    |
|          |   select_ln306_fu_332   |    0    |    13   |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln304_fu_203    |    0    |    6    |
|----------|-------------------------|---------|---------|
|    xor   |     xor_ln879_fu_266    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    and   |     and_ln879_fu_278    |    0    |    2    |
|----------|-------------------------|---------|---------|
|    or    |     or_ln544_fu_298     |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |   idx_read_read_fu_86   |    0    |    0    |
|          |     tmp_V_read_fu_92    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln315_write_fu_98 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln304_fu_185   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_209      |    0    |    0    |
|          |      tmp_131_fu_340     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln306_fu_347    |    0    |    0    |
|   zext   |    zext_ln321_fu_351    |    0    |    0    |
|          |  zext_ln321_263_fu_366  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   204   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln899_reg_387   |   15   |
|     c3_V_1_reg_143     |    4   |
|      c5_V_reg_412      |    6   |
|   icmp_ln899_reg_383   |    1   |
|indvar_flatten14_reg_132|   15   |
| indvar_flatten_reg_152 |   13   |
|     p_053_0_reg_163    |    7   |
|     p_067_0_reg_174    |    6   |
|  select_ln306_reg_417  |   13   |
|select_ln544_137_reg_406|    7   |
|  select_ln544_reg_401  |    6   |
|select_ln879_122_reg_392|    1   |
|  select_ln899_reg_396  |    4   |
|      tmp_s_reg_378     |   15   |
|   trunc_ln304_reg_371  |    4   |
+------------------------+--------+
|          Total         |   117  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   204  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   117  |    -   |
+-----------+--------+--------+
|   Total   |   117  |   204  |
+-----------+--------+--------+
