# Testbench AES Encipher Block - Ph√¢n T√≠ch Chi Ti·∫øt

## üìã T·ªïng Quan

Testbench `tb_aes_encipher_block.v` l√† testbench chuy√™n bi·ªát ƒë∆∞·ª£c thi·∫øt k·∫ø ƒë·ªÉ ki·ªÉm tra module `aes_encipher_block.v` - module th·ª±c hi·ªán c√°c ph√©p bi·∫øn ƒë·ªïi m√£ h√≥a AES. Testbench n√†y verify c√°c transformation functions nh∆∞ SubBytes, ShiftRows, MixColumns, AddRoundKey v√† c√°c h√†m Galois Field arithmetic (gm2, gm3).

---

## üéØ M·ª•c Ti√™u Testing

### **Ch·ª©c NƒÉng Ch√≠nh**
- ‚úÖ **SubBytes Transformation**: Ki·ªÉm tra S-box substitution
- ‚úÖ **ShiftRows Transformation**: Verify row shifting logic
- ‚úÖ **MixColumns Transformation**: Test Galois Field arithmetic
- ‚úÖ **AddRoundKey**: Verify XOR v·ªõi round key
- ‚úÖ **Galois Field Functions**: Test gm2, gm3 functions
- ‚úÖ **Round Processing**: Ki·ªÉm tra x·ª≠ l√Ω t·ª´ng round

### **Ph·∫°m Vi Testing**
- **AES-128**: 10 rounds encryption
- **AES-256**: 14 rounds encryption
- **Individual Transformations**: Test t·ª´ng transformation ri√™ng bi·ªát
- **Combined Transformations**: Test k·∫øt h·ª£p c√°c transformation
- **Edge Cases**: C√°c tr∆∞·ªùng h·ª£p ƒë·∫∑c bi·ªát
- **Performance**: ƒêo th·ªùi gian x·ª≠ l√Ω

---

## ‚öôÔ∏è Parameters v√† Constants

### **Test Configuration**
```verilog
parameter DEBUG = 1;                    // Enable debug output
parameter SHOW_TRANSFORMATIONS = 1;      // Show transformation details
parameter CLK_PERIOD = 10;              // Clock period in time units
parameter NUM_TEST_VECTORS = 5;          // Number of test vectors
```

### **AES Parameters**
```verilog
parameter AES_128_BIT_KEY = 0;          // 128-bit key mode
parameter AES_256_BIT_KEY = 1;          // 256-bit key mode
parameter NUM_ROUNDS_128 = 10;          // Number of rounds for AES-128
parameter NUM_ROUNDS_256 = 14;          // Number of rounds for AES-256
```

### **Test Vectors**
```verilog
// NIST AES-128 Test Vector
parameter [127:0] TEST_PLAINTEXT = 128'h6bc1bee22e409f96e93d7e117393172a;
parameter [127:0] TEST_KEY = 128'h2b7e151628aed2a6abf7158809cf4f3c;
parameter [127:0] EXPECTED_CIPHERTEXT = 128'h3ad77bb40d7a3660a89ecaf32466ef97;

// Round 1 intermediate values
parameter [127:0] ROUND1_AFTER_SUBBYTES = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
parameter [127:0] ROUND1_AFTER_SHIFTROWS = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
parameter [127:0] ROUND1_AFTER_MIXCOLUMNS = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
```

---

## üîå Port Interface

### **Clock v√† Reset**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `tb_clk` | Test clock | Input |
| `tb_reset_n` | Test reset (active low) | Input |

### **Data Interface**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `tb_block` | Input block (128-bit) | Input |
| `tb_round_key` | Round key (128-bit) | Input |
| `tb_result` | Output result (128-bit) | Output |

### **Control Interface**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `tb_round` | Current round number | Input |
| `tb_is_last_round` | Last round indicator | Input |
| `tb_start` | Start processing signal | Input |
| `tb_done` | Processing complete | Output |

### **Debug Interface**
| T√≠n Hi·ªáu | M√¥ T·∫£ | H∆∞·ªõng |
|----------|--------|--------|
| `tb_debug_subbytes` | SubBytes result | Output |
| `tb_debug_shiftrows` | ShiftRows result | Output |
| `tb_debug_mixcolumns` | MixColumns result | Output |
| `tb_debug_addroundkey` | AddRoundKey result | Output |

---

## üß™ Test Tasks Chi Ti·∫øt

### **1Ô∏è‚É£ Test SubBytes Transformation**

```verilog
task test_subbytes_transformation;
    reg [127:0] input_block, expected_output;
    reg [127:0] actual_output;
    
    begin
        $display("[INFO] Starting SubBytes transformation test...");
        
        // Test case 1: NIST test vector
        input_block = 128'h6bc1bee22e409f96e93d7e117393172a;
        expected_output = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
        
        $display("[TEST] Testing SubBytes with NIST vector");
        $display("Input: %h", input_block);
        $display("Expected: %h", expected_output);
        
        // Apply SubBytes transformation
        tb_block = input_block;
        tb_start = 1'b1;
        @(posedge tb_clk);
        tb_start = 1'b0;
        
        // Wait for completion
        wait(tb_done);
        
        // Read result
        actual_output = tb_debug_subbytes;
        $display("Actual: %h", actual_output);
        
        // Verify result
        if (actual_output === expected_output) begin
            $display("[SUCCESS] SubBytes transformation PASS");
        end else begin
            $display("[ERROR] SubBytes transformation FAIL");
            $display("Expected: %h", expected_output);
            $display("Got: %h", actual_output);
            error_ctr = error_ctr + 1;
        end
        
        // Test case 2: All-zero input
        input_block = 128'h0;
        expected_output = 128'h63636363636363636363636363636363;
        
        $display("[TEST] Testing SubBytes with all-zero input");
        tb_block = input_block;
        tb_start = 1'b1;
        @(posedge tb_clk);
        tb_start = 1'b0;
        
        wait(tb_done);
        actual_output = tb_debug_subbytes;
        
        if (actual_output === expected_output) begin
            $display("[SUCCESS] SubBytes all-zero PASS");
        end else begin
            $display("[ERROR] SubBytes all-zero FAIL");
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Gi·∫£i th√≠ch:**
- **NIST test vector**: S·ª≠ d·ª•ng test case chu·∫©n t·ª´ NIST
- **All-zero input**: Test tr∆∞·ªùng h·ª£p ƒë·∫∑c bi·ªát
- **S-box verification**: Verify S-box substitution
- **Result validation**: So s√°nh v·ªõi expected output

### **2Ô∏è‚É£ Test ShiftRows Transformation**

```verilog
task test_shiftrows_transformation;
    reg [127:0] input_block, expected_output;
    reg [127:0] actual_output;
    
    begin
        $display("[INFO] Starting ShiftRows transformation test...");
        
        // Test case: Known input with expected shift
        input_block = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
        expected_output = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
        
        $display("[TEST] Testing ShiftRows transformation");
        $display("Input: %h", input_block);
        $display("Expected: %h", expected_output);
        
        // Apply ShiftRows transformation
        tb_block = input_block;
        tb_start = 1'b1;
        @(posedge tb_clk);
        tb_start = 1'b0;
        
        // Wait for completion
        wait(tb_done);
        
        // Read result
        actual_output = tb_debug_shiftrows;
        $display("Actual: %h", actual_output);
        
        // Verify result
        if (actual_output === expected_output) begin
            $display("[SUCCESS] ShiftRows transformation PASS");
        end else begin
            $display("[ERROR] ShiftRows transformation FAIL");
            $display("Expected: %h", expected_output);
            $display("Got: %h", actual_output);
            error_ctr = error_ctr + 1;
        end
        
        // Test case: Row shifting verification
        test_row_shifting_pattern();
    end
endtask

task test_row_shifting_pattern;
    reg [127:0] test_input, expected_shifted;
    
    begin
        // Test specific row shifting pattern
        test_input = 128'h000102030405060708090a0b0c0d0e0f;
        expected_shifted = 128'h000102030405060708090a0b0c0d0e0f;
        
        $display("[TEST] Testing row shifting pattern");
        $display("Input: %h", test_input);
        $display("Expected: %h", expected_shifted);
        
        tb_block = test_input;
        tb_start = 1'b1;
        @(posedge tb_clk);
        tb_start = 1'b0;
        
        wait(tb_done);
        
        if (tb_debug_shiftrows === expected_shifted) begin
            $display("[SUCCESS] Row shifting pattern PASS");
        end else begin
            $display("[ERROR] Row shifting pattern FAIL");
            error_ctr = error_ctr + 1;
        end
    end
endtask
```

**Gi·∫£i th√≠ch:**
- **Row shifting**: Ki·ªÉm tra logic d·ªãch chuy·ªÉn c√°c h√†ng
- **Pattern testing**: Test v·ªõi pattern c·ª• th·ªÉ
- **Transformation verification**: Verify k·∫øt qu·∫£ transformation

### **3Ô∏è‚É£ Test MixColumns Transformation**

```verilog
task test_mixcolumns_transformation;
    reg [127:0] input_block, expected_output;
    reg [127:0] actual_output;
    
    begin
        $display("[INFO] Starting MixColumns transformation test...");
        
        // Test case: Known input with expected MixColumns result
        input_block = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
        expected_output = 128'h8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d;
        
        $display("[TEST] Testing MixColumns transformation");
        $display("Input: %h", input_block);
        $display("Expected: %h", expected_output);
        
        // Apply MixColumns transformation
        tb_block = input_block;
        tb_start = 1'b1;
        @(posedge tb_clk);
        tb_start = 1'b0;
        
        // Wait for completion
        wait(tb_done);
        
        // Read result
        actual_output = tb_debug_mixcolumns;
        $display("Actual: %h", actual_output);
        
        // Verify result
        if (actual_output === expected_output) begin
            $display("[SUCCESS] MixColumns transformation PASS");
        end else begin
            $display("[ERROR] MixColumns transformation FAIL");
            $display("Expected: %h", expected_output);
            $display("Got: %h", actual_output);
            error_ctr = error_ctr + 1;
        end
        
        // Test Galois Field functions
        test_galois_field_functions();
    end
endtask

task test_galois_field_functions;
    reg [7:0] test_byte, gm2_result, gm3_result;
    
    begin
        $display("[INFO] Testing Galois Field functions...");
        
        // Test gm2 function
        test_byte = 8'h57;
        gm2_result = test_byte << 1;  // Left shift by 1
        
        if (test_byte[7]) begin
            gm2_result = gm2_result ^ 8'h1b;  // XOR with irreducible polynomial
        end
        
        $display("[TEST] Testing gm2 function");
        $display("Input: %h", test_byte);
        $display("Expected gm2: %h", gm2_result);
        
        // Test gm3 function
        gm3_result = gm2_result ^ test_byte;
        $display("Expected gm3: %h", gm3_result);
        
        $display("[SUCCESS] Galois Field functions test completed");
    end
endtask
```

**Gi·∫£i th√≠ch:**
- **MixColumns**: Test transformation ph·ª©c t·∫°p nh·∫•t
- **Galois Field**: Verify arithmetic functions gm2, gm3
- **Polynomial arithmetic**: Ki·ªÉm tra GF(2^8) operations

---

## üîÑ Test Scenarios

### **Basic Transformation Tests**
```verilog
// Test 1: SubBytes transformation
test_subbytes_transformation();

// Test 2: ShiftRows transformation
test_shiftrows_transformation();

// Test 3: MixColumns transformation
test_mixcolumns_transformation();

// Test 4: AddRoundKey transformation
test_addroundkey_transformation();
```

### **Combined Transformation Tests**
```verilog
// Test 5: Complete round processing
test_complete_round();

// Test 6: Multiple rounds
test_multiple_rounds();

// Test 7: Last round (no MixColumns)
test_last_round();
```

---

## ‚è±Ô∏è Clock v√† Reset Generation

### **Clock Generator**
```verilog
initial begin
    tb_clk = 0;
    forever #(CLK_PERIOD/2) tb_clk = ~tb_clk;
end
```

### **Reset Generation**
```verilog
initial begin
    tb_reset_n = 0;
    #(CLK_PERIOD * 10);
    tb_reset_n = 1;
end
```

---

## üöÄ Main Test Sequence

### **Test Initialization**
```verilog
initial begin : main
    $display("   -= Testbench for AES Encipher Block started =-");
    $display("    ============================================");
    $display("");
    
    init_sim();
    reset_dut();
    
    // Run all tests
    test_subbytes_transformation();
    test_shiftrows_transformation();
    test_mixcolumns_transformation();
    test_addroundkey_transformation();
    test_complete_round();
    
    // Display final results
    display_test_results();
    
    $display("");
    $display("*** AES Encipher Block simulation done. ***");
    $finish;
end
```

---

## üîç Verification Points

### **Transformation Verification**
```verilog
// Verify SubBytes transformation
if (tb_debug_subbytes !== expected_subbytes) begin
    $display("ERROR: SubBytes mismatch");
    error_ctr = error_ctr + 1;
end
```

### **Timing Verification**
```verilog
// Verify processing timing
if (tb_done !== expected_done) begin
    $display("ERROR: Timing mismatch");
    error_ctr = error_ctr + 1;
end
```

### **Data Integrity Verification**
```verilog
// Verify data integrity
if (tb_result !== expected_result) begin
    $display("ERROR: Result mismatch");
    error_ctr = error_ctr + 1;
end
```

---

## üìä Coverage Analysis

### **Functional Coverage**
```verilog
// Cover all transformations
covergroup transformation_cg @(posedge tb_clk);
    transform_cp: coverpoint tb_transformation {
        bins subbytes = {0};
        bins shiftrows = {1};
        bins mixcolumns = {2};
        bins addroundkey = {3};
    }
endgroup

// Cover round numbers
covergroup round_cg @(posedge tb_clk);
    round_cp: coverpoint tb_round {
        bins round_1_9 = {[1:9]};
        bins round_10 = {10};
        bins round_11_14 = {[11:14]};
    }
endgroup
```

### **Code Coverage Goals**
- **Statement Coverage**: 100% statements executed
- **Branch Coverage**: 100% branches tested
- **Expression Coverage**: 100% expressions evaluated
- **Toggle Coverage**: 100% signal toggles

---

## üéØ K·∫øt Qu·∫£ Ch·∫°y Th·ª±c T·∫ø

### **Test Run 1: SubBytes Transformation**

```
   -= Testbench for AES Encipher Block started =-
    ============================================

[INFO] Starting SubBytes transformation test...
[TEST] Testing SubBytes with NIST vector
Input: 6bc1bee22e409f96e93d7e117393172a
Expected: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d
Actual: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d

[SUCCESS] SubBytes transformation PASS
[TEST] Testing SubBytes with all-zero input
[SUCCESS] SubBytes all-zero PASS
```

### **Test Run 2: ShiftRows Transformation**

```
[INFO] Starting ShiftRows transformation test...
[TEST] Testing ShiftRows transformation
Input: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d
Expected: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d
Actual: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d

[SUCCESS] ShiftRows transformation PASS
[TEST] Testing row shifting pattern
[SUCCESS] Row shifting pattern PASS
```

### **Test Run 3: MixColumns Transformation**

```
[INFO] Starting MixColumns transformation test...
[TEST] Testing MixColumns transformation
Input: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d
Expected: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d
Actual: 8f4d9f4d9f4d9f4d9f4d9f4d9f4d9f4d

[SUCCESS] MixColumns transformation PASS
[INFO] Testing Galois Field functions...
[TEST] Testing gm2 function
Input: 57
Expected gm2: ae
Expected gm3: f9
[SUCCESS] Galois Field functions test completed
```

### **Test Run 4: Complete Round Processing**

```
[INFO] Testing complete round processing...
[INFO] Testing round 1 with NIST vector...
[INFO] SubBytes: PASS
[INFO] ShiftRows: PASS
[INFO] MixColumns: PASS
[INFO] AddRoundKey: PASS

[SUCCESS] Complete round processing PASS
```

---

## üìà Test Results Summary

### **Overall Test Results**
| Test Category | Total Tests | Passed | Failed | Success Rate |
|---------------|-------------|--------|--------|--------------|
| **SubBytes Transformation** | 2 | 2 | 0 | 100% |
| **ShiftRows Transformation** | 2 | 2 | 0 | 100% |
| **MixColumns Transformation** | 1 | 1 | 0 | 100% |
| **AddRoundKey Transformation** | 1 | 1 | 0 | 100% |
| **Complete Round Processing** | 1 | 1 | 0 | 100% |
| **Total** | **7** | **7** | **0** | **100%** |

---

*üìù T√†i li·ªáu ƒë∆∞·ª£c c·∫≠p nh·∫≠t l·∫ßn cu·ªëi: Th√°ng 12/2024*
*üîß D·ª± √°n: AES Accelerator tr√™n Caravel Platform*
*üß™ Testbench: tb_aes_encipher_block.v*
