
compiler_outputs/vec_mul_hard_float.bin:	file format ELF32-fgpu

Disassembly of section .text:
mul_hard_float:
       0:	42 00 00 a8 	lp	r2, 2
       4:	03 00 00 a8 	lp	r3, 0
       8:	24 00 00 a8 	lp	r4, 1
       c:	05 00 00 a0 	lid	r5, 0
      10:	06 00 00 a1 	wgoff	r6, 0
      14:	c1 14 00 10 	add	r1, r6, r5
      18:	24 10 00 74 	lw	r4, r4[r1]
      1c:	23 0c 00 74 	lw	r3, r3[r1]
      20:	63 10 00 c1 	fmul	r3, r3, r4
      24:	23 08 00 7c 	sw	r3, r2[r1]
      28:	00 00 00 92 	ret
