{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540644771058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540644771059 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:22:50 2018 " "Processing started: Sat Oct 27 18:22:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540644771059 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644771059 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644771059 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540644771230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540644771230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALULogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALULogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALULogic-behave " "Found design unit 1: ALULogic-behave" {  } { { "ALULogic.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783836 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALULogic " "Found entity 1: ALULogic" {  } { { "ALULogic.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fiveBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fiveBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitRegister-description " "Found design unit 1: fiveBitRegister-description" {  } { { "fiveBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783837 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitRegister " "Found entity 1: fiveBitRegister" {  } { { "fiveBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TempRegisterInputB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TempRegisterInputB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempRegisterInputB-behave " "Found design unit 1: TempRegisterInputB-behave" {  } { { "TempRegisterInputB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783837 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempRegisterInputB " "Found entity 1: TempRegisterInputB" {  } { { "TempRegisterInputB.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TempRegisterInputA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TempRegisterInputA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TempRegisterInputA-behave " "Found design unit 1: TempRegisterInputA-behave" {  } { { "TempRegisterInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783838 ""} { "Info" "ISGN_ENTITY_NAME" "1 TempRegisterInputA " "Found entity 1: TempRegisterInputA" {  } { { "TempRegisterInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixteenBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenBitRegister-description " "Found design unit 1: sixteenBitRegister-description" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783838 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenBitRegister " "Found entity 1: sixteenBitRegister" {  } { { "sixteenBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtended9spl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SignExtended9spl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9spl-description " "Found design unit 1: SignExtended9spl-description" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783839 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9spl " "Found entity 1: SignExtended9spl" {  } { { "SignExtended9spl.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtended9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtended9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended9-description " "Found design unit 1: SignExtended9-description" {  } { { "signExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783839 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended9 " "Found entity 1: SignExtended9" {  } { { "signExtended9.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtended6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtended6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtended6-description " "Found design unit 1: SignExtended6-description" {  } { { "signExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783840 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtended6 " "Found entity 1: SignExtended6" {  } { { "signExtended6.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileWrite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFileWrite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFileWriteEnable-description " "Found design unit 1: registerFileWriteEnable-description" {  } { { "registerFileWrite.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783840 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFileWriteEnable " "Found entity 1: registerFileWriteEnable" {  } { { "registerFileWrite.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFileInputD3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFileInputD3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileInputD3-behave " "Found design unit 1: RegisterFileInputD3-behave" {  } { { "RegisterFileInputD3.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783841 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileInputD3 " "Found entity 1: RegisterFileInputD3" {  } { { "RegisterFileInputD3.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFileInputC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFileInputC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileInputC-behave " "Found design unit 1: RegisterFileInputC-behave" {  } { { "RegisterFileInputC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783841 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileInputC " "Found entity 1: RegisterFileInputC" {  } { { "RegisterFileInputC.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFileInputA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFileInputA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFileInputA-behave " "Found design unit 1: RegisterFileInputA-behave" {  } { { "RegisterFileInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783842 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileInputA " "Found entity 1: RegisterFileInputA" {  } { { "RegisterFileInputA.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerFileAccess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerFileAccess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFileAccess-description " "Found design unit 1: registerFileAccess-description" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783842 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFileAccess " "Found entity 1: registerFileAccess" {  } { { "registerFileAccess.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register7Input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register7Input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register7Input-behave " "Found design unit 1: Register7Input-behave" {  } { { "Register7Input.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register7Input " "Found entity 1: Register7Input" {  } { { "Register7Input.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PriorityEncoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PriorityEncoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityEncoder-behave " "Found design unit 1: PriorityEncoder-behave" {  } { { "PriorityEncoder.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783843 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityEncoder " "Found entity 1: PriorityEncoder" {  } { { "PriorityEncoder.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PEModifyEnable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PEModifyEnable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PriorityModify-description " "Found design unit 1: PriorityModify-description" {  } { { "PEModifyEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783844 ""} { "Info" "ISGN_ENTITY_NAME" "1 PriorityModify " "Found entity 1: PriorityModify" {  } { { "PEModifyEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PEEnable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PEEnable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PEEnable-description " "Found design unit 1: PEEnable-description" {  } { { "PEEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783845 ""} { "Info" "ISGN_ENTITY_NAME" "1 PEEnable " "Found entity 1: PEEnable" {  } { { "PEEnable.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PCinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PCinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCInput-behave " "Found design unit 1: PCInput-behave" {  } { { "PCinput.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783845 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCInput " "Found entity 1: PCInput" {  } { { "PCinput.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-behave " "Found design unit 1: IITB_RISC-behave" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783846 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-description " "Found design unit 1: eightBitRegister-description" {  } { { "eightBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783847 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneBitRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneBitRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitRegister-description " "Found design unit 1: oneBitRegister-description" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783847 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitRegister " "Found entity 1: oneBitRegister" {  } { { "oneBitRegister.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nextState.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nextState.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NextStateFSMLogic-behave " "Found design unit 1: NextStateFSMLogic-behave" {  } { { "nextState.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783848 ""} { "Info" "ISGN_ENTITY_NAME" "1 NextStateFSMLogic " "Found entity 1: NextStateFSMLogic" {  } { { "nextState.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540644783848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644783848 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540644783919 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clear main.vhd(196) " "VHDL Signal Declaration warning at main.vhd(196): used implicit default value for signal \"clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540644783921 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "C_in main.vhd(208) " "VHDL Signal Declaration warning at main.vhd(208): used explicit default value for signal \"C_in\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540644783922 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Z_in main.vhd(211) " "VHDL Signal Declaration warning at main.vhd(211): used explicit default value for signal \"Z_in\" because signal was never assigned a value" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1540644783923 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_z main.vhd(214) " "Verilog HDL or VHDL warning at main.vhd(214): object \"temp_z\" assigned a value but never read" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540644783923 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instruction main.vhd(225) " "VHDL Signal Declaration warning at main.vhd(225): used implicit default value for signal \"instruction\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540644783923 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_d main.vhd(254) " "VHDL Signal Declaration warning at main.vhd(254): used implicit default value for signal \"mem_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 254 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540644783924 "|IITB_RISC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextStateFSMLogic NextStateFSMLogic:NxtState " "Elaborating entity \"NextStateFSMLogic\" for hierarchy \"NextStateFSMLogic:NxtState\"" {  } { { "main.vhd" "NxtState" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_z nextState.vhd(69) " "VHDL Process Statement warning at nextState.vhd(69): signal \"temp_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "nextState.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540644783959 "|IITB_RISC|NextStateFSMLogic:NxtState"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiveBitRegister fiveBitRegister:StateChange " "Elaborating entity \"fiveBitRegister\" for hierarchy \"fiveBitRegister:StateChange\"" {  } { { "main.vhd" "StateChange" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitRegister oneBitRegister:C " "Elaborating entity \"oneBitRegister\" for hierarchy \"oneBitRegister:C\"" {  } { { "main.vhd" "C" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenBitRegister sixteenBitRegister:t1 " "Elaborating entity \"sixteenBitRegister\" for hierarchy \"sixteenBitRegister:t1\"" {  } { { "main.vhd" "t1" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALULogic ALULogic:alu " "Elaborating entity \"ALULogic\" for hierarchy \"ALULogic:alu\"" {  } { { "main.vhd" "alu" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended6 SignExtended6:SE6 " "Elaborating entity \"SignExtended6\" for hierarchy \"SignExtended6:SE6\"" {  } { { "main.vhd" "SE6" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9 SignExtended9:SE9 " "Elaborating entity \"SignExtended9\" for hierarchy \"SignExtended9:SE9\"" {  } { { "main.vhd" "SE9" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtended9spl SignExtended9spl:SE9spl " "Elaborating entity \"SignExtended9spl\" for hierarchy \"SignExtended9spl:SE9spl\"" {  } { { "main.vhd" "SE9spl" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFileAccess registerFileAccess:RF1 " "Elaborating entity \"registerFileAccess\" for hierarchy \"registerFileAccess:RF1\"" {  } { { "main.vhd" "RF1" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFileWriteEnable registerFileWriteEnable:RegWriteEnable " "Elaborating entity \"registerFileWriteEnable\" for hierarchy \"registerFileWriteEnable:RegWriteEnable\"" {  } { { "main.vhd" "RegWriteEnable" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileInputA RegisterFileInputA:RegInpA " "Elaborating entity \"RegisterFileInputA\" for hierarchy \"RegisterFileInputA:RegInpA\"" {  } { { "main.vhd" "RegInpA" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileInputC RegisterFileInputC:RegInpC " "Elaborating entity \"RegisterFileInputC\" for hierarchy \"RegisterFileInputC:RegInpC\"" {  } { { "main.vhd" "RegInpC" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFileInputD3 RegisterFileInputD3:RegInpD3 " "Elaborating entity \"RegisterFileInputD3\" for hierarchy \"RegisterFileInputD3:RegInpD3\"" {  } { { "main.vhd" "RegInpD3" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TempRegisterInputA TempRegisterInputA:TempRegA " "Elaborating entity \"TempRegisterInputA\" for hierarchy \"TempRegisterInputA:TempRegA\"" {  } { { "main.vhd" "TempRegA" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TempRegisterInputB TempRegisterInputB:TempRegB " "Elaborating entity \"TempRegisterInputB\" for hierarchy \"TempRegisterInputB:TempRegB\"" {  } { { "main.vhd" "TempRegB" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCInput PCInput:PCInput1 " "Elaborating entity \"PCInput\" for hierarchy \"PCInput:PCInput1\"" {  } { { "main.vhd" "PCInput1" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register7Input Register7Input:R7Input " "Elaborating entity \"Register7Input\" for hierarchy \"Register7Input:R7Input\"" {  } { { "main.vhd" "R7Input" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PriorityEncoderBlock " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PriorityEncoderBlock\"" {  } { { "main.vhd" "PriorityEncoderBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PEEnable PEEnable:PEEnableBlock " "Elaborating entity \"PEEnable\" for hierarchy \"PEEnable:PEEnableBlock\"" {  } { { "main.vhd" "PEEnableBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder PriorityEncoder:PEBlock " "Elaborating entity \"PriorityEncoder\" for hierarchy \"PriorityEncoder:PEBlock\"" {  } { { "main.vhd" "PEBlock" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityModify PriorityModify:PriorityModif " "Elaborating entity \"PriorityModify\" for hierarchy \"PriorityModify:PriorityModif\"" {  } { { "main.vhd" "PriorityModif" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540644783978 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1540644784191 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "main.vhd" "" { Text "/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540644784242 "|IITB_RISC|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540644784242 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540644784242 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540644784242 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540644784242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540644784281 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:23:04 2018 " "Processing ended: Sat Oct 27 18:23:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540644784281 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540644784281 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540644784281 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540644784281 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540644785165 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540644785166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:23:04 2018 " "Processing started: Sat Oct 27 18:23:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540644785166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540644785166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c nextState " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540644785166 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1540644785214 ""}
{ "Info" "0" "" "Project  = Project1" {  } {  } 0 0 "Project  = Project1" 0 0 "Fitter" 0 0 1540644785214 ""}
{ "Info" "0" "" "Revision = nextState" {  } {  } 0 0 "Revision = nextState" 0 0 "Fitter" 0 0 1540644785215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540644785256 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540644785256 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nextState 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"nextState\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540644785260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540644785341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540644785341 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540644785378 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540644785385 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540644785438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540644785438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540644785438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540644785438 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540644785438 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540644785438 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1540644785443 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1540644785473 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nextState.sdc " "Synopsys Design Constraints File file not found: 'nextState.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540644785473 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1540644785474 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1540644785474 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540644785475 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540644785475 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540644785481 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540644785481 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1540644785482 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1540644785488 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1540644785491 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1540644785491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1540644785491 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540644785491 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1540644785492 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1540644785492 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540644785492 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540644785493 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540644785493 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540644785493 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540644785493 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1540644785493 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540644785493 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540644785498 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540644785503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540644785613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540644785621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540644785623 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540644785649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540644785649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540644785654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/geek-at-work/Desktop/EE-309-Project-1/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540644785729 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540644785729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540644785734 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1540644785734 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540644785734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540644785735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540644785743 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540644785748 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540644785753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/geek-at-work/Desktop/EE-309-Project-1/output_files/nextState.fit.smsg " "Generated suppressed messages file /home/geek-at-work/Desktop/EE-309-Project-1/output_files/nextState.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540644785773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540644785784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:23:05 2018 " "Processing ended: Sat Oct 27 18:23:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540644785784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540644785784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540644785784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540644785784 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540644786667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540644786668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:23:06 2018 " "Processing started: Sat Oct 27 18:23:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540644786668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540644786668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c nextState " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540644786668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540644786848 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540644786888 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540644786892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "792 " "Peak virtual memory: 792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540644786959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:23:06 2018 " "Processing ended: Sat Oct 27 18:23:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540644786959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540644786959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540644786959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540644786959 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540644787089 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540644787799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540644787800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:23:07 2018 " "Processing started: Sat Oct 27 18:23:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540644787800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644787800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project1 -c nextState " "Command: quartus_sta Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644787800 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1540644787841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644787920 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644787920 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644787993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644787993 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644788076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644788111 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644788119 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "nextState.sdc " "Synopsys Design Constraints File file not found: 'nextState.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644788123 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540644788124 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1540644788127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "697 " "Peak virtual memory: 697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540644788136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:23:08 2018 " "Processing ended: Sat Oct 27 18:23:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540644788136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540644788136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540644788136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644788136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540644788997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540644788998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 18:23:08 2018 " "Processing started: Sat Oct 27 18:23:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540644788998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540644788998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c nextState " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c nextState" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540644788998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1540644789221 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "nextState.vo nextState_v.sdo /home/geek-at-work/Desktop/EE-309-Project-1/simulation/modelsim/ simulation " "Generated files \"nextState.vo\" and \"nextState_v.sdo\" in directory \"/home/geek-at-work/Desktop/EE-309-Project-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1540644789233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540644789244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 18:23:09 2018 " "Processing ended: Sat Oct 27 18:23:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540644789244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540644789244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540644789244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540644789244 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540644789344 ""}
