#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Sep  1 16:10:56 2021
# Process ID: 9832
# Current directory: C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.runs/synth_2
# Command line: vivado.exe -log top_matrix_keyboard.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_matrix_keyboard.tcl
# Log file: C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.runs/synth_2/top_matrix_keyboard.vds
# Journal file: C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source top_matrix_keyboard.tcl -notrace
Command: synth_design -top top_matrix_keyboard -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 429.094 ; gain = 102.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_matrix_keyboard' [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/top_matrix_keyboard.v:22]
INFO: [Synth 8-6157] synthesizing module 'key_4x4' [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:121]
WARNING: [Synth 8-5788] Register key_flag_reg in module key_4x4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:62]
WARNING: [Synth 8-5788] Register key_col_reg_reg in module key_4x4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:107]
WARNING: [Synth 8-5788] Register key_row_reg_reg in module key_4x4 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:108]
INFO: [Synth 8-6155] done synthesizing module 'key_4x4' (1#1) [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/key_4x4.v:1]
INFO: [Synth 8-6157] synthesizing module 'seg_led' [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/seg_led.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/seg_led.v:34]
INFO: [Synth 8-6155] done synthesizing module 'seg_led' (2#1) [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/seg_led.v:1]
INFO: [Synth 8-6157] synthesizing module 'swi_led' [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/swi_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'swi_led' (3#1) [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/swi_led.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_matrix_keyboard' (4#1) [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/sources_1/new/top_matrix_keyboard.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 480.070 ; gain = 153.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 480.070 ; gain = 153.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 480.070 ; gain = 153.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/constrs_1/new/top_matrix_keyboard.xdc]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/constrs_1/new/top_matrix_keyboard.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.srcs/constrs_1/new/top_matrix_keyboard.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_matrix_keyboard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_matrix_keyboard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.523 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.523 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 806.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 806.523 ; gain = 480.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 806.523 ; gain = 480.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 806.523 ; gain = 480.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'key_4x4'
INFO: [Synth 8-5545] ROM "key_flag_row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                  iSTATE |                              001 |                              001
                 iSTATE0 |                              010 |                              010
                 iSTATE1 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                 iSTATE4 |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'key_4x4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 806.523 ; gain = 480.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module key_4x4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 5     
	  17 Input      1 Bit        Muxes := 1     
Module seg_led 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module swi_led 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "u_key_4x4/key_flag_row" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u_key_4x4/key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'u_seg_led/sel_reg[0]' (FDP) to 'u_seg_led/sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_seg_led/sel_reg[1]' (FDP) to 'u_seg_led/sel_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_seg_led/sel_reg[2]' (FDP) to 'u_seg_led/sel_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 806.523 ; gain = 480.078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 822.871 ; gain = 496.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 822.965 ; gain = 496.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[0] is being inverted and renamed to u_seg_led/seg_led_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[1] is being inverted and renamed to u_seg_led/seg_led_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[2] is being inverted and renamed to u_seg_led/seg_led_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[3] is being inverted and renamed to u_seg_led/seg_led_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[4] is being inverted and renamed to u_seg_led/seg_led_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[5] is being inverted and renamed to u_seg_led/seg_led_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_seg_led/seg_led_reg[6] is being inverted and renamed to u_seg_led/seg_led_reg[6]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     4|
|4     |LUT2   |    37|
|5     |LUT3   |     1|
|6     |LUT4   |    17|
|7     |LUT5   |    12|
|8     |LUT6   |     3|
|9     |FDCE   |    52|
|10    |FDPE   |     9|
|11    |FDRE   |    13|
|12    |IBUF   |    14|
|13    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------+------+
|      |Instance    |Module  |Cells |
+------+------------+--------+------+
|1     |top         |        |   195|
|2     |  u_key_4x4 |key_4x4 |   137|
|3     |  u_seg_led |seg_led |    11|
|4     |  u_swi_led |swi_led |     8|
+------+------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 843.395 ; gain = 516.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 843.395 ; gain = 190.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 843.395 ; gain = 516.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 845.516 ; gain = 532.035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 845.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/top_matrix_keyboard/top_matrix_keyboard.runs/synth_2/top_matrix_keyboard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_matrix_keyboard_utilization_synth.rpt -pb top_matrix_keyboard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  1 16:11:22 2021...
