// Seed: 1226147664
module module_0 (
    input  wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output wire  id_5
);
  assign id_5 = 1;
  assign module_1._id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd8
) (
    input tri0 id_0,
    input supply1 id_1,
    input wor _id_2,
    output tri id_3
);
  logic [-1 : id_2] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3
  );
  assign id_3 = -1;
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1
    , id_5,
    input uwire id_2,
    input supply1 id_3
);
  wire [1 : -1] id_6;
  localparam id_7 = 1 == 1;
  generate
    assign id_5 = id_0;
    always @(id_5 or id_3) id_1 = 1 == 1'b0;
  endgenerate
endmodule
module module_3 (
    input  wor   id_0,
    output logic id_1
);
  initial id_1 = -1;
  module_2 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0
  );
endmodule
