// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/controlsignals/cw/rom
// format=mti addressradix=h dataradix=s version=1.0 wordsperline=1
 0: 110101000101101010101
 1: 000100010000000100000
 2: 000100001000000100000
 3: 000010010000001000001
 4: 001000010100000010000
 5: 000111010001101010101
 6: 000010001000001000001
 7: 000010001110000000000
 8: 001010011001100001100
 9: 110111010001100011000
 a: 000000001110100000000
 b: 000000001100010000010
 c: 010000010100001000001
 d: 001111000101101010101
 e: 001000010100001000000
 f: 010001001100100000000
10: 001000001000000010000
11: 010010001000000010000
12: 010011010001100000000
13: 000010001100001000001
14: 010101010101101010101
15: 000000001110100000000
16: 000000001110101000001
17: 011001001100100000000
18: 010000001000001000001
19: 011011001000000010000
1a: 001000001000001000000
1b: 011100010101100000000
1c: 000000001100001000001
1d: 011110001100100000000
1e: 011111001000000100000
1f: 100000100001100011000
20: 100001001111001000000
21: 100010000100010000010
22: 000000011000100000000
23: 100101001111000000000
24: 010110010101100011000
25: 000000001000100000000
26: 100111100001100011000
27: 101001001111001000010
28: 110001100101100011100
29: 101010000100010000000
2a: 101011100001100011000
2b: 111111001111001000010
2c: 101101001111000000000
2d: 101110001000100000000
2e: 101111100001101010101
2f: 110000001111000000000
30: 000000001011100000000
31: 110010001100000010000
32: 110011000101100000000
33: 000000001100100000000
34: 010111000101101010101
35: 110110001100100000000
36: 000000001001000000000
37: 000010001110001000001
38: 011101000101101010101
39: 100011100001101010101
3a: 101100100001101010101
3b: 100110011100010000000
3c: 000000011010100000000
3d: 000000000000000000000
3e: 000000011000010000010
3f: 111111000000000000000
