{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1591371337687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1591371337687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 16:35:37 2020 " "Processing started: Fri Jun 05 16:35:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1591371337687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1591371337687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1591371337687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1591371338868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371338967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371338967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371338977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371338977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/pila.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/pila.v" { { "Info" "ISGN_ENTITY_NAME" "1 pila " "Found entity 1: pila" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/pila.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/pila.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371338995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371338995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memoriadatos.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/memoriadatos.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaDatos " "Found entity 1: memoriaDatos" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memoriaDatos.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memoriaDatos.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/entradasalida.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/entradasalida.v" { { "Info" "ISGN_ENTITY_NAME" "1 entradaSalida " "Found entity 1: entradaSalida" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/componentes.v 5 5 " "Found 5 design units, including 5 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339032 ""} { "Info" "ISGN_ENTITY_NAME" "2 sum " "Found entity 2: sum" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339032 ""} { "Info" "ISGN_ENTITY_NAME" "3 registro " "Found entity 3: registro" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339032 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux2 " "Found entity 4: mux2" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339032 ""} { "Info" "ISGN_ENTITY_NAME" "5 ffd " "Found entity 5: ffd" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cd.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/cd.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339065 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(19) " "Verilog HDL warning at alu.v(19): extended using \"x\" or \"z\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1591371339073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/ecosisstem_cpu_for_quartus.v 1 1 " "Found 1 design units, including 1 entities, in source file //openmediavault/datosdiego/educacion/ull/3º/ddprocesadores/proyecto1/código_actividad_1/ecosisstem_cpu_for_quartus.v" { { "Info" "ISGN_ENTITY_NAME" "1 ecosistem_cpu " "Found entity 1: ecosistem_cpu" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371339083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371339083 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ecosistem_cpu " "Elaborating entity \"ecosistem_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1591371339171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:micpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:micpu\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "micpu" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc cpu:micpu\|uc:UnidadDeControl " "Elaborating entity \"uc\" for hierarchy \"cpu:micpu\|uc:UnidadDeControl\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" "UnidadDeControl" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339182 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "we3 uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"we3\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wez uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"wez\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s_inc uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"s_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxSaltoR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxSaltoR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxRegistros uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxRegistros\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "guardarMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"guardarMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxDireccionesMemoriaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxDireccionesMemoriaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"pushPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339187 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxPilaSubR uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxPilaSubR\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "activarPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"activarPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pushPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"pushPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxPilaDatos uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxPilaDatos\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "selectorMuxAluMem_E_S uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"selectorMuxAluMem_E_S\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_alu uc.v(19) " "Verilog HDL Always Construct warning at uc.v(19): inferring latch(es) for variable \"op_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[0\] uc.v(19) " "Inferred latch for \"op_alu\[0\]\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[1\] uc.v(19) " "Inferred latch for \"op_alu\[1\]\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu\[2\] uc.v(19) " "Inferred latch for \"op_alu\[2\]\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxAluMem_E_S uc.v(19) " "Inferred latch for \"selectorMuxAluMem_E_S\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxPilaDatos uc.v(19) " "Inferred latch for \"selectorMuxPilaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339188 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushPilaDatos uc.v(19) " "Inferred latch for \"pushPilaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339189 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarPilaDatos uc.v(19) " "Inferred latch for \"activarPilaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339189 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxPilaSubR uc.v(19) " "Inferred latch for \"selectorMuxPilaSubR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339189 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pushPilaSubR uc.v(19) " "Inferred latch for \"pushPilaSubR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarPilaSubR uc.v(19) " "Inferred latch for \"activarPilaSubR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxDireccionesMemoriaDatos uc.v(19) " "Inferred latch for \"selectorMuxDireccionesMemoriaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "activarMemoriaDatos uc.v(19) " "Inferred latch for \"activarMemoriaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "guardarMemoriaDatos uc.v(19) " "Inferred latch for \"guardarMemoriaDatos\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxRegistros uc.v(19) " "Inferred latch for \"selectorMuxRegistros\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selectorMuxSaltoR uc.v(19) " "Inferred latch for \"selectorMuxSaltoR\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_inc uc.v(19) " "Inferred latch for \"s_inc\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wez uc.v(19) " "Inferred latch for \"wez\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we3 uc.v(19) " "Inferred latch for \"we3\" at uc.v(19)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339190 "|ecosistem_cpu|cpu:micpu|uc:UnidadDeControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd cpu:micpu\|cd:CaminoDeDatos " "Elaborating entity \"cd\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" "CaminoDeDatos" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339194 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "cd.v(58) " "Verilog HDL Case Statement warning at cd.v(58): incomplete case statement has no default case item" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruccion cd.v(44) " "Verilog HDL Always Construct warning at cd.v(44): inferring latch(es) for variable \"instruccion\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[0\] cd.v(44) " "Inferred latch for \"instruccion\[0\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[1\] cd.v(44) " "Inferred latch for \"instruccion\[1\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[2\] cd.v(44) " "Inferred latch for \"instruccion\[2\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[3\] cd.v(44) " "Inferred latch for \"instruccion\[3\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[4\] cd.v(44) " "Inferred latch for \"instruccion\[4\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[5\] cd.v(44) " "Inferred latch for \"instruccion\[5\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339197 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[6\] cd.v(44) " "Inferred latch for \"instruccion\[6\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[7\] cd.v(44) " "Inferred latch for \"instruccion\[7\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[8\] cd.v(44) " "Inferred latch for \"instruccion\[8\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[9\] cd.v(44) " "Inferred latch for \"instruccion\[9\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[10\] cd.v(44) " "Inferred latch for \"instruccion\[10\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[11\] cd.v(44) " "Inferred latch for \"instruccion\[11\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[12\] cd.v(44) " "Inferred latch for \"instruccion\[12\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[13\] cd.v(44) " "Inferred latch for \"instruccion\[13\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[14\] cd.v(44) " "Inferred latch for \"instruccion\[14\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruccion\[15\] cd.v(44) " "Inferred latch for \"instruccion\[15\]\" at cd.v(44)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339198 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog cpu:micpu\|cd:CaminoDeDatos\|memprog:memoriaPrograma " "Elaborating entity \"memprog\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|memprog:memoriaPrograma\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "memoriaPrograma" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339201 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1030 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (1030) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1591371339202 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1591371339202 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1591371339202 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1591371339202 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|memprog:memoriaPrograma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros " "Elaborating entity \"regfile\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "bancoDeRegistros" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339206 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(24) " "Verilog HDL assignment warning at componentes.v(24): truncated value with size 32 to match size of target (8)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1591371339210 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 componentes.v(25) " "Verilog HDL assignment warning at componentes.v(25): truncated value with size 32 to match size of target (8)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1591371339210 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|regfile:bancoDeRegistros"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro cpu:micpu\|cd:CaminoDeDatos\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|registro:pc\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "pc" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd cpu:micpu\|cd:CaminoDeDatos\|ffd:ffz " "Elaborating entity \"ffd\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|ffd:ffz\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "ffz" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:micpu\|cd:CaminoDeDatos\|mux2:muxPC " "Elaborating entity \"mux2\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|mux2:muxPC\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "muxPC" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum cpu:micpu\|cd:CaminoDeDatos\|sum:sumadorPC " "Elaborating entity \"sum\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|sum:sumadorPC\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "sumadorPC" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:micpu\|cd:CaminoDeDatos\|alu:unidaAritmeticoLogica " "Elaborating entity \"alu\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|alu:unidaAritmeticoLogica\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "unidaAritmeticoLogica" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339239 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(19) " "Verilog HDL assignment warning at alu.v(19): truncated value with size 32 to match size of target (8)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/alu.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1591371339241 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|alu:unidaAritmeticoLogica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 cpu:micpu\|cd:CaminoDeDatos\|mux2:muxRegistros " "Elaborating entity \"mux2\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|mux2:muxRegistros\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "muxRegistros" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaDatos cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos " "Elaborating entity \"memoriaDatos\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "memoriaDeDatos" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaSalida cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida " "Elaborating entity \"entradaSalida\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "dispositivosEntradaSalida" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339265 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "activarEntradaSalida entradaSalida.v(30) " "Verilog HDL Always Construct warning at entradaSalida.v(30): variable \"activarEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339268 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset entradaSalida.v(30) " "Verilog HDL Always Construct warning at entradaSalida.v(30): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339268 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "escribirEntradaSalida entradaSalida.v(31) " "Verilog HDL Always Construct warning at entradaSalida.v(31): variable \"escribirEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339268 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "direccionEntradaSalida entradaSalida.v(32) " "Verilog HDL Always Construct warning at entradaSalida.v(32): variable \"direccionEntradaSalida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339268 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "salidaDispositivo1 entradaSalida.v(34) " "Verilog HDL Always Construct warning at entradaSalida.v(34): variable \"salidaDispositivo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339268 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "salidaDispositivo2 entradaSalida.v(37) " "Verilog HDL Always Construct warning at entradaSalida.v(37): variable \"salidaDispositivo2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "salidaDispositivo3 entradaSalida.v(40) " "Verilog HDL Always Construct warning at entradaSalida.v(40): variable \"salidaDispositivo3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "salidaDispositivo4 entradaSalida.v(43) " "Verilog HDL Always Construct warning at entradaSalida.v(43): variable \"salidaDispositivo4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "salidaDispositivo5 entradaSalida.v(46) " "Verilog HDL Always Construct warning at entradaSalida.v(46): variable \"salidaDispositivo5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "salidaDispositivo1 entradaSalida.v(49) " "Verilog HDL Always Construct warning at entradaSalida.v(49): variable \"salidaDispositivo1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datoALeer entradaSalida.v(29) " "Verilog HDL Always Construct warning at entradaSalida.v(29): inferring latch(es) for variable \"datoALeer\", which holds its previous value in one or more paths through the always construct" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[0\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[0\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[1\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[1\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[2\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[2\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[3\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[3\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[4\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[4\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339269 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[5\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[5\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339270 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[6\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[6\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339270 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datoALeer\[7\] entradaSalida.v(30) " "Inferred latch for \"datoALeer\[7\]\" at entradaSalida.v(30)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1591371339270 "|ecosistem_cpu|cpu:micpu|cd:CaminoDeDatos|entradaSalida:dispositivosEntradaSalida"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pila cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas " "Elaborating entity \"pila\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "pilaSubRutinas" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pila cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos " "Elaborating entity \"pila\" for hierarchy \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "pilaDatos" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:mitimer " "Elaborating entity \"timer\" for hierarchy \"timer:mitimer\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "mitimer" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1591371339297 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset timer.v(11) " "Verilog HDL Always Construct warning at timer.v(11): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339299 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter timer.v(15) " "Verilog HDL Always Construct warning at timer.v(15): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339299 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datselector timer.v(15) " "Verilog HDL Always Construct warning at timer.v(15): variable \"datselector\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339299 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter timer.v(19) " "Verilog HDL Always Construct warning at timer.v(19): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1591371339299 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 timer.v(19) " "Verilog HDL assignment warning at timer.v(19): truncated value with size 32 to match size of target (10)" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/timer.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1591371339299 "|ecosistem_cpu|timer:mitimer"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0 " "Inferred RAM node \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1591371339601 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0 " "Inferred RAM node \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1591371339604 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\|regb " "RAM logic \"cpu:micpu\|cd:CaminoDeDatos\|regfile:bancoDeRegistros\|regb\" is uninferred due to asynchronous read logic" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" "regb" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/componentes.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1591371339605 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos\|mem " "RAM logic \"cpu:micpu\|cd:CaminoDeDatos\|memoriaDatos:memoriaDeDatos\|mem\" is uninferred due to asynchronous read logic" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memoriaDatos.v" "mem" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/memoriaDatos.v" 8 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1591371339605 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1591371339605 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1591371341368 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1591371341368 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1591371341368 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1591371341368 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1591371341490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaDatos\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341492 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1591371341492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m5c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m5c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m5c1 " "Found entity 1: altsyncram_m5c1" {  } { { "db/altsyncram_m5c1.tdf" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/db/altsyncram_m5c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371341588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371341588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1591371341603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:micpu\|cd:CaminoDeDatos\|pila:pilaSubRutinas\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1591371341604 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1591371341604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88c1 " "Found entity 1: altsyncram_88c1" {  } { { "db/altsyncram_88c1.tdf" "" { Text "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/db/altsyncram_88c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1591371341701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1591371341701 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos cpu:micpu\|uc:UnidadDeControl\|selectorMuxAluMem_E_S " "Duplicate LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|activarMemoriaDatos\" merged with LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|selectorMuxAluMem_E_S\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1591371342337 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "cpu:micpu\|uc:UnidadDeControl\|activarPilaDatos cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos " "Duplicate LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|activarPilaDatos\" merged with LATCH primitive \"cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 14 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1591371342337 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1591371342337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxDireccionesMemoriaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxDireccionesMemoriaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342347 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxRegistros " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxRegistros has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342348 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxAluMem_E_S " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxAluMem_E_S has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342348 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|op_alu\[0\] " "Latch cpu:micpu\|uc:UnidadDeControl\|op_alu\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342348 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|op_alu\[2\] " "Latch cpu:micpu\|uc:UnidadDeControl\|op_alu\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342348 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|op_alu\[1\] " "Latch cpu:micpu\|uc:UnidadDeControl\|op_alu\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[13\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[13\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342349 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[0\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342349 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342349 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|we3 " "Latch cpu:micpu\|uc:UnidadDeControl\|we3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342349 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[1\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342350 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[2\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342350 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[3\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342350 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[4\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342350 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[5\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342351 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[6\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[7\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342351 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\] " "Latch cpu:micpu\|cd:CaminoDeDatos\|entradaSalida:dispositivosEntradaSalida\|datoALeer\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342351 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/entradaSalida.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxSaltoR " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxSaltoR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342351 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|s_inc " "Latch cpu:micpu\|uc:UnidadDeControl\|s_inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[14\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342351 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342351 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaSubR " "Latch cpu:micpu\|uc:UnidadDeControl\|selectorMuxPilaSubR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342352 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|guardarMemoriaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342352 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|pushPilaDatos " "Latch cpu:micpu\|uc:UnidadDeControl\|pushPilaDatos has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[12\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342352 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|pushPilaSubR " "Latch cpu:micpu\|uc:UnidadDeControl\|pushPilaSubR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342352 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342352 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|activarPilaSubR " "Latch cpu:micpu\|uc:UnidadDeControl\|activarPilaSubR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[11\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342353 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342353 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:micpu\|uc:UnidadDeControl\|wez " "Latch cpu:micpu\|uc:UnidadDeControl\|wez has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:micpu\|cd:CaminoDeDatos\|instruccion\[15\] " "Ports D and ENA on the latch are fed by the same signal cpu:micpu\|cd:CaminoDeDatos\|instruccion\[15\]" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/cd.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1591371342353 ""}  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/uc.v" 4 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1591371342353 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1591371353632 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/DarkWayC0de_pc/Desktop/Diseno-de-procesadores-Proyecto1/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1591371353904 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1591371354239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1591371354239 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[0\] " "No output dependent on input pin \"entradaDispositivo1\[0\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[1\] " "No output dependent on input pin \"entradaDispositivo1\[1\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[2\] " "No output dependent on input pin \"entradaDispositivo1\[2\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[3\] " "No output dependent on input pin \"entradaDispositivo1\[3\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[4\] " "No output dependent on input pin \"entradaDispositivo1\[4\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[5\] " "No output dependent on input pin \"entradaDispositivo1\[5\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[6\] " "No output dependent on input pin \"entradaDispositivo1\[6\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo1\[7\] " "No output dependent on input pin \"entradaDispositivo1\[7\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[0\] " "No output dependent on input pin \"entradaDispositivo2\[0\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[1\] " "No output dependent on input pin \"entradaDispositivo2\[1\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[2\] " "No output dependent on input pin \"entradaDispositivo2\[2\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[3\] " "No output dependent on input pin \"entradaDispositivo2\[3\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[4\] " "No output dependent on input pin \"entradaDispositivo2\[4\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[5\] " "No output dependent on input pin \"entradaDispositivo2\[5\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[6\] " "No output dependent on input pin \"entradaDispositivo2\[6\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo2\[7\] " "No output dependent on input pin \"entradaDispositivo2\[7\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[0\] " "No output dependent on input pin \"entradaDispositivo3\[0\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[1\] " "No output dependent on input pin \"entradaDispositivo3\[1\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[2\] " "No output dependent on input pin \"entradaDispositivo3\[2\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[3\] " "No output dependent on input pin \"entradaDispositivo3\[3\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[4\] " "No output dependent on input pin \"entradaDispositivo3\[4\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[5\] " "No output dependent on input pin \"entradaDispositivo3\[5\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[6\] " "No output dependent on input pin \"entradaDispositivo3\[6\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo3\[7\] " "No output dependent on input pin \"entradaDispositivo3\[7\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[0\] " "No output dependent on input pin \"entradaDispositivo4\[0\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[1\] " "No output dependent on input pin \"entradaDispositivo4\[1\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[2\] " "No output dependent on input pin \"entradaDispositivo4\[2\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[3\] " "No output dependent on input pin \"entradaDispositivo4\[3\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[4\] " "No output dependent on input pin \"entradaDispositivo4\[4\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[5\] " "No output dependent on input pin \"entradaDispositivo4\[5\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[6\] " "No output dependent on input pin \"entradaDispositivo4\[6\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo4\[7\] " "No output dependent on input pin \"entradaDispositivo4\[7\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[0\] " "No output dependent on input pin \"entradaDispositivo5\[0\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[1\] " "No output dependent on input pin \"entradaDispositivo5\[1\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[2\] " "No output dependent on input pin \"entradaDispositivo5\[2\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[3\] " "No output dependent on input pin \"entradaDispositivo5\[3\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[4\] " "No output dependent on input pin \"entradaDispositivo5\[4\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[5\] " "No output dependent on input pin \"entradaDispositivo5\[5\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[6\] " "No output dependent on input pin \"entradaDispositivo5\[6\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "entradaDispositivo5\[7\] " "No output dependent on input pin \"entradaDispositivo5\[7\]\"" {  } { { "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" "" { Text "//OPENMEDIAVAULT/datosDiego/Educacion/ULL/3º/DDPROCESADORES/Proyecto1/Código_actividad_1/ecosisstem_cpu_for_quartus.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1591371354591 "|ecosistem_cpu|entradaDispositivo5[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1591371354591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3186 " "Implemented 3186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1591371354593 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1591371354593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3084 " "Implemented 3084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1591371354593 ""} { "Info" "ICUT_CUT_TM_RAMS" "18 " "Implemented 18 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1591371354593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1591371354593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 132 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 132 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1591371354798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 16:35:54 2020 " "Processing ended: Fri Jun 05 16:35:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1591371354798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1591371354798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1591371354798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1591371354798 ""}
