

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_col_bound_height_col_bound_row'
================================================================
* Date:           Sat Apr  5 07:23:27 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.998 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      482|      482|  2.410 us|  2.410 us|  482|  482|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- col_bound_height_col_bound_row  |      480|      480|         2|          1|          1|   480|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten12 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten12"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten12_load = load i9 %indvar_flatten12" [stencil.c:21]   --->   Operation 14 'load' 'indvar_flatten12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.59ns)   --->   "%icmp_ln21 = icmp_eq  i9 %indvar_flatten12_load, i9 480" [stencil.c:21]   --->   Operation 16 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.71ns)   --->   "%add_ln21 = add i9 %indvar_flatten12_load, i9 1" [stencil.c:21]   --->   Operation 17 'add' 'add_ln21' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.inc56, void %for.inc89.preheader.exitStub" [stencil.c:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k_load = load i5 %k" [stencil.c:22]   --->   Operation 19 'load' 'k_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [stencil.c:21]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln22 = icmp_eq  i5 %k_load, i5 16" [stencil.c:22]   --->   Operation 21 'icmp' 'icmp_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln21 = select i1 %icmp_ln22, i5 0, i5 %k_load" [stencil.c:21]   --->   Operation 22 'select' 'select_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln21_1 = add i5 %i_load, i5 1" [stencil.c:21]   --->   Operation 23 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.27ns)   --->   "%select_ln21_1 = select i1 %icmp_ln22, i5 %add_ln21_1, i5 %i_load" [stencil.c:21]   --->   Operation 24 'select' 'select_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%p_mid211_v = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i9, i5 %select_ln21_1, i9 0" [stencil.c:21]   --->   Operation 25 'bitconcatenate' 'p_mid211_v' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%or_ln21 = or i14 %p_mid211_v, i14 496" [stencil.c:21]   --->   Operation 26 'or' 'or_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%k_1_cast = zext i5 %select_ln21" [stencil.c:21]   --->   Operation 27 'zext' 'k_1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i4.i5, i5 %select_ln21_1, i4 0, i5 %select_ln21" [stencil.c:23]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i14 %add_ln" [stencil.c:23]   --->   Operation 29 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 30 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_2" [stencil.c:23]   --->   Operation 31 'load' 'orig_load_2' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 32 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln24 = add i14 %k_1_cast, i14 %or_ln21" [stencil.c:24]   --->   Operation 32 'add' 'add_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i14 %add_ln24" [stencil.c:24]   --->   Operation 33 'zext' 'zext_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln24" [stencil.c:24]   --->   Operation 34 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_3" [stencil.c:24]   --->   Operation 35 'load' 'orig_load_3' <Predicate = (!icmp_ln21)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln22 = add i5 %select_ln21, i5 1" [stencil.c:22]   --->   Operation 36 'add' 'add_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln22 = store i9 %add_ln21, i9 %indvar_flatten12" [stencil.c:22]   --->   Operation 37 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln22 = store i5 %select_ln21_1, i5 %i" [stencil.c:22]   --->   Operation 38 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln22 = store i5 %add_ln22, i5 %k" [stencil.c:22]   --->   Operation 39 'store' 'store_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.38>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_bound_height_col_bound_row_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 480, i64 480, i64 480"   --->   Operation 41 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [stencil.c:11]   --->   Operation 43 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_2" [stencil.c:23]   --->   Operation 44 'load' 'orig_load_2' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln23" [stencil.c:23]   --->   Operation 45 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.24ns)   --->   "%store_ln23 = store i32 %orig_load_2, i14 %sol_addr" [stencil.c:23]   --->   Operation 46 'store' 'store_ln23' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 47 [1/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_3" [stencil.c:24]   --->   Operation 47 'load' 'orig_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sol_addr_2 = getelementptr i32 %sol, i64 0, i64 %zext_ln24" [stencil.c:24]   --->   Operation 48 'getelementptr' 'sol_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.24ns)   --->   "%store_ln24 = store i32 %orig_load_3, i14 %sol_addr_2" [stencil.c:24]   --->   Operation 49 'store' 'store_ln24' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.inc53" [stencil.c:22]   --->   Operation 50 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', stencil.c:21) on local variable 'i' [20]  (0 ns)
	'add' operation ('add_ln21_1', stencil.c:21) [25]  (0.707 ns)
	'select' operation ('select_ln21_1', stencil.c:21) [26]  (0.278 ns)
	'or' operation ('or_ln21', stencil.c:21) [28]  (0 ns)
	'add' operation ('add_ln24', stencil.c:24) [38]  (0.765 ns)
	'getelementptr' operation ('orig_addr_3', stencil.c:24) [40]  (0 ns)
	'load' operation ('orig_load_3', stencil.c:24) on array 'orig' [41]  (1.25 ns)

 <State 2>: 2.5ns
The critical path consists of the following:
	'load' operation ('orig_load_2', stencil.c:23) on array 'orig' [35]  (1.25 ns)
	'store' operation ('store_ln23', stencil.c:23) of variable 'orig_load_2', stencil.c:23 on array 'sol' [37]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
