--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 667 paths analyzed, 273 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.657ns.
--------------------------------------------------------------------------------
Slack:                  15.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y26.SR      net (fanout=12)       3.503   M_reset_cond_out
    SLICE_X17Y26.CLK     Tsrck                 0.468   M_clock_q[19]
                                                       M_clock_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (0.986ns logic, 3.503ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.459ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y26.SR      net (fanout=12)       3.503   M_reset_cond_out
    SLICE_X17Y26.CLK     Tsrck                 0.438   M_clock_q[19]
                                                       M_clock_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (0.956ns logic, 3.503ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.460ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.596 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.SR      net (fanout=12)       3.474   M_reset_cond_out
    SLICE_X17Y27.CLK     Tsrck                 0.468   M_clock_q[23]
                                                       M_clock_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.460ns (0.986ns logic, 3.474ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.398ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.434ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y26.SR      net (fanout=12)       3.503   M_reset_cond_out
    SLICE_X17Y26.CLK     Tsrck                 0.413   M_clock_q[19]
                                                       M_clock_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.434ns (0.931ns logic, 3.503ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.594 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y26.SR      net (fanout=12)       3.503   M_reset_cond_out
    SLICE_X17Y26.CLK     Tsrck                 0.410   M_clock_q[19]
                                                       M_clock_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (0.928ns logic, 3.503ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  15.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.430ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.596 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.SR      net (fanout=12)       3.474   M_reset_cond_out
    SLICE_X17Y27.CLK     Tsrck                 0.438   M_clock_q[23]
                                                       M_clock_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (0.956ns logic, 3.474ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.596 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.SR      net (fanout=12)       3.474   M_reset_cond_out
    SLICE_X17Y27.CLK     Tsrck                 0.413   M_clock_q[23]
                                                       M_clock_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.931ns logic, 3.474ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.402ns (Levels of Logic = 0)
  Clock Path Skew:      -0.131ns (0.596 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y27.SR      net (fanout=12)       3.474   M_reset_cond_out
    SLICE_X17Y27.CLK     Tsrck                 0.410   M_clock_q[23]
                                                       M_clock_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (0.928ns logic, 3.474ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.288ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.598 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X16Y28.SR      net (fanout=12)       3.300   M_reset_cond_out
    SLICE_X16Y28.CLK     Tsrck                 0.470   M_clock_q_26_1
                                                       M_clock_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      4.288ns (0.988ns logic, 3.300ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  15.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.261ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y25.SR      net (fanout=12)       3.275   M_reset_cond_out
    SLICE_X17Y25.CLK     Tsrck                 0.468   M_clock_q[15]
                                                       M_clock_q_15
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.986ns logic, 3.275ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.256ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.598 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y28.SR      net (fanout=12)       3.300   M_reset_cond_out
    SLICE_X17Y28.CLK     Tsrck                 0.438   M_clock_q[26]
                                                       M_clock_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.956ns logic, 3.300ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  15.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y25.SR      net (fanout=12)       3.275   M_reset_cond_out
    SLICE_X17Y25.CLK     Tsrck                 0.438   M_clock_q[15]
                                                       M_clock_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.956ns logic, 3.275ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  15.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.231ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.598 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y28.SR      net (fanout=12)       3.300   M_reset_cond_out
    SLICE_X17Y28.CLK     Tsrck                 0.413   M_clock_q[26]
                                                       M_clock_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.231ns (0.931ns logic, 3.300ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.228ns (Levels of Logic = 0)
  Clock Path Skew:      -0.129ns (0.598 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y28.SR      net (fanout=12)       3.300   M_reset_cond_out
    SLICE_X17Y28.CLK     Tsrck                 0.410   M_clock_q[26]
                                                       M_clock_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.228ns (0.928ns logic, 3.300ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  15.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.206ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y25.SR      net (fanout=12)       3.275   M_reset_cond_out
    SLICE_X17Y25.CLK     Tsrck                 0.413   M_clock_q[15]
                                                       M_clock_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.206ns (0.931ns logic, 3.275ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.203ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.591 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y25.SR      net (fanout=12)       3.275   M_reset_cond_out
    SLICE_X17Y25.CLK     Tsrck                 0.410   M_clock_q[15]
                                                       M_clock_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.203ns (0.928ns logic, 3.275ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  15.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.074ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y24.SR      net (fanout=12)       3.088   M_reset_cond_out
    SLICE_X17Y24.CLK     Tsrck                 0.468   M_clock_q[11]
                                                       M_clock_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.986ns logic, 3.088ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  15.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y24.SR      net (fanout=12)       3.088   M_reset_cond_out
    SLICE_X17Y24.CLK     Tsrck                 0.438   M_clock_q[11]
                                                       M_clock_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (0.956ns logic, 3.088ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  15.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.019ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y24.SR      net (fanout=12)       3.088   M_reset_cond_out
    SLICE_X17Y24.CLK     Tsrck                 0.413   M_clock_q[11]
                                                       M_clock_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.019ns (0.931ns logic, 3.088ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack:                  15.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y24.SR      net (fanout=12)       3.088   M_reset_cond_out
    SLICE_X17Y24.CLK     Tsrck                 0.410   M_clock_q[11]
                                                       M_clock_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (0.928ns logic, 3.088ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  15.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.846ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y23.SR      net (fanout=12)       2.860   M_reset_cond_out
    SLICE_X17Y23.CLK     Tsrck                 0.468   M_clock_q[7]
                                                       M_clock_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.846ns (0.986ns logic, 2.860ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  16.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y23.SR      net (fanout=12)       2.860   M_reset_cond_out
    SLICE_X17Y23.CLK     Tsrck                 0.438   M_clock_q[7]
                                                       M_clock_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.816ns (0.956ns logic, 2.860ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  16.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.791ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y23.SR      net (fanout=12)       2.860   M_reset_cond_out
    SLICE_X17Y23.CLK     Tsrck                 0.413   M_clock_q[7]
                                                       M_clock_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.791ns (0.931ns logic, 2.860ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  16.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.590 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=12)       2.802   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.470   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (0.988ns logic, 2.802ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  16.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_clock_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 0)
  Clock Path Skew:      -0.138ns (0.589 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_clock_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y23.SR      net (fanout=12)       2.860   M_reset_cond_out
    SLICE_X17Y23.CLK     Tsrck                 0.410   M_clock_q[7]
                                                       M_clock_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (0.928ns logic, 2.860ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  16.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.590 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=12)       2.802   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.461   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.979ns logic, 2.802ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  16.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.770ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.590 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=12)       2.802   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.450   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.770ns (0.968ns logic, 2.802ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  16.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.590 - 0.727)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y3.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y25.SR      net (fanout=12)       2.802   M_reset_cond_out
    SLICE_X12Y25.CLK     Tsrck                 0.428   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (0.946ns logic, 2.802ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  16.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_1 (FF)
  Destination:          M_clock_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.796ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_1 to M_clock_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.BQ      Tcko                  0.430   M_clock_q[3]
                                                       M_clock_q_1
    SLICE_X16Y22.B1      net (fanout=1)        0.721   M_clock_q[1]
    SLICE_X16Y22.COUT    Topcyb                0.483   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[3]
                                                       M_clock_q[1]_rt
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X16Y28.CMUX    Tcinc                 0.279   M_clock_q_26_1
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_xor<26>
    SLICE_X17Y28.C3      net (fanout=1)        0.382   M_clock_q[26]_GND_1_o_add_0_OUT[26]
    SLICE_X17Y28.C       Tilo                  0.259   M_clock_q[26]
                                                       Mmux_M_clock_d191
    SLICE_X16Y28.DX      net (fanout=1)        0.595   M_clock_d[26]
    SLICE_X16Y28.CLK     Tdick                 0.085   M_clock_q_26_1
                                                       M_clock_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (2.001ns logic, 1.795ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack:                  16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_clock_q_0 (FF)
  Destination:          M_clock_q_26_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.787ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.293 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_clock_q_0 to M_clock_q_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.AQ      Tcko                  0.430   M_clock_q[3]
                                                       M_clock_q_0
    SLICE_X16Y22.A2      net (fanout=1)        0.721   M_clock_q[0]
    SLICE_X16Y22.COUT    Topcya                0.474   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[3]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_lut<0>_INV_0
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<3>
    SLICE_X16Y23.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[3]
    SLICE_X16Y23.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[7]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<7>
    SLICE_X16Y24.CIN     net (fanout=1)        0.082   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[7]
    SLICE_X16Y24.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[11]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<11>
    SLICE_X16Y25.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[11]
    SLICE_X16Y25.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[15]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<15>
    SLICE_X16Y26.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[15]
    SLICE_X16Y26.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[19]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<19>
    SLICE_X16Y27.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[19]
    SLICE_X16Y27.COUT    Tbyp                  0.093   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[23]
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy<23>
    SLICE_X16Y28.CIN     net (fanout=1)        0.003   Madd_M_clock_q[26]_GND_1_o_add_0_OUT_cy[23]
    SLICE_X16Y28.CMUX    Tcinc                 0.279   M_clock_q_26_1
                                                       Madd_M_clock_q[26]_GND_1_o_add_0_OUT_xor<26>
    SLICE_X17Y28.C3      net (fanout=1)        0.382   M_clock_q[26]_GND_1_o_add_0_OUT[26]
    SLICE_X17Y28.C       Tilo                  0.259   M_clock_q[26]
                                                       Mmux_M_clock_d191
    SLICE_X16Y28.DX      net (fanout=1)        0.595   M_clock_d[26]
    SLICE_X16Y28.CLK     Tdick                 0.085   M_clock_q_26_1
                                                       M_clock_q_26_1
    -------------------------------------------------  ---------------------------
    Total                                      3.787ns (1.992ns logic, 1.795ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd1_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4/CLK
  Logical resource: M_state_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd1/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd3_1/CLK
  Logical resource: M_state_q_FSM_FFd3_1/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_clock_q_26_1/CLK
  Logical resource: M_clock_q_26_1/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y3.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X1Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[7]/CLK
  Logical resource: M_pass_q_4/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[7]/CLK
  Logical resource: M_pass_q_5/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[7]/CLK
  Logical resource: M_pass_q_6/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[7]/CLK
  Logical resource: M_pass_q_7/CK
  Location pin: SLICE_X9Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[3]/CLK
  Logical resource: M_pass_q_0/CK
  Location pin: SLICE_X9Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[3]/CLK
  Logical resource: M_pass_q_1/CK
  Location pin: SLICE_X9Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[3]/CLK
  Logical resource: M_pass_q_2/CK
  Location pin: SLICE_X9Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_pass_q[3]/CLK
  Logical resource: M_pass_q_3/CK
  Location pin: SLICE_X9Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_0/CK
  Location pin: SLICE_X17Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_1/CK
  Location pin: SLICE_X17Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_2/CK
  Location pin: SLICE_X17Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[3]/CLK
  Logical resource: M_clock_q_3/CK
  Location pin: SLICE_X17Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_4/CK
  Location pin: SLICE_X17Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_5/CK
  Location pin: SLICE_X17Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_6/CK
  Location pin: SLICE_X17Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[7]/CLK
  Logical resource: M_clock_q_7/CK
  Location pin: SLICE_X17Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_clock_q[11]/CLK
  Logical resource: M_clock_q_8/CK
  Location pin: SLICE_X17Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.657|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 667 paths, 0 nets, and 291 connections

Design statistics:
   Minimum period:   4.657ns{1}   (Maximum frequency: 214.731MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 05 17:57:31 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 182 MB



