{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1708457365156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1708457365157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 20 14:29:24 2024 " "Processing started: Tue Feb 20 14:29:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1708457365157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1708457365157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project3 -c EE316Project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project3 -c EE316Project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1708457365157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1708457365966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockgeneration.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockgeneration.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockGeneration-Behavioral " "Found design unit 1: ClockGeneration-Behavioral" {  } { { "ClockGeneration.vhd" "" { Text "U:/Project3/ClockGeneration.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366449 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockGeneration " "Found entity 1: ClockGeneration" {  } { { "ClockGeneration.vhd" "" { Text "U:/Project3/ClockGeneration.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-Structural " "Found design unit 1: top_level-Structural" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366511 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-Arch " "Found design unit 1: Reset_Delay-Arch" {  } { { "reset_delay.vhd" "" { Text "U:/Project3/reset_delay.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366521 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "reset_delay.vhd" "" { Text "U:/Project3/reset_delay.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115-structural " "Found design unit 1: DE2_115-structural" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366541 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115 " "Found entity 1: DE2_115" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_2.1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_master_2.1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Found design unit 1: i2c_master-logic" {  } { { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366561 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2c_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDI2C_user_logic-Behavioral " "Found design unit 1: LCDI2C_user_logic-Behavioral" {  } { { "I2C_user_logic.vhd" "" { Text "U:/Project3/I2C_user_logic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366577 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCDI2C_user_logic " "Found entity 1: LCDI2C_user_logic" {  } { { "I2C_user_logic.vhd" "" { Text "U:/Project3/I2C_user_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_i2c_user_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adc_i2c_user_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC_I2C_user_logic-Behavioral " "Found design unit 1: ADC_I2C_user_logic-Behavioral" {  } { { "ADC_I2C_user_logic.vhd" "" { Text "U:/Project3/ADC_I2C_user_logic.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366587 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC_I2C_user_logic " "Found entity 1: ADC_I2C_user_logic" {  } { { "ADC_I2C_user_logic.vhd" "" { Text "U:/Project3/ADC_I2C_user_logic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main2State_Machine-Behavioral " "Found design unit 1: Main2State_Machine-Behavioral" {  } { { "state_machine.vhd" "" { Text "U:/Project3/state_machine.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main2State_Machine " "Found entity 1: Main2State_Machine" {  } { { "state_machine.vhd" "" { Text "U:/Project3/state_machine.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "U:/Project3/PWM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366610 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "U:/Project3/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457366610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115 " "Elaborating entity \"DE2_115\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1708457366775 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 DE2_115.vhd(16) " "VHDL Signal Declaration warning at DE2_115.vhd(16): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366779 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 DE2_115.vhd(17) " "VHDL Signal Declaration warning at DE2_115.vhd(17): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366779 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 DE2_115.vhd(18) " "VHDL Signal Declaration warning at DE2_115.vhd(18): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366779 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 DE2_115.vhd(19) " "VHDL Signal Declaration warning at DE2_115.vhd(19): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366779 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG DE2_115.vhd(25) " "VHDL Signal Declaration warning at DE2_115.vhd(25): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366779 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_CTS DE2_115.vhd(28) " "VHDL Signal Declaration warning at DE2_115.vhd(28): used implicit default value for signal \"UART_CTS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366780 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TXD DE2_115.vhd(30) " "VHDL Signal Declaration warning at DE2_115.vhd(30): used implicit default value for signal \"UART_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366780 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IRDA_TXD DE2_115.vhd(33) " "VHDL Signal Declaration warning at DE2_115.vhd(33): used implicit default value for signal \"IRDA_TXD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366780 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR DE2_115.vhd(37) " "VHDL Signal Declaration warning at DE2_115.vhd(37): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366780 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_DQM DE2_115.vhd(38) " "VHDL Signal Declaration warning at DE2_115.vhd(38): used implicit default value for signal \"DRAM_DQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366780 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_WE_N DE2_115.vhd(39) " "VHDL Signal Declaration warning at DE2_115.vhd(39): used implicit default value for signal \"DRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366780 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N DE2_115.vhd(40) " "VHDL Signal Declaration warning at DE2_115.vhd(40): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366781 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N DE2_115.vhd(41) " "VHDL Signal Declaration warning at DE2_115.vhd(41): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366781 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N DE2_115.vhd(42) " "VHDL Signal Declaration warning at DE2_115.vhd(42): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366781 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA DE2_115.vhd(43) " "VHDL Signal Declaration warning at DE2_115.vhd(43): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 43 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366781 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK DE2_115.vhd(44) " "VHDL Signal Declaration warning at DE2_115.vhd(44): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366781 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE DE2_115.vhd(45) " "VHDL Signal Declaration warning at DE2_115.vhd(45): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366781 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_ADDR DE2_115.vhd(48) " "VHDL Signal Declaration warning at DE2_115.vhd(48): used implicit default value for signal \"FL_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WE_N DE2_115.vhd(49) " "VHDL Signal Declaration warning at DE2_115.vhd(49): used implicit default value for signal \"FL_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_RST_N DE2_115.vhd(50) " "VHDL Signal Declaration warning at DE2_115.vhd(50): used implicit default value for signal \"FL_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_OE_N DE2_115.vhd(51) " "VHDL Signal Declaration warning at DE2_115.vhd(51): used implicit default value for signal \"FL_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_CE_N DE2_115.vhd(52) " "VHDL Signal Declaration warning at DE2_115.vhd(52): used implicit default value for signal \"FL_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FL_WP_N DE2_115.vhd(54) " "VHDL Signal Declaration warning at DE2_115.vhd(54): used implicit default value for signal \"FL_WP_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_ADDR DE2_115.vhd(57) " "VHDL Signal Declaration warning at DE2_115.vhd(57): used implicit default value for signal \"SRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_UB_N DE2_115.vhd(58) " "VHDL Signal Declaration warning at DE2_115.vhd(58): used implicit default value for signal \"SRAM_UB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_LB_N DE2_115.vhd(59) " "VHDL Signal Declaration warning at DE2_115.vhd(59): used implicit default value for signal \"SRAM_LB_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_WE_N DE2_115.vhd(60) " "VHDL Signal Declaration warning at DE2_115.vhd(60): used implicit default value for signal \"SRAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_CE_N DE2_115.vhd(61) " "VHDL Signal Declaration warning at DE2_115.vhd(61): used implicit default value for signal \"SRAM_CE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366782 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SRAM_OE_N DE2_115.vhd(62) " "VHDL Signal Declaration warning at DE2_115.vhd(62): used implicit default value for signal \"SRAM_OE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366783 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_ADDR DE2_115.vhd(65) " "VHDL Signal Declaration warning at DE2_115.vhd(65): used implicit default value for signal \"OTG_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366783 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_CS_N DE2_115.vhd(66) " "VHDL Signal Declaration warning at DE2_115.vhd(66): used implicit default value for signal \"OTG_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366783 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RD_N DE2_115.vhd(67) " "VHDL Signal Declaration warning at DE2_115.vhd(67): used implicit default value for signal \"OTG_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366783 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_WR_N DE2_115.vhd(68) " "VHDL Signal Declaration warning at DE2_115.vhd(68): used implicit default value for signal \"OTG_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366783 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_RST_N DE2_115.vhd(69) " "VHDL Signal Declaration warning at DE2_115.vhd(69): used implicit default value for signal \"OTG_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366783 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OTG_DACK_N DE2_115.vhd(74) " "VHDL Signal Declaration warning at DE2_115.vhd(74): used implicit default value for signal \"OTG_DACK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON DE2_115.vhd(76) " "VHDL Signal Declaration warning at DE2_115.vhd(76): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 76 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_BLON DE2_115.vhd(77) " "VHDL Signal Declaration warning at DE2_115.vhd(77): used implicit default value for signal \"LCD_BLON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 77 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RW DE2_115.vhd(78) " "VHDL Signal Declaration warning at DE2_115.vhd(78): used implicit default value for signal \"LCD_RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 78 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_EN DE2_115.vhd(79) " "VHDL Signal Declaration warning at DE2_115.vhd(79): used implicit default value for signal \"LCD_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS DE2_115.vhd(80) " "VHDL Signal Declaration warning at DE2_115.vhd(80): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2C_SCLK DE2_115.vhd(89) " "VHDL Signal Declaration warning at DE2_115.vhd(89): used implicit default value for signal \"I2C_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 89 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_CLK DE2_115.vhd(96) " "VHDL Signal Declaration warning at DE2_115.vhd(96): used implicit default value for signal \"VGA_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 96 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS DE2_115.vhd(97) " "VHDL Signal Declaration warning at DE2_115.vhd(97): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 97 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS DE2_115.vhd(98) " "VHDL Signal Declaration warning at DE2_115.vhd(98): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 98 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_BLANK_N DE2_115.vhd(99) " "VHDL Signal Declaration warning at DE2_115.vhd(99): used implicit default value for signal \"VGA_BLANK_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 99 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_SYNC_N DE2_115.vhd(100) " "VHDL Signal Declaration warning at DE2_115.vhd(100): used implicit default value for signal \"VGA_SYNC_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366784 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R DE2_115.vhd(101) " "VHDL Signal Declaration warning at DE2_115.vhd(101): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G DE2_115.vhd(102) " "VHDL Signal Declaration warning at DE2_115.vhd(102): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B DE2_115.vhd(103) " "VHDL Signal Declaration warning at DE2_115.vhd(103): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_CMD DE2_115.vhd(106) " "VHDL Signal Declaration warning at DE2_115.vhd(106): used implicit default value for signal \"ENET_CMD\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 106 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_CS_N DE2_115.vhd(107) " "VHDL Signal Declaration warning at DE2_115.vhd(107): used implicit default value for signal \"ENET_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 107 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_WR_N DE2_115.vhd(108) " "VHDL Signal Declaration warning at DE2_115.vhd(108): used implicit default value for signal \"ENET_WR_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 108 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_RD_N DE2_115.vhd(109) " "VHDL Signal Declaration warning at DE2_115.vhd(109): used implicit default value for signal \"ENET_RD_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 109 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_RST_N DE2_115.vhd(110) " "VHDL Signal Declaration warning at DE2_115.vhd(110): used implicit default value for signal \"ENET_RST_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 110 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ENET_CLK DE2_115.vhd(112) " "VHDL Signal Declaration warning at DE2_115.vhd(112): used implicit default value for signal \"ENET_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 112 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_DACDAT DE2_115.vhd(117) " "VHDL Signal Declaration warning at DE2_115.vhd(117): used implicit default value for signal \"AUD_DACDAT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 117 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AUD_XCK DE2_115.vhd(119) " "VHDL Signal Declaration warning at DE2_115.vhd(119): used implicit default value for signal \"AUD_XCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 119 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366785 "|DE2_115"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TD_RESET_N DE2_115.vhd(125) " "VHDL Signal Declaration warning at DE2_115.vhd(125): used implicit default value for signal \"TD_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366786 "|DE2_115"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..1\] DE2_115.vhd(26) " "Using initial value X (don't care) for net \"LEDR\[17..1\]\" at DE2_115.vhd(26)" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366786 "|DE2_115"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top_level top_level:Inst_top_level " "Elaborating entity \"top_level\" for hierarchy \"top_level:Inst_top_level\"" {  } { { "DE2_115.vhd" "Inst_top_level" { Text "U:/Project3/DE2_115.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366788 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I2CandLCDData top_level.vhd(146) " "VHDL Signal Declaration warning at top_level.vhd(146): used implicit default value for signal \"I2CandLCDData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366802 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PWMmode top_level.vhd(153) " "VHDL Signal Declaration warning at top_level.vhd(153): used implicit default value for signal \"PWMmode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 153 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1708457366802 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oPwm0 top_level.vhd(214) " "VHDL Process Statement warning at top_level.vhd(214): signal \"oPwm0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708457366802 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oLed0 top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"oLed0\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366802 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oLed1 top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"oLed1\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oLed2 top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"oLed2\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oLed3 top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"oLed3\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWN_module top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"PWN_module\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FirstLine top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"FirstLine\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SecondLine top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"SecondLine\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FinaloPWM top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"FinaloPWM\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366803 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_pwmstate top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"next_pwmstate\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_clkgenstate top_level.vhd(198) " "VHDL Process Statement warning at top_level.vhd(198): inferring latch(es) for signal or variable \"next_clkgenstate\", which holds its previous value in one or more paths through the process" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_clkgenstate.Module4 top_level.vhd(198) " "Inferred latch for \"next_clkgenstate.Module4\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_clkgenstate.Module2 top_level.vhd(198) " "Inferred latch for \"next_clkgenstate.Module2\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_clkgenstate.Module1 top_level.vhd(198) " "Inferred latch for \"next_clkgenstate.Module1\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pwmstate.PModule4 top_level.vhd(198) " "Inferred latch for \"next_pwmstate.PModule4\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pwmstate.PModule3 top_level.vhd(198) " "Inferred latch for \"next_pwmstate.PModule3\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pwmstate.PModule2 top_level.vhd(198) " "Inferred latch for \"next_pwmstate.PModule2\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pwmstate.PModule1 top_level.vhd(198) " "Inferred latch for \"next_pwmstate.PModule1\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FinaloPWM top_level.vhd(198) " "Inferred latch for \"FinaloPWM\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[0\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[0\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[1\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[1\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[2\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[2\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[3\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[3\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[4\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[4\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[5\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[5\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[6\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[6\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[7\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[7\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[8\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[8\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[9\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[9\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[10\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[10\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[11\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[11\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366804 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[12\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[12\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[13\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[13\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[14\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[14\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[15\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[15\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[16\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[16\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[17\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[17\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[18\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[18\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[19\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[19\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[20\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[20\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[21\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[21\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[22\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[22\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[23\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[23\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366805 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[24\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[24\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[25\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[25\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[26\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[26\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[27\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[27\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[28\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[28\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[29\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[29\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[30\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[30\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[31\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[31\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[32\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[32\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[33\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[33\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[34\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[34\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[35\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[35\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[36\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[36\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[37\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[37\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[38\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[38\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[39\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[39\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[40\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[40\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[41\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[41\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[42\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[42\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[43\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[43\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[44\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[44\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[45\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[45\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[46\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[46\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[47\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[47\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366806 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[48\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[48\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[49\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[49\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[50\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[50\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[51\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[51\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[52\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[52\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[53\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[53\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[54\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[54\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[55\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[55\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[56\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[56\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[57\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[57\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[58\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[58\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[59\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[59\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366807 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[60\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[60\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[61\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[61\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[62\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[62\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[63\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[63\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[64\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[64\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[65\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[65\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[66\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[66\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[67\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[67\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[68\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[68\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[69\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[69\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[70\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[70\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[71\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[71\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366825 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[72\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[72\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[73\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[73\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[74\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[74\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[75\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[75\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[76\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[76\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[77\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[77\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[78\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[78\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[79\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[79\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[80\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[80\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[81\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[81\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[82\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[82\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[83\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[83\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366840 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[84\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[84\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[85\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[85\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[86\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[86\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[87\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[87\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[88\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[88\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[89\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[89\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[90\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[90\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[91\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[91\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[92\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[92\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[93\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[93\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[94\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[94\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[95\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[95\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366841 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[96\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[96\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[97\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[97\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[98\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[98\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[99\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[99\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[100\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[100\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[101\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[101\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[102\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[102\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[103\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[103\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[104\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[104\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[105\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[105\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[106\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[106\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[107\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[107\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366842 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[108\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[108\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[109\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[109\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[110\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[110\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[111\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[111\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[112\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[112\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[113\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[113\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[114\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[114\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[115\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[115\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[116\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[116\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[117\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[117\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[118\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[118\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[119\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[119\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366843 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[120\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[120\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[121\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[121\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[122\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[122\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[123\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[123\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[124\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[124\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[125\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[125\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[126\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[126\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondLine\[127\] top_level.vhd(198) " "Inferred latch for \"SecondLine\[127\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[0\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[0\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[1\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[1\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[2\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[2\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[3\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[3\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366844 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[4\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[4\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[5\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[5\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[6\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[6\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[7\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[7\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[8\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[8\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[9\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[9\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[10\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[10\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[11\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[11\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[12\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[12\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[13\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[13\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[14\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[14\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[15\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[15\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[16\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[16\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[17\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[17\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[18\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[18\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[19\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[19\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[20\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[20\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[21\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[21\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[22\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[22\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[23\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[23\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[24\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[24\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[25\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[25\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[26\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[26\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[27\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[27\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366845 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[28\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[28\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[29\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[29\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[30\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[30\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[31\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[31\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[32\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[32\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[33\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[33\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[34\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[34\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[35\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[35\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[36\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[36\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[37\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[37\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[38\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[38\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[39\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[39\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366846 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[40\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[40\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[41\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[41\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[42\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[42\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[43\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[43\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[44\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[44\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[45\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[45\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[46\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[46\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[47\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[47\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[48\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[48\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[49\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[49\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[50\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[50\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[51\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[51\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366847 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[52\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[52\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[53\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[53\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[54\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[54\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[55\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[55\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[56\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[56\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[57\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[57\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[58\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[58\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[59\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[59\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[60\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[60\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[61\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[61\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[62\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[62\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[63\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[63\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366848 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[64\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[64\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[65\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[65\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[66\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[66\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[67\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[67\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[68\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[68\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[69\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[69\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[70\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[70\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[71\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[71\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[72\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[72\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[73\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[73\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[74\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[74\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[75\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[75\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366849 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[76\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[76\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[77\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[77\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[78\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[78\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[79\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[79\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[80\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[80\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[81\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[81\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[82\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[82\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[83\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[83\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[84\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[84\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[85\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[85\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[86\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[86\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[87\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[87\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[88\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[88\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[89\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[89\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[90\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[90\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[91\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[91\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[92\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[92\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[93\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[93\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[94\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[94\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[95\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[95\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[96\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[96\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[97\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[97\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[98\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[98\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[99\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[99\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366850 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[100\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[100\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[101\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[101\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[102\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[102\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[103\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[103\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[104\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[104\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[105\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[105\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[106\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[106\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[107\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[107\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[108\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[108\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[109\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[109\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[110\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[110\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[111\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[111\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366851 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[112\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[112\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[113\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[113\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[114\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[114\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[115\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[115\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[116\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[116\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[117\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[117\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[118\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[118\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[119\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[119\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[120\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[120\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[121\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[121\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[122\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[122\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[123\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[123\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[124\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[124\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[125\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[125\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[126\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[126\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstLine\[127\] top_level.vhd(198) " "Inferred latch for \"FirstLine\[127\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWN_module\[0\] top_level.vhd(198) " "Inferred latch for \"PWN_module\[0\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366852 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWN_module\[1\] top_level.vhd(198) " "Inferred latch for \"PWN_module\[1\]\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366853 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oLed3 top_level.vhd(198) " "Inferred latch for \"oLed3\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366853 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oLed2 top_level.vhd(198) " "Inferred latch for \"oLed2\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366853 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oLed1 top_level.vhd(198) " "Inferred latch for \"oLed1\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366853 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oLed0 top_level.vhd(198) " "Inferred latch for \"oLed0\" at top_level.vhd(198)" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1708457366853 "|DE2_115|top_level:Inst_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Main2State_Machine top_level:Inst_top_level\|Main2State_Machine:INST_StateMachine " "Elaborating entity \"Main2State_Machine\" for hierarchy \"top_level:Inst_top_level\|Main2State_Machine:INST_StateMachine\"" {  } { { "top_level.vhd" "INST_StateMachine" { Text "U:/Project3/top_level.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PWM_state_count state_machine.vhd(29) " "Verilog HDL or VHDL warning at state_machine.vhd(29): object \"PWM_state_count\" assigned a value but never read" {  } { { "state_machine.vhd" "" { Text "U:/Project3/state_machine.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1708457366860 "|DE2_115|top_level:Inst_top_level|Main2State_Machine:INST_StateMachine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_I2C_user_logic top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC " "Elaborating entity \"ADC_I2C_user_logic\" for hierarchy \"top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC\"" {  } { { "top_level.vhd" "INST_ADC_I2C_USRLOGIC" { Text "U:/Project3/top_level.vhd" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC\|i2c_master:INST_I2C_master " "Elaborating entity \"i2c_master\" for hierarchy \"top_level:Inst_top_level\|ADC_I2C_user_logic:INST_ADC_I2C_USRLOGIC\|i2c_master:INST_I2C_master\"" {  } { { "ADC_I2C_user_logic.vhd" "INST_I2C_master" { Text "U:/Project3/ADC_I2C_user_logic.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDI2C_user_logic top_level:Inst_top_level\|LCDI2C_user_logic:INST_LCD_I2C_UsrLogic " "Elaborating entity \"LCDI2C_user_logic\" for hierarchy \"top_level:Inst_top_level\|LCDI2C_user_logic:INST_LCD_I2C_UsrLogic\"" {  } { { "top_level.vhd" "INST_LCD_I2C_UsrLogic" { Text "U:/Project3/top_level.vhd" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"top_level:Inst_top_level\|Reset_Delay:Inst_clk_Reset_Delay\"" {  } { { "top_level.vhd" "Inst_clk_Reset_Delay" { Text "U:/Project3/top_level.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "btn_debounce_toggle.vhd 2 1 " "Using design file btn_debounce_toggle.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_debounce_toggle-Behavioral " "Found design unit 1: btn_debounce_toggle-Behavioral" {  } { { "btn_debounce_toggle.vhd" "" { Text "U:/Project3/btn_debounce_toggle.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366976 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_debounce_toggle " "Found entity 1: btn_debounce_toggle" {  } { { "btn_debounce_toggle.vhd" "" { Text "U:/Project3/btn_debounce_toggle.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457366976 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1708457366976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:Inst_Key0 " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:Inst_Key0\"" {  } { { "top_level.vhd" "Inst_Key0" { Text "U:/Project3/top_level.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_debounce_toggle top_level:Inst_top_level\|btn_debounce_toggle:INST_DebouncedKey0 " "Elaborating entity \"btn_debounce_toggle\" for hierarchy \"top_level:Inst_top_level\|btn_debounce_toggle:INST_DebouncedKey0\"" {  } { { "top_level.vhd" "INST_DebouncedKey0" { Text "U:/Project3/top_level.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM top_level:Inst_top_level\|PWM:INST_PWM0 " "Elaborating entity \"PWM\" for hierarchy \"top_level:Inst_top_level\|PWM:INST_PWM0\"" {  } { { "top_level.vhd" "INST_PWM0" { Text "U:/Project3/top_level.vhd" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457366994 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PWMState_Sig PWM.vhd(35) " "VHDL Process Statement warning at PWM.vhd(35): signal \"PWMState_Sig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PWM.vhd" "" { Text "U:/Project3/PWM.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1708457366998 "|DE2_115|top_level:Inst_top_level|PWM:INST_PWM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockGeneration top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN " "Elaborating entity \"ClockGeneration\" for hierarchy \"top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\"" {  } { { "top_level.vhd" "INST_CLK_GEN" { Text "U:/Project3/top_level.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457367000 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clock_enable ClockGeneration.vhd(13) " "VHDL Signal Declaration warning at ClockGeneration.vhd(13): used explicit default value for signal \"clock_enable\" because signal was never assigned a value" {  } { { "ClockGeneration.vhd" "" { Text "U:/Project3/ClockGeneration.vhd" 13 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1708457367001 "|DE2_115|top_level:Inst_top_level|ClockGeneration:INST_CLK_GEN"}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1708457367323 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1708457367323 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1708457367323 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\|Mult0\"" {  } { { "ClockGeneration.vhd" "Mult0" { Text "U:/Project3/ClockGeneration.vhd" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457367997 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1708457367997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\|lpm_mult:Mult0\"" {  } { { "ClockGeneration.vhd" "" { Text "U:/Project3/ClockGeneration.vhd" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457368176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\|lpm_mult:Mult0 " "Instantiated megafunction \"top_level:Inst_top_level\|ClockGeneration:INST_CLK_GEN\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368177 ""}  } { { "ClockGeneration.vhd" "" { Text "U:/Project3/ClockGeneration.vhd" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1708457368177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b3t " "Found entity 1: mult_b3t" {  } { { "db/mult_b3t.tdf" "" { Text "U:/Project3/db/mult_b3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1708457368322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1708457368322 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1708457368851 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO\[27\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1708457368864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[28\] " "Inserted always-enabled tri-state buffer between \"GPIO\[28\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1708457368864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO\[29\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1708457368864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[30\] " "Inserted always-enabled tri-state buffer between \"GPIO\[30\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1708457368864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[32\] " "Inserted always-enabled tri-state buffer between \"GPIO\[32\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1708457368864 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[34\] " "Inserted always-enabled tri-state buffer between \"GPIO\[34\]\" and its non-tri-state driver." {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1708457368864 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1708457368864 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 36 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 47 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 56 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 64 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 70 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 71 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 81 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 83 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 85 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CLK " "Bidir \"SD_CLK\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 86 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 88 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 91 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 92 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 93 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 94 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 105 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 114 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 116 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 118 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1708457368865 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1708457368865 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[38\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[38\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[30\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[30\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[26\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[26\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[24\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[24\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[22\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[22\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[17\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[17\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[8\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[8\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[98\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[98\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[106\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[106\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[107\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[107\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[110\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[110\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[118\] top_level:Inst_top_level\|PWN_module\[1\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[118\]\" merged with LATCH primitive \"top_level:Inst_top_level\|PWN_module\[1\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[65\] top_level:Inst_top_level\|oLed0 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[65\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed0\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[66\] top_level:Inst_top_level\|oLed0 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[66\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed0\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[60\] top_level:Inst_top_level\|oLed1 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[60\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed1\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[28\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[28\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[27\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[27\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[25\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[25\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[18\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[18\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[16\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[16\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[14\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[14\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[10\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[10\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[6\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[6\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[3\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[3\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[2\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[2\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[1\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[1\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[84\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[84\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[91\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[91\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[92\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[92\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[96\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[96\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[99\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[99\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[114\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[114\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[120\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[120\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[123\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[123\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[126\] top_level:Inst_top_level\|oLed2 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[126\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed2\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[36\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[36\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[20\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[20\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[56\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[56\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[81\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[81\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[88\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[88\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[90\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[90\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[94\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[94\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[100\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[100\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[102\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[102\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[104\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[104\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[105\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[105\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[116\] top_level:Inst_top_level\|oLed3 " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[116\]\" merged with LATCH primitive \"top_level:Inst_top_level\|oLed3\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[67\] top_level:Inst_top_level\|SecondLine\[34\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[67\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[34\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[51\] top_level:Inst_top_level\|SecondLine\[34\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[51\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[34\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[85\] top_level:Inst_top_level\|SecondLine\[42\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[85\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[42\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[76\] top_level:Inst_top_level\|SecondLine\[42\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[76\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[42\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[57\] top_level:Inst_top_level\|SecondLine\[42\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[57\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[42\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[46\] top_level:Inst_top_level\|SecondLine\[42\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[46\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[42\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[61\] top_level:Inst_top_level\|SecondLine\[86\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[61\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[86\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[64\] top_level:Inst_top_level\|SecondLine\[86\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[64\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[86\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[70\] top_level:Inst_top_level\|SecondLine\[86\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[70\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[86\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[83\] top_level:Inst_top_level\|SecondLine\[86\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[83\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[86\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[125\] top_level:Inst_top_level\|SecondLine\[78\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[125\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[78\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[109\] top_level:Inst_top_level\|SecondLine\[78\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[109\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[78\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[21\] top_level:Inst_top_level\|SecondLine\[78\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[21\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[78\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[29\] top_level:Inst_top_level\|SecondLine\[78\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[29\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[78\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[40\] top_level:Inst_top_level\|SecondLine\[78\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[40\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[78\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[50\] top_level:Inst_top_level\|SecondLine\[54\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[50\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[54\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[43\] top_level:Inst_top_level\|SecondLine\[33\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[43\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[33\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[32\] top_level:Inst_top_level\|SecondLine\[33\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[32\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[33\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[41\] top_level:Inst_top_level\|SecondLine\[33\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[41\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[33\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "top_level:Inst_top_level\|SecondLine\[72\] top_level:Inst_top_level\|SecondLine\[117\] " "Duplicate LATCH primitive \"top_level:Inst_top_level\|SecondLine\[72\]\" merged with LATCH primitive \"top_level:Inst_top_level\|SecondLine\[117\]\"" {  } { { "top_level.vhd" "" { Text "U:/Project3/top_level.vhd" 198 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1708457368884 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1708457368884 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 60 -1 0 } } { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 109 -1 0 } } { "i2c_master_2.1.vhd" "" { Text "U:/Project3/i2c_master_2.1.vhd" 45 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1708457368896 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1708457368896 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[27\]~synth " "Node \"GPIO\[27\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457369189 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[28\]~synth " "Node \"GPIO\[28\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457369189 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[29\]~synth " "Node \"GPIO\[29\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457369189 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[30\]~synth " "Node \"GPIO\[30\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457369189 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[32\]~synth " "Node \"GPIO\[32\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457369189 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[34\]~synth " "Node \"GPIO\[34\]~synth\"" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1708457369189 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1708457369189 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_CTS GND " "Pin \"UART_CTS\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|UART_CTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[22\] GND " "Pin \"FL_ADDR\[22\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[18\] GND " "Pin \"SRAM_ADDR\[18\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[19\] GND " "Pin \"SRAM_ADDR\[19\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 102 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 103 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 110 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 119 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE2_115.vhd" "" { Text "U:/Project3/DE2_115.vhd" 125 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1708457369191 "|DE2_115|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1708457369191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1708457369347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1397 " "Implemented 1397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1708457370750 ""} { "Info" "ICUT_CUT_TM_OPINS" "216 " "Implemented 216 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1708457370750 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "148 " "Implemented 148 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1708457370750 ""} { "Info" "ICUT_CUT_TM_LCELLS" "985 " "Implemented 985 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1708457370750 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1708457370750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1708457370750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 433 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 433 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1708457371582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 20 14:29:31 2024 " "Processing ended: Tue Feb 20 14:29:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1708457371582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1708457371582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1708457371582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1708457371582 ""}
