// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Radix2wDPM_point_double_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        P_read,
        ap_return
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_state12 = 13'd2048;
parameter    ap_ST_fsm_state13 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [328:0] P_read;
output  [331:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[331:0] ap_return;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [165:0] u_V_5_fu_158_p1;
reg   [165:0] u_V_5_reg_640;
wire   [331:0] zext_ln1064_fu_162_p1;
wire   [164:0] trunc_ln58_fu_166_p1;
reg   [164:0] trunc_ln58_reg_652;
wire   [0:0] trunc_ln58_1_fu_170_p1;
reg   [0:0] trunc_ln58_1_reg_657;
wire   [0:0] icmp_ln1064_fu_174_p2;
reg   [0:0] icmp_ln1064_reg_663;
wire   [164:0] trunc_ln1068_fu_206_p1;
reg   [164:0] trunc_ln1068_reg_701;
wire    ap_CS_fsm_state2;
reg   [162:0] p_Val2_s_reg_709;
wire   [0:0] icmp_ln1068_fu_211_p2;
wire   [165:0] lambda_V_fu_234_p3;
reg   [165:0] lambda_V_reg_714;
wire   [162:0] trunc_ln1544_1_fu_243_p1;
reg   [162:0] trunc_ln1544_1_reg_719;
wire   [331:0] p_ph1_fu_252_p3;
reg   [331:0] p_ph1_reg_724;
reg   [165:0] v_V_1_load_reg_729;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_fu_296_p3;
reg   [0:0] tmp_reg_734;
wire    ap_CS_fsm_state5;
wire  signed [16:0] j_1_fu_310_p3;
reg  signed [16:0] j_1_reg_742;
reg   [0:0] tmp_19_reg_748;
reg   [165:0] g_V_load_reg_754;
wire    ap_CS_fsm_state6;
wire   [165:0] select_ln1691_fu_384_p3;
reg   [165:0] select_ln1691_reg_759;
wire   [165:0] r_1_fu_391_p3;
reg   [165:0] r_1_reg_764;
wire   [165:0] ret_7_fu_449_p2;
reg   [165:0] ret_7_reg_769;
wire    ap_CS_fsm_state9;
wire   [164:0] trunc_ln1544_3_fu_454_p1;
reg   [164:0] trunc_ln1544_3_reg_774;
wire   [162:0] xor_ln1544_2_fu_459_p2;
reg   [162:0] xor_ln1544_2_reg_779;
wire   [0:0] xor_ln1544_3_fu_465_p2;
reg   [0:0] xor_ln1544_3_reg_784;
wire   [331:0] select_ln820_1_fu_499_p3;
reg   [331:0] select_ln820_1_reg_789;
wire   [165:0] select_ln820_2_fu_508_p3;
reg   [165:0] select_ln820_2_reg_794;
wire   [164:0] trunc_ln84_fu_525_p1;
reg   [164:0] trunc_ln84_reg_799;
wire    ap_CS_fsm_state11;
wire   [165:0] ret_8_fu_539_p2;
reg   [165:0] ret_8_reg_804;
wire   [165:0] lambda_V_5_fu_552_p3;
reg   [165:0] lambda_V_5_reg_810;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_done;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_idle;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_ready;
wire   [165:0] grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out_ap_vld;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_done;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_idle;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_ready;
wire   [331:0] grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_p_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_p_out_ap_vld;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_done;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_idle;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_ready;
wire   [15:0] grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_i_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_i_out_ap_vld;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_done;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_idle;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_ready;
wire   [15:0] grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_i_4_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_i_4_out_ap_vld;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_done;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_idle;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_ready;
wire   [331:0] grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_out_ap_vld;
wire   [165:0] grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_0_03_i5179_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_0_03_i5179_out_ap_vld;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_done;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_idle;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_ready;
wire   [165:0] grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_lambda_V_14_out;
wire    grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_lambda_V_14_out_ap_vld;
wire   [331:0] xor_i_i77_partset_fu_583_p3;
reg   [331:0] ap_phi_mux_storemerge2_phi_fu_107_p4;
reg   [331:0] storemerge2_reg_104;
wire    ap_CS_fsm_state13;
reg    grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg;
reg    grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg;
reg    grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg;
wire    ap_CS_fsm_state10;
reg    grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg;
wire    ap_CS_fsm_state12;
reg   [165:0] u_V_2_fu_82;
wire   [165:0] u_V_fu_418_p2;
wire    ap_CS_fsm_state7;
reg   [165:0] v_V_1_fu_86;
wire   [165:0] v_V_fu_335_p3;
reg   [165:0] g_V_fu_90;
wire   [165:0] g_V_1_fu_329_p3;
reg   [165:0] tmp_V_fu_94;
wire   [165:0] ret_6_fu_423_p2;
wire   [0:0] p_Result_s_fu_227_p3;
wire   [165:0] select_ln820_fu_246_p3;
wire   [15:0] add_ln28_fu_270_p2;
wire   [15:0] add_ln28_1_fu_280_p2;
wire   [16:0] zext_ln28_fu_276_p1;
wire   [16:0] zext_ln65_fu_286_p1;
wire   [16:0] j_fu_290_p2;
wire   [16:0] sub_ln69_fu_304_p2;
wire  signed [31:0] sext_ln1691_fu_340_p1;
wire   [165:0] zext_ln1691_fu_343_p1;
wire   [16:0] sub_ln1691_fu_359_p2;
wire  signed [31:0] sext_ln1691_1_fu_364_p1;
wire   [165:0] zext_ln1691_1_fu_368_p1;
wire   [165:0] r_fu_372_p2;
wire   [165:0] shl_ln1691_fu_347_p2;
wire   [165:0] ashr_ln1691_fu_378_p2;
wire   [165:0] shl_ln1691_1_fu_353_p2;
wire   [165:0] u_V_6_fu_413_p3;
wire   [165:0] lambda_V_9_fu_408_p3;
wire   [162:0] trunc_ln1544_2_fu_445_p1;
wire   [0:0] trunc_ln1544_fu_441_p1;
wire   [165:0] tmp_s_fu_473_p4;
wire   [331:0] or_ln40_1_fu_491_p3;
wire   [331:0] and_ln_fu_483_p3;
wire   [165:0] lambda_V_10_fu_520_p2;
wire   [0:0] trunc_ln1544_4_fu_535_p1;
wire   [0:0] xor_ln1544_fu_530_p2;
wire   [0:0] p_Result_14_fu_546_p2;
wire   [165:0] lhs_V_fu_567_p4;
wire   [165:0] ret_fu_577_p2;
reg   [331:0] ap_return_preg;
reg   [12:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg = 1'b0;
#0 grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg = 1'b0;
#0 grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg = 1'b0;
#0 grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg = 1'b0;
#0 grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg = 1'b0;
#0 grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg = 1'b0;
#0 ap_return_preg = 332'd0;
end

Radix2wDPM_point_double_1_Pipeline_VITIS_LOOP_45_1 grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start),
    .ap_done(grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_done),
    .ap_idle(grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_idle),
    .ap_ready(grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_ready),
    .lambda_V(lambda_V_reg_714),
    .lambda_V_1(trunc_ln1068_reg_701),
    .p_Val2_s(p_Val2_s_reg_709),
    .lambda_V_12_out(grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out),
    .lambda_V_12_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out_ap_vld)
);

Radix2wDPM_point_double_1_Pipeline_VITIS_LOOP_45_12 grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start),
    .ap_done(grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_done),
    .ap_idle(grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_idle),
    .ap_ready(grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_ready),
    .p_ph1(p_ph1_reg_724),
    .trunc_ln6(trunc_ln58_reg_652),
    .p_out(grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_p_out),
    .p_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_p_out_ap_vld)
);

Radix2wDPM_point_double_1_Pipeline_VITIS_LOOP_25_1 grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start),
    .ap_done(grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_done),
    .ap_idle(grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_idle),
    .ap_ready(grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_ready),
    .u_V_5(u_V_2_fu_82),
    .i_out(grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_i_out),
    .i_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_i_out_ap_vld)
);

Radix2wDPM_point_double_1_Pipeline_VITIS_LOOP_25_11 grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start),
    .ap_done(grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_done),
    .ap_idle(grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_idle),
    .ap_ready(grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_ready),
    .v_V_2(v_V_1_fu_86),
    .i_4_out(grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_i_4_out),
    .i_4_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_i_4_out_ap_vld)
);

Radix2wDPM_point_double_1_Pipeline_VITIS_LOOP_45_13 grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start),
    .ap_done(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_done),
    .ap_idle(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_idle),
    .ap_ready(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_ready),
    .select_ln820_1(select_ln820_1_reg_789),
    .select_ln820_2(select_ln820_2_reg_794),
    .ret_10(trunc_ln1544_3_reg_774),
    .xor_ln1544_3(xor_ln1544_2_reg_779),
    .p_out(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_out),
    .p_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_out_ap_vld),
    .p_0_03_i5179_out(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_0_03_i5179_out),
    .p_0_03_i5179_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_0_03_i5179_out_ap_vld)
);

Radix2wDPM_point_double_1_Pipeline_VITIS_LOOP_45_14 grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start),
    .ap_done(grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_done),
    .ap_idle(grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_idle),
    .ap_ready(grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_ready),
    .lambda_V_8(lambda_V_5_reg_810),
    .lambda_V_13(trunc_ln84_reg_799),
    .ret_11(ret_8_reg_804),
    .lambda_V_14_out(grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_lambda_V_14_out),
    .lambda_V_14_out_ap_vld(grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_lambda_V_14_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 332'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_return_preg <= ap_phi_mux_storemerge2_phi_fu_107_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_ready == 1'b1)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_ready == 1'b1)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1068_fu_211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg <= 1'b1;
        end else if ((grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_ready == 1'b1)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg <= 1'b1;
        end else if ((grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_ready == 1'b1)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_ready == 1'b1)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln1068_fu_211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg <= 1'b1;
        end else if ((grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_ready == 1'b1)) begin
            grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        g_V_fu_90 <= 166'd0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_V_fu_90 <= g_V_1_fu_329_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        storemerge2_reg_104 <= zext_ln1064_fu_162_p1;
    end else if (((icmp_ln1064_reg_663 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        storemerge2_reg_104 <= xor_i_i77_partset_fu_583_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp_V_fu_94 <= 166'd1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        tmp_V_fu_94 <= ret_6_fu_423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        u_V_2_fu_82 <= u_V_5_fu_158_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        u_V_2_fu_82 <= u_V_fu_418_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1064_fu_174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        v_V_1_fu_86 <= 166'd11692013098647223345629478661730264157247460344009;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v_V_1_fu_86 <= v_V_fu_335_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        g_V_load_reg_754 <= g_V_fu_90;
        r_1_reg_764 <= r_1_fu_391_p3;
        select_ln1691_reg_759 <= select_ln1691_fu_384_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln1064_reg_663 <= icmp_ln1064_fu_174_p2;
        trunc_ln58_1_reg_657 <= trunc_ln58_1_fu_170_p1;
        trunc_ln58_reg_652 <= trunc_ln58_fu_166_p1;
        u_V_5_reg_640 <= u_V_5_fu_158_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        j_1_reg_742 <= j_1_fu_310_p3;
        tmp_19_reg_748 <= j_1_fu_310_p3[32'd16];
        tmp_reg_734 <= j_fu_290_p2[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        lambda_V_5_reg_810 <= lambda_V_5_fu_552_p3;
        ret_8_reg_804 <= ret_8_fu_539_p2;
        trunc_ln84_reg_799 <= trunc_ln84_fu_525_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1068_fu_211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        lambda_V_reg_714 <= lambda_V_fu_234_p3;
        p_Val2_s_reg_709 <= {{P_read[328:166]}};
        p_ph1_reg_724 <= p_ph1_fu_252_p3;
        trunc_ln1544_1_reg_719 <= trunc_ln1544_1_fu_243_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        ret_7_reg_769 <= ret_7_fu_449_p2;
        select_ln820_1_reg_789 <= select_ln820_1_fu_499_p3;
        select_ln820_2_reg_794 <= select_ln820_2_fu_508_p3;
        trunc_ln1544_3_reg_774 <= trunc_ln1544_3_fu_454_p1;
        xor_ln1544_2_reg_779 <= xor_ln1544_2_fu_459_p2;
        xor_ln1544_3_reg_784 <= xor_ln1544_3_fu_465_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        trunc_ln1068_reg_701 <= trunc_ln1068_fu_206_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v_V_1_load_reg_729 <= v_V_1_fu_86;
    end
end

always @ (*) begin
    if ((grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1064_reg_663 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        ap_phi_mux_storemerge2_phi_fu_107_p4 = xor_i_i77_partset_fu_583_p3;
    end else begin
        ap_phi_mux_storemerge2_phi_fu_107_p4 = storemerge2_reg_104;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_return = ap_phi_mux_storemerge2_phi_fu_107_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((icmp_ln1064_fu_174_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln1064_fu_174_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln1068_fu_211_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_1_fu_280_p2 = (grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_i_4_out + 16'd1);

assign add_ln28_fu_270_p2 = (grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_i_out + 16'd1);

assign and_ln_fu_483_p3 = {{tmp_s_fu_473_p4}, {166'd0}};

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_done == 1'b0) | (grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_done == 1'b0) | (grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_done == 1'b0));
end

assign ashr_ln1691_fu_378_p2 = $signed(g_V_1_fu_329_p3) >>> zext_ln1691_1_fu_368_p1;

assign g_V_1_fu_329_p3 = ((tmp_reg_734[0:0] == 1'b1) ? tmp_V_fu_94 : g_V_fu_90);

assign grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start = grp_point_double_1_Pipeline_VITIS_LOOP_25_11_fu_134_ap_start_reg;

assign grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start = grp_point_double_1_Pipeline_VITIS_LOOP_25_1_fu_128_ap_start_reg;

assign grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start = grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_ap_start_reg;

assign grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start = grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_ap_start_reg;

assign grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start = grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_ap_start_reg;

assign grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start = grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_ap_start_reg;

assign icmp_ln1064_fu_174_p2 = ((u_V_5_fu_158_p1 == 166'd0) ? 1'b1 : 1'b0);

assign icmp_ln1068_fu_211_p2 = ((u_V_2_fu_82 == 166'd1) ? 1'b1 : 1'b0);

assign j_1_fu_310_p3 = ((tmp_fu_296_p3[0:0] == 1'b1) ? sub_ln69_fu_304_p2 : j_fu_290_p2);

assign j_fu_290_p2 = (zext_ln28_fu_276_p1 - zext_ln65_fu_286_p1);

assign lambda_V_10_fu_520_p2 = (ret_7_reg_769 ^ 166'd1);

assign lambda_V_5_fu_552_p3 = ((p_Result_14_fu_546_p2[0:0] == 1'b1) ? lambda_V_10_fu_520_p2 : 166'd0);

assign lambda_V_9_fu_408_p3 = ((tmp_reg_734[0:0] == 1'b1) ? g_V_load_reg_754 : tmp_V_fu_94);

assign lambda_V_fu_234_p3 = ((p_Result_s_fu_227_p3[0:0] == 1'b1) ? tmp_V_fu_94 : 166'd0);

assign lhs_V_fu_567_p4 = {{grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_out[331:166]}};

assign or_ln40_1_fu_491_p3 = {{tmp_s_fu_473_p4}, {ret_7_fu_449_p2}};

assign p_Result_14_fu_546_p2 = (xor_ln1544_fu_530_p2 ^ trunc_ln1544_4_fu_535_p1);

assign p_Result_s_fu_227_p3 = P_read[32'd166];

assign p_ph1_fu_252_p3 = {{select_ln820_fu_246_p3}, {u_V_5_reg_640}};

assign r_1_fu_391_p3 = ((tmp_19_reg_748[0:0] == 1'b1) ? ashr_ln1691_fu_378_p2 : shl_ln1691_1_fu_353_p2);

assign r_fu_372_p2 = $signed(v_V_fu_335_p3) >>> zext_ln1691_1_fu_368_p1;

assign ret_6_fu_423_p2 = (r_1_reg_764 ^ lambda_V_9_fu_408_p3);

assign ret_7_fu_449_p2 = (u_V_5_reg_640 ^ grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out);

assign ret_8_fu_539_p2 = (lambda_V_10_fu_520_p2 ^ grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_0_03_i5179_out);

assign ret_fu_577_p2 = (lhs_V_fu_567_p4 ^ grp_point_double_1_Pipeline_VITIS_LOOP_45_14_fu_150_lambda_V_14_out);

assign select_ln1691_fu_384_p3 = ((tmp_19_reg_748[0:0] == 1'b1) ? r_fu_372_p2 : shl_ln1691_fu_347_p2);

assign select_ln820_1_fu_499_p3 = ((xor_ln1544_3_fu_465_p2[0:0] == 1'b1) ? or_ln40_1_fu_491_p3 : and_ln_fu_483_p3);

assign select_ln820_2_fu_508_p3 = ((xor_ln1544_3_fu_465_p2[0:0] == 1'b1) ? ret_7_fu_449_p2 : 166'd0);

assign select_ln820_fu_246_p3 = ((trunc_ln58_1_reg_657[0:0] == 1'b1) ? u_V_5_reg_640 : 166'd0);

assign sext_ln1691_1_fu_364_p1 = $signed(sub_ln1691_fu_359_p2);

assign sext_ln1691_fu_340_p1 = j_1_reg_742;

assign shl_ln1691_1_fu_353_p2 = g_V_1_fu_329_p3 << zext_ln1691_fu_343_p1;

assign shl_ln1691_fu_347_p2 = v_V_fu_335_p3 << zext_ln1691_fu_343_p1;

assign sub_ln1691_fu_359_p2 = ($signed(17'd0) - $signed(j_1_reg_742));

assign sub_ln69_fu_304_p2 = (17'd0 - j_fu_290_p2);

assign tmp_fu_296_p3 = j_fu_290_p2[32'd16];

assign tmp_s_fu_473_p4 = {{grp_point_double_1_Pipeline_VITIS_LOOP_45_12_fu_121_p_out[331:166]}};

assign trunc_ln1068_fu_206_p1 = tmp_V_fu_94[164:0];

assign trunc_ln1544_1_fu_243_p1 = P_read[162:0];

assign trunc_ln1544_2_fu_445_p1 = grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out[162:0];

assign trunc_ln1544_3_fu_454_p1 = ret_7_fu_449_p2[164:0];

assign trunc_ln1544_4_fu_535_p1 = grp_point_double_1_Pipeline_VITIS_LOOP_45_13_fu_140_p_0_03_i5179_out[0:0];

assign trunc_ln1544_fu_441_p1 = grp_point_double_1_Pipeline_VITIS_LOOP_45_1_fu_113_lambda_V_12_out[0:0];

assign trunc_ln58_1_fu_170_p1 = P_read[0:0];

assign trunc_ln58_fu_166_p1 = P_read[164:0];

assign trunc_ln84_fu_525_p1 = lambda_V_10_fu_520_p2[164:0];

assign u_V_5_fu_158_p1 = P_read[165:0];

assign u_V_6_fu_413_p3 = ((tmp_reg_734[0:0] == 1'b1) ? v_V_1_load_reg_729 : u_V_2_fu_82);

assign u_V_fu_418_p2 = (u_V_6_fu_413_p3 ^ select_ln1691_reg_759);

assign v_V_fu_335_p3 = ((tmp_reg_734[0:0] == 1'b1) ? u_V_2_fu_82 : v_V_1_fu_86);

assign xor_i_i77_partset_fu_583_p3 = {{ret_fu_577_p2}, {ret_8_reg_804}};

assign xor_ln1544_2_fu_459_p2 = (trunc_ln1544_2_fu_445_p1 ^ trunc_ln1544_1_reg_719);

assign xor_ln1544_3_fu_465_p2 = (trunc_ln58_1_reg_657 ^ trunc_ln1544_fu_441_p1);

assign xor_ln1544_fu_530_p2 = (xor_ln1544_3_reg_784 ^ 1'd1);

assign zext_ln1064_fu_162_p1 = u_V_5_fu_158_p1;

assign zext_ln1691_1_fu_368_p1 = $unsigned(sext_ln1691_1_fu_364_p1);

assign zext_ln1691_fu_343_p1 = $unsigned(sext_ln1691_fu_340_p1);

assign zext_ln28_fu_276_p1 = add_ln28_fu_270_p2;

assign zext_ln65_fu_286_p1 = add_ln28_1_fu_280_p2;

endmodule //Radix2wDPM_point_double_1
