m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vcounter
!s110 1623486940
!i10b 1
!s100 Eh[[6gV]VT9FWAVjQFRAH3
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IS0HbhT39128fYLeT:]_>]2
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches
w1623486923
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/counter.v
!i122 9
L0 1 260
Z3 OV;L;2020.1;71
r1
!s85 0
31
!s108 1623486940.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/counter.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vdata_registor
Z6 !s110 1623502241
!i10b 1
!s100 :fAzKL;QT0E1=^X0LoXE>3
R0
ImFCk`gJz6bek:z]Yi=Xk21
R1
R2
w1623383664
8C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
!i122 12
L0 1 18
R3
r1
!s85 0
31
!s108 1623502240.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!i113 1
R4
R5
vins_registor
!s110 1623566923
!i10b 1
!s100 o2dEmjk3DhlJIjmmRAZS;0
R0
IG6c`;bc;PEJ2feO`a1Z@K3
R1
R2
w1623566918
8C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
!i122 32
L0 1 15
R3
r1
!s85 0
31
!s108 1623566923.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!i113 1
R4
R5
vregistor_no_inc
R6
!i10b 1
!s100 gYaDBo?R=4aTm??JBajk01
R0
I@51_6AGB^1^HiHXzXHBZ<1
R1
R2
w1623488856
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
!i122 14
L0 1 14
R3
r1
!s85 0
31
Z7 !s108 1623502241.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!i113 1
R4
R5
vregistor_with_inc
R6
!i10b 1
!s100 7<Plf0;iCd0CL3iONc9n<3
R0
I@zblHjTc210l?OAADDnLj2
R1
R2
w1623488864
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
!i122 15
L0 1 21
R3
r1
!s85 0
31
R7
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!i113 1
R4
R5
vstate_machine
!s110 1623568515
!i10b 1
!s100 8WmZE[G1^gm03Na@_a6E02
R0
IUGo4V4lZmhjX>mObdVHoP0
R1
R2
w1623386839
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/state_machine.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/state_machine.v
!i122 37
L0 2 815
R3
r1
!s85 0
31
!s108 1623568515.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/state_machine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/state_machine.v|
!i113 1
R4
R5
vtest_bench_counter
!s110 1623567949
!i10b 1
!s100 F2eTQaE_:NZfgXQOa43_O0
R0
IEa<GGkfZ=4MbbVS4?ZWJR3
R1
R2
w1623487127
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v
!i122 34
L0 3 72
R3
r1
!s85 0
31
!s108 1623567949.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_counter.v|
!i113 1
R4
R5
vtest_bench_registors
!s110 1623566929
!i10b 1
!s100 [nS<UeR38VnX5>do>OTVm1
R0
IV]gM0YXclMW4Q>jG>6Fkl0
R1
R2
w1623566661
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v
!i122 33
L0 3 99
R3
r1
!s85 0
31
!s108 1623566929.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_registers.v|
!i113 1
R4
R5
vtest_bench_SM
!s110 1623568493
!i10b 1
!s100 kBHWSDIjmQi@[l>EzkUge3
R0
Ighz8Xjh<HED>T7QZi]1ES2
R1
R2
w1623568482
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v
!i122 36
L0 3 33
R3
r1
!s85 0
31
!s108 1623568493.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_bench_SM.v|
!i113 1
R4
R5
ntest_bench_@s@m
