Drill report for Logic_panel_v1.kicad_pcb
Created on Wed Nov 18 16:39:59 2020

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  In1.Cu                    in1
    L3 :  In2.Cu                    in2
    L4 :  B.Cu                      back


Drill file 'Logic_panel_v1.drl' contains
    plated through holes:
    =============================================================
    T1  0.30mm  0.012"  (105 holes)
    T2  0.50mm  0.020"  (191 holes)
    T3  0.55mm  0.022"  (2 holes)  (with 2 slots)
    T4  0.85mm  0.033"  (2 holes)  (with 2 slots)
    T5  1.00mm  0.039"  (3 holes)
    T6  1.10mm  0.043"  (44 holes)
    T7  3.20mm  0.126"  (4 holes)

    Total plated holes count 351


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T8  0.80mm  0.031"  (2 holes)
    T9  1.15mm  0.045"  (3 holes)

    Total unplated holes count 5
