/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [4:0] _04_;
  reg [2:0] _05_;
  wire [4:0] _06_;
  wire [5:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [27:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  reg [13:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [15:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [10:0] celloutsig_0_44z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_16z;
  reg [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_35z = celloutsig_0_34z ? celloutsig_0_19z : celloutsig_0_11z;
  assign celloutsig_0_6z = celloutsig_0_1z ? in_data[65] : in_data[49];
  assign celloutsig_1_6z = !(celloutsig_1_5z ? in_data[166] : celloutsig_1_2z);
  assign celloutsig_0_19z = !(celloutsig_0_2z ? celloutsig_0_4z : celloutsig_0_16z[24]);
  assign celloutsig_0_29z = !(celloutsig_0_6z ? celloutsig_0_15z[3] : celloutsig_0_25z[6]);
  assign celloutsig_0_3z = ~(in_data[16] | celloutsig_0_1z);
  assign celloutsig_1_0z = ~in_data[171];
  assign celloutsig_1_1z = ~((in_data[184] | in_data[155]) & (in_data[160] | in_data[116]));
  assign celloutsig_0_18z = celloutsig_0_15z[3] | ~(_00_);
  assign celloutsig_0_11z = celloutsig_0_0z ^ in_data[29];
  assign celloutsig_0_23z = celloutsig_0_13z[0] ^ _01_;
  assign celloutsig_0_10z = ~(celloutsig_0_3z ^ _02_);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 5'h00;
    else _04_ <= _03_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 3'h0;
    else _05_ <= in_data[176:174];
  reg [4:0] _22_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _22_ <= 5'h00;
    else _22_ <= { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z };
  assign { _02_, _06_[3], _00_, _01_, _06_[0] } = _22_;
  reg [5:0] _23_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _23_ <= 6'h00;
    else _23_ <= { celloutsig_0_13z[1:0], celloutsig_0_15z };
  assign { _07_[5], _03_ } = _23_;
  assign celloutsig_0_32z = { celloutsig_0_25z[6:5], celloutsig_0_10z } == { celloutsig_0_31z[7:6], celloutsig_0_14z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z } == { _06_[3], _00_, celloutsig_0_12z };
  assign celloutsig_0_34z = celloutsig_0_16z[13:7] === in_data[83:77];
  assign celloutsig_1_9z = { in_data[123:117], celloutsig_1_0z } === { celloutsig_1_7z[8:2], celloutsig_1_5z };
  assign celloutsig_0_2z = { in_data[25:17], celloutsig_0_1z, celloutsig_0_0z } === in_data[75:65];
  assign celloutsig_0_5z = celloutsig_0_1z & ~(celloutsig_0_3z);
  assign celloutsig_0_9z = celloutsig_0_0z & ~(celloutsig_0_4z);
  assign celloutsig_0_38z = - { celloutsig_0_24z[1:0], celloutsig_0_5z, celloutsig_0_18z, celloutsig_0_35z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_37z, celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_29z };
  assign celloutsig_1_2z = in_data[183:168] !== { in_data[122:109], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_12z = { in_data[116:115], celloutsig_1_5z, celloutsig_1_2z } !== { celloutsig_1_9z, _05_ };
  assign celloutsig_0_24z = ~ celloutsig_0_15z[2:0];
  assign celloutsig_1_4z = { _05_[1:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z } | { celloutsig_1_1z, _05_, celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z } | { _06_[3], _00_, _01_ };
  assign celloutsig_0_0z = | in_data[14:7];
  assign celloutsig_0_20z = | { celloutsig_0_18z, celloutsig_0_16z[20:11], celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_2z, in_data[14:7] };
  assign celloutsig_0_37z = ~^ { celloutsig_0_8z[0], celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_31z, celloutsig_0_12z };
  assign celloutsig_0_40z = ~^ { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_15z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z[4:2], celloutsig_1_1z, _05_, _05_ };
  assign celloutsig_1_19z = ~^ { celloutsig_1_16z[1], celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_12z = ~^ { in_data[5], celloutsig_0_10z, celloutsig_0_1z, _02_, _06_[3], _00_, _01_, _06_[0] };
  assign celloutsig_0_1z = ^ { in_data[16:11], celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } >> { celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_15z = { _02_, _06_[3], _00_, celloutsig_0_10z } >> { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_1_16z = celloutsig_1_7z[10:8] >> celloutsig_1_4z[4:2];
  assign celloutsig_0_26z = { in_data[58:56], celloutsig_0_3z } <<< { celloutsig_0_16z[2:0], celloutsig_0_9z };
  assign celloutsig_0_30z = { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_1z } <<< { celloutsig_0_16z[7:6], celloutsig_0_16z[9:8], _02_, _06_[3], _00_, _01_, _06_[0] };
  assign celloutsig_0_45z = { celloutsig_0_38z[15:9], celloutsig_0_29z } >>> { celloutsig_0_25z[4], celloutsig_0_40z, _04_, celloutsig_0_37z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, _05_, celloutsig_1_6z } - { _05_[2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_44z = { celloutsig_0_26z[2:1], celloutsig_0_5z, celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_37z, celloutsig_0_1z, celloutsig_0_5z } ^ { celloutsig_0_15z[0], celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_32z, celloutsig_0_25z };
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_18z } ^ { _02_, _06_[3], _00_, _01_, celloutsig_0_8z };
  assign celloutsig_0_4z = ~((celloutsig_0_1z & celloutsig_0_0z) | celloutsig_0_3z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 8'h00;
    else if (clkin_data[128]) celloutsig_1_18z = { celloutsig_1_7z[3:1], celloutsig_1_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_31z = 14'h0000;
    else if (clkin_data[96]) celloutsig_0_31z = { celloutsig_0_30z[7:1], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_14z, celloutsig_0_18z };
  assign { celloutsig_0_16z[7], celloutsig_0_16z[11], celloutsig_0_16z[6], celloutsig_0_16z[10:8], celloutsig_0_16z[3], celloutsig_0_16z[1:0], celloutsig_0_16z[13:12], celloutsig_0_16z[2], celloutsig_0_16z[14], celloutsig_0_16z[27:15] } = { celloutsig_0_15z[3], celloutsig_0_15z[3:2], celloutsig_0_15z[2:0], celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, in_data[76:64] } | { celloutsig_0_13z[1], celloutsig_0_8z[1], celloutsig_0_13z[0], celloutsig_0_8z[0], celloutsig_0_13z[3:1], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z[2], celloutsig_0_13z[0], celloutsig_0_13z[0], _00_, _01_, _06_[0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_13z[3:1] };
  assign { _06_[4], _06_[2:1] } = { _02_, _00_, _01_ };
  assign _07_[4:0] = _03_;
  assign celloutsig_0_16z[5:4] = celloutsig_0_16z[9:8];
  assign { out_data[135:128], out_data[96], out_data[42:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
