
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: div_i[3] (input port clocked by clk)
Endpoint: div_ready_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.000000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  1.000000    1.000000 ^ input external delay
     3    0.016578    0.080406    0.054814    1.054814 ^ div_i[3] (in)
                                                         div_i[3] (net)
                      0.080406    0.000000    1.054814 ^ _097_/B (sky130_fd_sc_hd__nor3_2)
     2    0.003742    0.032949    0.049302    1.104116 v _097_/Y (sky130_fd_sc_hd__nor3_2)
                                                         _054_ (net)
                      0.032949    0.000011    1.104127 v _098_/B (sky130_fd_sc_hd__or2_2)
     3    0.012290    0.081578    0.306730    1.410857 v _098_/X (sky130_fd_sc_hd__or2_2)
                                                         _055_ (net)
                      0.081578    0.000024    1.410881 v _099_/B (sky130_fd_sc_hd__xor2_2)
     1    0.001577    0.051770    0.142405    1.553286 v _099_/X (sky130_fd_sc_hd__xor2_2)
                                                         _056_ (net)
                      0.051770    0.000003    1.553289 v _100_/D (sky130_fd_sc_hd__or4_2)
     3    0.013536    0.141154    0.604664    2.157953 v _100_/X (sky130_fd_sc_hd__or4_2)
                                                         _057_ (net)
                      0.141154    0.000139    2.158092 v _115_/A1 (sky130_fd_sc_hd__o21bai_2)
     1    0.034178    0.406530    0.393542    2.551634 ^ _115_/Y (sky130_fd_sc_hd__o21bai_2)
                                                         div_ready_o (net)
                      0.406530    0.000104    2.551738 ^ div_ready_o (out)
                                              2.551738   data arrival time

                      0.000000    5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (ideal)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -2.551738   data arrival time
---------------------------------------------------------------------------------------------
                                              1.198262   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk_i                                    10     16     -6 (VIOLATED)
rst_ni                                   10     16     -6 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 2
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 2
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 17 unclocked register/latch pins.
  _158_/CLK
  _159_/CLK
  _160_/CLK
  _161_/CLK
  _162_/CLK
  _163_/CLK
  _164_/CLK
  _165_/CLK
  _166_/CLK
  _167_/CLK
  _168_/CLK
  _169_/CLK
  _170_/CLK
  _171_/CLK
  _172_/CLK
  _173_/CLK
  _174_/GATE
Warning: There are 21 unconstrained endpoints.
  cycl_count_o[0]
  cycl_count_o[1]
  cycl_count_o[2]
  cycl_count_o[3]
  _158_/D
  _159_/D
  _160_/D
  _161_/D
  _162_/D
  _163_/D
  _164_/D
  _165_/D
  _166_/D
  _167_/D
  _168_/D
  _169_/D
  _170_/D
  _171_/D
  _172_/D
  _173_/D
  _174_/D
