{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692269114443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692269114447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 18:45:14 2023 " "Processing started: Thu Aug 17 18:45:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692269114447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269114447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269114447 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692269114693 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692269114693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/data_cail.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/data_cail.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_cail " "Found entity 1: data_cail" {  } { { "../rtl/data_cail.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606_tb " "Found entity 1: ad7606_tb" {  } { { "../testbench/ad7606_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad7606_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ad_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ad_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_fifo " "Found entity 1: ad_fifo" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/short_to_float.v 10 10 " "Found 10 design units, including 10 entities, in source file ip/short_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_to_float_altbarrel_shift_uvf " "Found entity 1: short_to_float_altbarrel_shift_uvf" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "2 short_to_float_altpriority_encoder_3v7 " "Found entity 2: short_to_float_altpriority_encoder_3v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "3 short_to_float_altpriority_encoder_3e8 " "Found entity 3: short_to_float_altpriority_encoder_3e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "4 short_to_float_altpriority_encoder_6v7 " "Found entity 4: short_to_float_altpriority_encoder_6v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "5 short_to_float_altpriority_encoder_6e8 " "Found entity 5: short_to_float_altpriority_encoder_6e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "6 short_to_float_altpriority_encoder_bv7 " "Found entity 6: short_to_float_altpriority_encoder_bv7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "7 short_to_float_altpriority_encoder_be8 " "Found entity 7: short_to_float_altpriority_encoder_be8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "8 short_to_float_altpriority_encoder_rb6 " "Found entity 8: short_to_float_altpriority_encoder_rb6" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "9 short_to_float_altfp_convert_p1n " "Found entity 9: short_to_float_altfp_convert_p1n" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""} { "Info" "ISGN_ENTITY_NAME" "10 short_to_float " "Found entity 10: short_to_float" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_trn " "Found entity 1: mult_altfp_mult_trn" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121299 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_data_proc_tb " "Found entity 1: ad_data_proc_tb" {  } { { "../testbench/ad_data_proc_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad_data_proc_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top " "Found entity 1: ad_control_top" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad_control_top_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_control_top_tb " "Found entity 1: ad_control_top_tb" {  } { { "../testbench/ad_control_top_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad_control_top_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ad_control_top " "Elaborating entity \"ad_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692269121360 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_cnt ad_control_top.v(34) " "Verilog HDL Always Construct warning at ad_control_top.v(34): inferring latch(es) for variable \"rd_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692269121361 "|ad_control_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad7606 ad7606:ad7606 " "Elaborating entity \"ad7606\" for hierarchy \"ad7606:ad7606\"" {  } { { "../rtl/ad_control_top.v" "ad7606" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121367 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busy_dly2 ad7606.v(28) " "Verilog HDL or VHDL warning at ad7606.v(28): object \"busy_dly2\" assigned a value but never read" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1692269121367 "|ad7606"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad_fifo ad7606:ad7606\|ad_fifo:ad_fifo " "Elaborating entity \"ad_fifo\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\"" {  } { { "../rtl/ad7606.v" "ad_fifo" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "dcfifo_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121604 ""}  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269121604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3dj1 " "Found entity 1: dcfifo_3dj1" {  } { { "db/dcfifo_3dj1.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3dj1 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated " "Elaborating entity \"dcfifo_3dj1\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_sgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_sgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_sgb " "Found entity 1: a_gray2bin_sgb" {  } { { "db/a_gray2bin_sgb.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_gray2bin_sgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_sgb ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_gray2bin_sgb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_sgb\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_gray2bin_sgb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3dj1.tdf" "rdptr_g_gray2bin" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_r57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_r57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_r57 " "Found entity 1: a_graycounter_r57" {  } { { "db/a_graycounter_r57.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_r57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_r57 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_r57:rdptr_g1p " "Elaborating entity \"a_graycounter_r57\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_r57:rdptr_g1p\"" {  } { { "db/dcfifo_3dj1.tdf" "rdptr_g1p" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_njc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_njc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_njc " "Found entity 1: a_graycounter_njc" {  } { { "db/a_graycounter_njc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_njc ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_njc:wrptr_g1p " "Elaborating entity \"a_graycounter_njc\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|a_graycounter_njc:wrptr_g1p\"" {  } { { "db/dcfifo_3dj1.tdf" "wrptr_g1p" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9o41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9o41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9o41 " "Found entity 1: altsyncram_9o41" {  } { { "db/altsyncram_9o41.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_9o41.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9o41 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|altsyncram_9o41:fifo_ram " "Elaborating entity \"altsyncram_9o41\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|altsyncram_9o41:fifo_ram\"" {  } { { "db/dcfifo_3dj1.tdf" "fifo_ram" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ed9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ed9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ed9 " "Found entity 1: dffpipe_ed9" {  } { { "db/dffpipe_ed9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_ed9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ed9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|dffpipe_ed9:rs_brp " "Elaborating entity \"dffpipe_ed9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|dffpipe_ed9:rs_brp\"" {  } { { "db/dcfifo_3dj1.tdf" "rs_brp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_unl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_unl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_unl " "Found entity 1: alt_synch_pipe_unl" {  } { { "db/alt_synch_pipe_unl.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_unl ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_unl\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\"" {  } { { "db/dcfifo_3dj1.tdf" "rs_dgwp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_fd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_fd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_fd9 " "Found entity 1: dffpipe_fd9" {  } { { "db/dffpipe_fd9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_fd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_fd9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe13 " "Elaborating entity \"dffpipe_fd9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_unl:rs_dgwp\|dffpipe_fd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_unl.tdf" "dffpipe13" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_unl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vnl " "Found entity 1: alt_synch_pipe_vnl" {  } { { "db/alt_synch_pipe_vnl.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vnl ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vnl\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\"" {  } { { "db/dcfifo_3dj1.tdf" "ws_dgrp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe16 " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|alt_synch_pipe_vnl:ws_dgrp\|dffpipe_gd9:dffpipe16\"" {  } { { "db/alt_synch_pipe_vnl.tdf" "dffpipe16" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/alt_synch_pipe_vnl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d66 " "Found entity 1: cmpr_d66" {  } { { "db/cmpr_d66.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_d66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269121848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269121848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d66 ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|cmpr_d66:rdempty_eq_comp " "Elaborating entity \"cmpr_d66\" for hierarchy \"ad7606:ad7606\|ad_fifo:ad_fifo\|dcfifo:dcfifo_component\|dcfifo_3dj1:auto_generated\|cmpr_d66:rdempty_eq_comp\"" {  } { { "db/dcfifo_3dj1.tdf" "rdempty_eq_comp" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/dcfifo_3dj1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_cail data_cail:data_cail " "Elaborating entity \"data_cail\" for hierarchy \"data_cail:data_cail\"" {  } { { "../rtl/ad_control_top.v" "data_cail" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 16 data_cail.v(22) " "Verilog HDL assignment warning at data_cail.v(22): truncated value with size 17 to match size of target (16)" {  } { { "../rtl/data_cail.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692269121853 "|data_cail"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float data_cail:data_cail\|short_to_float:short_to_float " "Elaborating entity \"short_to_float\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\"" {  } { { "../rtl/data_cail.v" "short_to_float" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altfp_convert_p1n data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component " "Elaborating entity \"short_to_float_altfp_convert_p1n\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\"" {  } { { "ip/short_to_float.v" "short_to_float_altfp_convert_p1n_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altbarrel_shift_uvf data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5 " "Elaborating entity \"short_to_float_altbarrel_shift_uvf\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\"" {  } { { "ip/short_to_float.v" "altbarrel_shift5" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_rb6 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"short_to_float_altpriority_encoder_rb6\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "ip/short_to_float.v" "altpriority_encoder2" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_bv7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"short_to_float_altpriority_encoder_bv7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "ip/short_to_float.v" "altpriority_encoder6" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6v7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"short_to_float_altpriority_encoder_6v7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "ip/short_to_float.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3v7 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"short_to_float_altpriority_encoder_3v7\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "ip/short_to_float.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3e8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"short_to_float_altpriority_encoder_3e8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "ip/short_to_float.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6e8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"short_to_float_altpriority_encoder_6e8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "ip/short_to_float.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_be8 data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"short_to_float_altpriority_encoder_be8\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "ip/short_to_float.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "add_sub1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269121994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269121994 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269121994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_71f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_71f " "Found entity 1: add_sub_71f" {  } { { "db/add_sub_71f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_71f data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated " "Elaborating entity \"add_sub_71f\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "add_sub3" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122037 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0f " "Found entity 1: add_sub_q0f" {  } { { "db/add_sub_q0f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0f data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated " "Elaborating entity \"add_sub_q0f\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "cmpr4" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122091 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122092 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122092 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"data_cail:data_cail\|short_to_float:short_to_float\|short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult data_cail:data_cail\|mult:mult " "Elaborating entity \"mult\" for hierarchy \"data_cail:data_cail\|mult:mult\"" {  } { { "../rtl/data_cail.v" "mult" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/data_cail.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_altfp_mult_trn data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component " "Elaborating entity \"mult_altfp_mult_trn\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\"" {  } { { "ip/mult.v" "mult_altfp_mult_trn_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "exp_add_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122147 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oge.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oge.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oge " "Found entity 1: add_sub_oge" {  } { { "db/add_sub_oge.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_oge.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oge data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated " "Elaborating entity \"add_sub_oge\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_oge:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "exp_adj_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122189 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2sa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2sa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2sa " "Found entity 1: add_sub_2sa" {  } { { "db/add_sub_2sa.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_2sa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2sa data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated " "Elaborating entity \"add_sub_2sa\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_2sa:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "exp_bias_subtr" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122230 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122230 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122230 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "man_round_adder" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122271 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122271 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "man_product2_mult" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122329 ""}  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122368 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1692269122570 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1692269122570 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692269122706 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692269122706 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692269122706 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692269122706 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692269122706 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692269122706 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692269122706 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692269122706 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692269122706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122793 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4m " "Found entity 1: shift_taps_v4m" {  } { { "db/shift_taps_v4m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269122904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269122904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269122971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"data_cail:data_cail\|mult:mult\|mult_altfp_mult_trn:mult_altfp_mult_trn_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692269122971 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692269122971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c6m " "Found entity 1: shift_taps_c6m" {  } { { "db/shift_taps_c6m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_c6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269123007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269123007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3l31 " "Found entity 1: altsyncram_3l31" {  } { { "db/altsyncram_3l31.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_3l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269123046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269123046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269123083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269123083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269123120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269123120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692269123156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269123156 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1692269123305 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 39 -1 0 } } { "db/a_graycounter_njc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf" 32 2 0 } } { "db/a_graycounter_njc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/a_graycounter_njc.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692269123320 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692269123320 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "valid GND " "Pin \"valid\" is stuck at GND" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692269123407 "|ad_control_top|valid"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692269123407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692269123468 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692269123773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692269124038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692269124038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "busy " "No output dependent on input pin \"busy\"" {  } { { "../rtl/ad_control_top.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad_control_top.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692269124096 "|ad_control_top|busy"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692269124096 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "553 " "Implemented 553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692269124096 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692269124096 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692269124096 ""} { "Info" "ICUT_CUT_TM_RAMS" "41 " "Implemented 41 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692269124096 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1692269124096 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692269124096 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692269124112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 18:45:24 2023 " "Processing ended: Thu Aug 17 18:45:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692269124112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692269124112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692269124112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692269124112 ""}
