/*
 * Copyright (C) 2013 Freescale Semiconductor, Inc.
 * Jason Liu <r64343@freescale.com>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 *
 * Refer doc/README.imximage for more details about how-to configure
 * and create imximage boot image
 *
 * The syntax is taken as close as possible with the kwbimage
 */
/* image version */

IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi, sd (the board has no nand neither onenand)
 */
BOOT_FROM	sd

/*
 * Device Configuration Data (DCD)
 *
 * Each entry must have the format:
 * Addr-type           Address        Value
 *
 * where:
 *      Addr-type register length (1,2 or 4 bytes)
 *      Address   absolute address of the register
 *      value     value to be stored in the register
 */
DATA 4, 0x020e0774, 0x000C0000
DATA 4, 0x020e0754, 0x00000000

DATA 4, 0x020e04ac, 0x00000028
DATA 4, 0x020e04b0, 0x00000028

DATA 4, 0x020e0464, 0x00000028
DATA 4, 0x020e0490, 0x00000028
DATA 4, 0x020e074c, 0x00000028

DATA 4, 0x020e0494, 0x00000028
DATA 4, 0x020e04a0, 0x00000000
DATA 4, 0x020e04b4, 0x00000028
DATA 4, 0x020e04b8, 0x00000028
DATA 4, 0x020e076c, 0x00000028

DATA 4, 0x020e0750, 0x00020000

DATA 4, 0x020e04bc, 0x00000028
DATA 4, 0x020e04c0, 0x00000028
DATA 4, 0x020e04c4, 0x00000028
DATA 4, 0x020e04c8, 0x00000028

DATA 4, 0x020e0760, 0x00020000

DATA 4, 0x020e0764, 0x00000028
DATA 4, 0x020e0770, 0x00000028
DATA 4, 0x020e0778, 0x00000028
DATA 4, 0x020e077c, 0x00000028

DATA 4, 0x020e0470, 0x00000028
DATA 4, 0x020e0474, 0x00000028
DATA 4, 0x020e0478, 0x00000028
DATA 4, 0x020e047c, 0x00000028

DATA 4, 0x021b0800, 0xa1390003

DATA 4, 0x021b080c, 0x00440046
DATA 4, 0x021b0810, 0x00350042

DATA 4, 0x021b083c, 0x424C0244
DATA 4, 0x021b0840, 0x022C022C
DATA 4, 0x021b0848, 0x4644504A
DATA 4, 0x021b0850, 0x3A3A3036

DATA 4, 0x021b087c, 0x01D50001
DATA 4, 0x021b0880, 0x01D90001
DATA 4, 0x021b0884, 0x01BC0001
DATA 4, 0x021b0888, 0x01C30001

DATA 4, 0x021b081c, 0x33333333
DATA 4, 0x021b0820, 0x33333333
DATA 4, 0x021b0824, 0x33333333
DATA 4, 0x021b0828, 0x33333333

DATA 4, 0x021b08b8, 0x00000800

DATA 4, 0x021b0004, 0x00020036
DATA 4, 0x021b0008, 0x09444040
DATA 4, 0x021b000c, 0x898E78F5
DATA 4, 0x021b0010, 0xFF328F64
DATA 4, 0x021b0014, 0x01FF00DB
DATA 4, 0x021b0018, 0x00011740

DATA 4, 0x021b001c, 0x00008000
DATA 4, 0x021b002c, 0x000026d2

DATA 4, 0x021b0030, 0x008E1023
DATA 4, 0x021b0040, 0x00000027

DATA 4, 0x021b0000, 0x85190000

DATA 4, 0x021b001c, 0x02088032
DATA 4, 0x021b001c, 0x00008033
DATA 4, 0x021b001c, 0x00048031
DATA 4, 0x021b001c, 0x09408030
DATA 4, 0x021b001c, 0x04008040

DATA 4, 0x021b0020, 0x00007800
DATA 4, 0x021b0818, 0x00022227

DATA 4, 0x021b0004, 0x00025576
DATA 4, 0x021b0404, 0x00011006

DATA 4, 0x021b001c, 0x00000000

/* set the default clock gate to save power */
DATA 4, 0x020c4068, 0x00C03F3F
DATA 4, 0x020c406c, 0x0030FC03
DATA 4, 0x020c4070, 0x0FFFC000
DATA 4, 0x020c4074, 0x3FF00000
DATA 4, 0x020c4078, 0xFFFFF300
DATA 4, 0x020c407c, 0x0F0000C3

DATA 4, 0x020c4080, 0x00000FFF

/* enable AXI cache for VDOA/VPU/IPU */
DATA 4, 0x020e0010, 0xF00000CF
/* set IPU AXI-id0 Qos=0xf(bypass) AXI-id1 Qos=0x7 */
DATA 4, 0x020e0018, 0x007F007F
DATA 4, 0x020e001c, 0x007F007F
