$date
	Fri Feb 17 14:33:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FSM_tb $end
$var wire 2 ! present_state [1:0] $end
$var wire 1 " outpt $end
$var reg 1 # clock $end
$var reg 1 $ inpt $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 # clock $end
$var wire 1 $ inpt $end
$var wire 1 % reset $end
$var parameter 2 & A $end
$var parameter 2 ' B $end
$var parameter 2 ( C $end
$var reg 1 " outpt $end
$var reg 2 ) present_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 (
b10 '
b1 &
$end
#0
$dumpvars
b1 )
1%
0$
1#
0"
b1 !
$end
#4000
0#
#8000
b10 !
b10 )
1#
0%
#12000
0#
#16000
1"
b11 !
b11 )
1#
1$
#20000
0"
0#
#24000
1"
b10 !
b10 )
1#
0$
#28000
0"
b1 !
b1 )
0#
1%
#32000
1#
1$
#36000
b11 !
b11 )
0#
0%
#40000
1"
b10 !
b10 )
1#
0$
#44000
0"
0#
#48000
1"
b11 !
b11 )
1#
1$
#52000
0"
0#
