Analysis & Synthesis report for ov5640_rgb565_640x480_udp_pc
Fri Jan 11 11:04:18 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|cur_state
 11. State Machine - |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_receive:u_ip_receive|cur_state
 12. State Machine - |ov5640_rgb565_640x480_udp_pc|i2c_dri:u_i2c_dri|cur_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 20. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated
 21. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p
 22. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p
 23. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram
 24. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp
 25. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp
 26. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
 27. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3
 28. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
 29. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_se9:dffpipe3
 30. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 31. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated
 32. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p
 33. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 34. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram
 35. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp
 36. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3
 37. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp
 38. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp
 39. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
 40. Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4
 41. Source assignments for img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1
 42. Source assignments for i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated
 43. Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_rgb565_640x480_udp_pc
 44. Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component
 45. Parameter Settings for User Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg
 46. Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri
 47. Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data
 48. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component
 49. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component
 50. Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl
 51. Parameter Settings for User Entity Instance: img_data_pkt:u_img_data_pkt
 52. Parameter Settings for User Entity Instance: img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component
 53. Parameter Settings for User Entity Instance: udp:u_udp
 54. Parameter Settings for User Entity Instance: udp:u_udp|ip_receive:u_ip_receive
 55. Parameter Settings for User Entity Instance: udp:u_udp|ip_send:u_ip_send
 56. Parameter Settings for Inferred Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0
 57. altpll Parameter Settings by Entity Instance
 58. dcfifo Parameter Settings by Entity Instance
 59. scfifo Parameter Settings by Entity Instance
 60. altsyncram Parameter Settings by Entity Instance
 61. Port Connectivity Checks: "udp:u_udp|crc32_d4:u_crc32_d4"
 62. Port Connectivity Checks: "udp:u_udp"
 63. Port Connectivity Checks: "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b"
 64. Port Connectivity Checks: "sdram_top:u_sdram_top"
 65. Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data"
 66. Port Connectivity Checks: "i2c_dri:u_i2c_dri"
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 11 11:04:18 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; ov5640_rgb565_640x480_udp_pc                ;
; Top-level Entity Name              ; ov5640_rgb565_640x480_udp_pc                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,458                                       ;
;     Total combinational functions  ; 1,276                                       ;
;     Dedicated logic registers      ; 732                                         ;
; Total registers                    ; 732                                         ;
; Total pins                         ; 69                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 71,680                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                            ;
+----------------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                                     ; Setting                      ; Default Value                ;
+----------------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                                     ; EP4CE10F17C8                 ;                              ;
; Top-level entity name                                                      ; ov5640_rgb565_640x480_udp_pc ; ov5640_rgb565_640x480_udp_pc ;
; Family name                                                                ; Cyclone IV E                 ; Cyclone IV GX                ;
; Use smart compilation                                                      ; Off                          ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                           ; On                           ;
; Enable compact report table                                                ; Off                          ; Off                          ;
; Restructure Multiplexers                                                   ; Auto                         ; Auto                         ;
; Create Debugging Nodes for IP Cores                                        ; Off                          ; Off                          ;
; Preserve fewer node names                                                  ; On                           ; On                           ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                          ; Off                          ;
; Verilog Version                                                            ; Verilog_2001                 ; Verilog_2001                 ;
; VHDL Version                                                               ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                                   ; Auto                         ; Auto                         ;
; Safe State Machine                                                         ; Off                          ; Off                          ;
; Extract Verilog State Machines                                             ; On                           ; On                           ;
; Extract VHDL State Machines                                                ; On                           ; On                           ;
; Ignore Verilog initial constructs                                          ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                                 ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                             ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                                  ; On                           ; On                           ;
; Parallel Synthesis                                                         ; On                           ; On                           ;
; DSP Block Balancing                                                        ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                                         ; On                           ; On                           ;
; Power-Up Don't Care                                                        ; On                           ; On                           ;
; Remove Redundant Logic Cells                                               ; Off                          ; Off                          ;
; Remove Duplicate Registers                                                 ; On                           ; On                           ;
; Ignore CARRY Buffers                                                       ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                                     ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                                      ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                                       ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                                        ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                             ; Off                          ; Off                          ;
; Optimization Technique                                                     ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                                         ; 70                           ; 70                           ;
; Auto Carry Chains                                                          ; On                           ; On                           ;
; Auto Open-Drain Pins                                                       ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                          ; Off                          ;
; Auto ROM Replacement                                                       ; On                           ; On                           ;
; Auto RAM Replacement                                                       ; On                           ; On                           ;
; Auto DSP Block Replacement                                                 ; On                           ; On                           ;
; Auto Shift Register Replacement                                            ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                              ; On                           ; On                           ;
; Strict RAM Replacement                                                     ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                          ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                                     ; Off                          ; Off                          ;
; Auto RAM Block Balancing                                                   ; On                           ; On                           ;
; Auto RAM to Logic Cell Conversion                                          ; Off                          ; Off                          ;
; Auto Resource Sharing                                                      ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                                         ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                                         ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                              ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                        ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                          ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                                    ; On                           ; On                           ;
; Report Parameter Settings                                                  ; On                           ; On                           ;
; Report Source Assignments                                                  ; On                           ; On                           ;
; Report Connectivity Checks                                                 ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                          ; Off                          ;
; Synchronization Register Chain Length                                      ; 2                            ; 2                            ;
; PowerPlay Power Optimization                                               ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                          ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                            ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                          ; 100                          ;
; Clock MUX Protection                                                       ; On                           ; On                           ;
; Auto Gated Clock Conversion                                                ; Off                          ; Off                          ;
; Block Design Naming                                                        ; Auto                         ; Auto                         ;
; SDC constraint protection                                                  ; Off                          ; Off                          ;
; Synthesis Effort                                                           ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                                         ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                                ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                                     ; On                           ; On                           ;
; Synthesis Seed                                                             ; 1                            ; 1                            ;
+----------------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                            ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                            ; Library ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+
; ../rtl/eth/udp.v                                                            ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/udp.v                                                                   ;         ;
; ../rtl/eth/ip_send.v                                                        ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/ip_send.v                                                               ;         ;
; ../rtl/eth/ip_receive.v                                                     ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/ip_receive.v                                                            ;         ;
; ../rtl/eth/crc32_d4.v                                                       ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/crc32_d4.v                                                              ;         ;
; ../rtl/sdram/wrfifo.v                                                       ; yes             ; User Wizard-Generated File                            ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v                                                              ;         ;
; ../rtl/sdram/sdram_top.v                                                    ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v                                                           ;         ;
; ../rtl/sdram/sdram_para.v                                                   ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_para.v                                                          ;         ;
; ../rtl/sdram/sdram_fifo_ctrl.v                                              ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v                                                     ;         ;
; ../rtl/sdram/sdram_data.v                                                   ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_data.v                                                          ;         ;
; ../rtl/sdram/sdram_ctrl.v                                                   ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_ctrl.v                                                          ;         ;
; ../rtl/sdram/sdram_controller.v                                             ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v                                                    ;         ;
; ../rtl/sdram/sdram_cmd.v                                                    ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_cmd.v                                                           ;         ;
; ../rtl/sdram/rdfifo.v                                                       ; yes             ; User Wizard-Generated File                            ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v                                                              ;         ;
; ipcore/sync_fifo_1024x32b.v                                                 ; yes             ; User Wizard-Generated File                            ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/ipcore/sync_fifo_1024x32b.v                                                 ;         ;
; ipcore/pll_clk.v                                                            ; yes             ; User Wizard-Generated File                            ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/ipcore/pll_clk.v                                                            ;         ;
; ../rtl/ov5640_rgb565_640x480_udp_pc.v                                       ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/ov5640_rgb565_640x480_udp_pc.v                                              ;         ;
; ../rtl/img_data_pkt.v                                                       ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/img_data_pkt.v                                                              ;         ;
; ../rtl/i2c_ov5640_rgb565_cfg.v                                              ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/i2c_ov5640_rgb565_cfg.v                                                     ;         ;
; ../rtl/i2c_dri.v                                                            ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/i2c_dri.v                                                                   ;         ;
; ../rtl/cmos_capture_data.v                                                  ; yes             ; User Verilog HDL File                                 ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/cmos_capture_data.v                                                         ;         ;
; altpll.tdf                                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                               ;         ;
; aglobal131.inc                                                              ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                           ;         ;
; stratix_pll.inc                                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;         ;
; stratixii_pll.inc                                                           ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;         ;
; cycloneii_pll.inc                                                           ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;         ;
; db/pll_clk_altpll.v                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/pll_clk_altpll.v                                                         ;         ;
; dcfifo.tdf                                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/dcfifo.tdf                                                               ;         ;
; lpm_counter.inc                                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc                                                          ;         ;
; lpm_add_sub.inc                                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                          ;         ;
; altdpram.inc                                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; a_graycounter.inc                                                           ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_graycounter.inc                                                        ;         ;
; a_fefifo.inc                                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_fefifo.inc                                                             ;         ;
; a_gray2bin.inc                                                              ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                           ;         ;
; dffpipe.inc                                                                 ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/dffpipe.inc                                                              ;         ;
; alt_sync_fifo.inc                                                           ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                        ;         ;
; lpm_compare.inc                                                             ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc                                                          ;         ;
; altsyncram_fifo.inc                                                         ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                      ;         ;
; db/dcfifo_nnl1.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/dcfifo_nnl1.tdf                                                          ;         ;
; db/a_gray2bin_7ib.tdf                                                       ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/a_gray2bin_7ib.tdf                                                       ;         ;
; db/a_graycounter_677.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/a_graycounter_677.tdf                                                    ;         ;
; db/a_graycounter_2lc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/a_graycounter_2lc.tdf                                                    ;         ;
; db/altsyncram_em31.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/altsyncram_em31.tdf                                                      ;         ;
; db/dffpipe_pe9.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/dffpipe_pe9.tdf                                                          ;         ;
; db/alt_synch_pipe_vd8.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_vd8.tdf                                                   ;         ;
; db/dffpipe_se9.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/dffpipe_se9.tdf                                                          ;         ;
; db/cmpr_c66.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/cmpr_c66.tdf                                                             ;         ;
; db/cmpr_b66.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/cmpr_b66.tdf                                                             ;         ;
; db/mux_j28.tdf                                                              ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/mux_j28.tdf                                                              ;         ;
; db/dcfifo_aol1.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/dcfifo_aol1.tdf                                                          ;         ;
; db/alt_synch_pipe_e98.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_e98.tdf                                                   ;         ;
; db/alt_synch_pipe_0e8.tdf                                                   ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/alt_synch_pipe_0e8.tdf                                                   ;         ;
; db/dffpipe_te9.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/dffpipe_te9.tdf                                                          ;         ;
; scfifo.tdf                                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                               ;         ;
; a_regfifo.inc                                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                            ;         ;
; a_dpfifo.inc                                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                             ;         ;
; a_i2fifo.inc                                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                             ;         ;
; a_fffifo.inc                                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                             ;         ;
; a_f2fifo.inc                                                                ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                             ;         ;
; db/scfifo_7m31.tdf                                                          ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/scfifo_7m31.tdf                                                          ;         ;
; db/a_dpfifo_es31.tdf                                                        ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/a_dpfifo_es31.tdf                                                        ;         ;
; db/a_fefifo_kae.tdf                                                         ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/a_fefifo_kae.tdf                                                         ;         ;
; db/cntr_op7.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/cntr_op7.tdf                                                             ;         ;
; db/dpram_q911.tdf                                                           ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/dpram_q911.tdf                                                           ;         ;
; db/altsyncram_c6k1.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/altsyncram_c6k1.tdf                                                      ;         ;
; db/cntr_cpb.tdf                                                             ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/cntr_cpb.tdf                                                             ;         ;
; altsyncram.tdf                                                              ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc                                                       ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                                                                 ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                                                              ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; a_rdenreg.inc                                                               ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                                                                  ; yes             ; Megafunction                                          ; d:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; db/altsyncram_0c91.tdf                                                      ; yes             ; Auto-Generated Megafunction                           ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/altsyncram_0c91.tdf                                                      ;         ;
; db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif ;         ;
+-----------------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,458   ;
;                                             ;         ;
; Total combinational functions               ; 1276    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 498     ;
;     -- 3 input functions                    ; 259     ;
;     -- <=2 input functions                  ; 519     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 908     ;
;     -- arithmetic mode                      ; 368     ;
;                                             ;         ;
; Total registers                             ; 732     ;
;     -- Dedicated logic registers            ; 732     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 69      ;
; Total memory bits                           ; 71680   ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; rst_n~0 ;
; Maximum fan-out                             ; 570     ;
; Total fan-out                               ; 8509    ;
; Average fan-out                             ; 3.78    ;
+---------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ov5640_rgb565_640x480_udp_pc                       ; 1276 (4)          ; 732 (0)      ; 71680       ; 0            ; 0       ; 0         ; 69   ; 0            ; |ov5640_rgb565_640x480_udp_pc                                                                                                                                                                                            ; work         ;
;    |cmos_capture_data:u_cmos_capture_data|          ; 35 (35)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|cmos_capture_data:u_cmos_capture_data                                                                                                                                                      ; work         ;
;    |i2c_dri:u_i2c_dri|                              ; 88 (88)           ; 53 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|i2c_dri:u_i2c_dri                                                                                                                                                                          ; work         ;
;    |i2c_ov5640_rgb565_cfg:u_i2c_cfg|                ; 58 (58)           ; 26 (26)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg                                                                                                                                                            ; work         ;
;       |altsyncram:Ram0_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                                                                                                                                      ; work         ;
;          |altsyncram_0c91:auto_generated|           ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated                                                                                                       ; work         ;
;    |img_data_pkt:u_img_data_pkt|                    ; 162 (119)         ; 142 (110)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt                                                                                                                                                                ; work         ;
;       |sync_fifo_1024x32b:u_sync_fifo_1024x32b|     ; 43 (0)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                  ; 43 (0)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_7m31:auto_generated|            ; 43 (0)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated                                                                     ; work         ;
;                |a_dpfifo_es31:dpfifo|               ; 43 (2)            ; 32 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo                                                ; work         ;
;                   |a_fefifo_kae:fifo_state|         ; 21 (11)           ; 12 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state                        ; work         ;
;                      |cntr_op7:count_usedw|         ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw   ; work         ;
;                   |cntr_cpb:rd_ptr_count|           ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count                          ; work         ;
;                   |cntr_cpb:wr_ptr|                 ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:wr_ptr                                ; work         ;
;                   |dpram_q911:FIFOram|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram                             ; work         ;
;                      |altsyncram_c6k1:altsyncram1|  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1 ; work         ;
;    |pll_clk:u_pll_clk|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk                                                                                                                                                                          ; work         ;
;       |altpll:altpll_component|                     ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk|altpll:altpll_component                                                                                                                                                  ; work         ;
;          |pll_clk_altpll:auto_generated|            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated                                                                                                                    ; work         ;
;    |sdram_top:u_sdram_top|                          ; 479 (0)           ; 338 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top                                                                                                                                                                      ; work         ;
;       |sdram_controller:u_sdram_controller|         ; 177 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller                                                                                                                                  ; work         ;
;          |sdram_cmd:u_sdram_cmd|                    ; 63 (63)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd                                                                                                            ; work         ;
;          |sdram_ctrl:u_sdram_ctrl|                  ; 111 (111)         ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl                                                                                                          ; work         ;
;          |sdram_data:u_sdram_data|                  ; 3 (3)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data                                                                                                          ; work         ;
;       |sdram_fifo_ctrl:u_sdram_fifo_ctrl|           ; 302 (76)          ; 236 (40)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl                                                                                                                                    ; work         ;
;          |rdfifo:u_rdfifo|                          ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo                                                                                                                    ; work         ;
;             |dcfifo:dcfifo_component|               ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                                            ; work         ;
;                |dcfifo_aol1:auto_generated|         ; 113 (14)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated                                                                 ; work         ;
;                   |a_gray2bin_7ib:wrptr_g_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                 ; work         ;
;                   |a_gray2bin_7ib:ws_dgrp_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                 ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                     ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 23 (23)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p                                     ; work         ;
;                   |alt_synch_pipe_0e8:ws_dgrp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp                                      ; work         ;
;                      |dffpipe_te9:dffpipe4|         ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4                 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram                                        ; work         ;
;                   |cmpr_c66:wrfull_eq_comp1_lsb|    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|cmpr_c66:wrfull_eq_comp1_lsb                                    ; work         ;
;                   |dffpipe_pe9:ws_brp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp                                              ; work         ;
;                   |dffpipe_pe9:ws_bwp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                   ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                  ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                  ; work         ;
;          |wrfifo:u_wrfifo|                          ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo                                                                                                                    ; work         ;
;             |dcfifo:dcfifo_component|               ; 113 (0)           ; 98 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                                            ; work         ;
;                |dcfifo_nnl1:auto_generated|         ; 113 (16)          ; 98 (37)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated                                                                 ; work         ;
;                   |a_gray2bin_7ib:rdptr_g_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin                                 ; work         ;
;                   |a_gray2bin_7ib:rs_dgwp_gray2bin| ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rs_dgwp_gray2bin                                 ; work         ;
;                   |a_graycounter_2lc:wrptr_g1p|     ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p                                     ; work         ;
;                   |a_graycounter_677:rdptr_g1p|     ; 24 (24)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p                                     ; work         ;
;                   |alt_synch_pipe_vd8:rs_dgwp|      ; 0 (0)             ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp                                      ; work         ;
;                      |dffpipe_se9:dffpipe3|         ; 0 (0)             ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3                 ; work         ;
;                   |altsyncram_em31:fifo_ram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram                                        ; work         ;
;                   |cmpr_c66:wrfull_eq_comp_lsb|     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:wrfull_eq_comp_lsb                                     ; work         ;
;                   |dffpipe_pe9:rs_brp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp                                              ; work         ;
;                   |dffpipe_pe9:rs_bwp|              ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp                                              ; work         ;
;                   |mux_j28:rdemp_eq_comp_lsb_mux|   ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                   ; work         ;
;                   |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                   ; work         ;
;                   |mux_j28:wrfull_eq_comp_lsb_mux|  ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                  ; work         ;
;                   |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                  ; work         ;
;    |udp:u_udp|                                      ; 450 (0)           ; 139 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp                                                                                                                                                                                  ; work         ;
;       |crc32_d4:u_crc32_d4|                         ; 47 (47)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|crc32_d4:u_crc32_d4                                                                                                                                                              ; work         ;
;       |ip_send:u_ip_send|                           ; 403 (403)         ; 107 (107)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send                                                                                                                                                                ; work         ;
+-----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; ROM              ; 256          ; 24           ; --           ; --           ; 6144  ; db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif ;
; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                                        ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                       ; IP Include File                                                         ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+
; Altera ; FIFO         ; 13.1    ; N/A          ; N/A          ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b     ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/ipcore/sync_fifo_1024x32b.v ;
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |ov5640_rgb565_640x480_udp_pc|pll_clk:u_pll_clk                                                       ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/par/ipcore/pll_clk.v            ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v              ;
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo ; E:/Verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v              ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|cur_state                                                                                                  ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; Name                   ; cur_state.st_crc ; cur_state.st_tx_data ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_check_sum ; cur_state.st_idle ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+
; cur_state.st_idle      ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 0                 ;
; cur_state.st_check_sum ; 0                ; 0                    ; 0                    ; 0                     ; 0                     ; 1                      ; 1                 ;
; cur_state.st_preamble  ; 0                ; 0                    ; 0                    ; 0                     ; 1                     ; 0                      ; 1                 ;
; cur_state.st_eth_head  ; 0                ; 0                    ; 0                    ; 1                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_ip_head   ; 0                ; 0                    ; 1                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_tx_data   ; 0                ; 1                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
; cur_state.st_crc       ; 1                ; 0                    ; 0                    ; 0                     ; 0                     ; 0                      ; 1                 ;
+------------------------+------------------+----------------------+----------------------+-----------------------+-----------------------+------------------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_receive:u_ip_receive|cur_state                                                                                             ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; Name                  ; cur_state.st_rx_end ; cur_state.st_rx_data ; cur_state.st_udp_head ; cur_state.st_ip_head ; cur_state.st_eth_head ; cur_state.st_preamble ; cur_state.st_idle ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+
; cur_state.st_idle     ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 0                 ;
; cur_state.st_preamble ; 0                   ; 0                    ; 0                     ; 0                    ; 0                     ; 1                     ; 1                 ;
; cur_state.st_eth_head ; 0                   ; 0                    ; 0                     ; 0                    ; 1                     ; 0                     ; 1                 ;
; cur_state.st_ip_head  ; 0                   ; 0                    ; 0                     ; 1                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_udp_head ; 0                   ; 0                    ; 1                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_data  ; 0                   ; 1                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
; cur_state.st_rx_end   ; 1                   ; 0                    ; 0                     ; 0                    ; 0                     ; 0                     ; 1                 ;
+-----------------------+---------------------+----------------------+-----------------------+----------------------+-----------------------+-----------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ov5640_rgb565_640x480_udp_pc|i2c_dri:u_i2c_dri|cur_state                                                                                                                          ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; Name                 ; cur_state.st_stop ; cur_state.st_data_rd ; cur_state.st_addr_rd ; cur_state.st_data_wr ; cur_state.st_addr8 ; cur_state.st_addr16 ; cur_state.st_sladdr ; cur_state.st_idle ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+
; cur_state.st_idle    ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 0                 ;
; cur_state.st_sladdr  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 1                   ; 1                 ;
; cur_state.st_addr16  ; 0                 ; 0                    ; 0                    ; 0                    ; 0                  ; 1                   ; 0                   ; 1                 ;
; cur_state.st_addr8   ; 0                 ; 0                    ; 0                    ; 0                    ; 1                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_wr ; 0                 ; 0                    ; 0                    ; 1                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_addr_rd ; 0                 ; 0                    ; 1                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_data_rd ; 0                 ; 1                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
; cur_state.st_stop    ; 1                 ; 0                    ; 0                    ; 0                    ; 0                  ; 0                   ; 0                   ; 1                 ;
+----------------------+-------------------+----------------------+----------------------+----------------------+--------------------+---------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; Register name                                                                                                                                             ; Reason for Removal                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[0,1,3..7,9,11..15]                                                                                            ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[3,4]                                                         ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[0,1,3..7,9,11..15]                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|total_num[0,1]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|udp_num[0,1]                                                                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][17]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][16]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][14]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][12]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][11]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][10]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][5]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][31]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][30]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][28]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][27]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][26]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][25]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][24]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][23]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][22]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][21]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][20]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][19]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][18]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][17]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][16]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][14]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][12]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][11]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][10]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][7]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][6]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][5]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][4]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][1]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[5][0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][31]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][30]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][28]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][27]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][26]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][25]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][24]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][23]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][22]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][21]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][20]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][19]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][18]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][17]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][16]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][14]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][12]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][11]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][10]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][8]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][6]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][2]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][1]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[4][0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][31]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][30]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][28]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][27]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][26]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][25]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][24]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][23]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][22]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][21]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][20]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][19]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][18]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][17]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][16]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][14]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][12]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][11]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][10]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][8]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][6]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][5]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][4]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][3]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][1]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[3][0]                                                                                                                 ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][31]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][30]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][28]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][27]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][26]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][25]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][24]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][23]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][22]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][21]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][20]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][19]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][18]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][17]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[2][16]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][14]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][12]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][11]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][10]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][8]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][5]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][4]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][3]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][2]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[1][0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][31]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][30]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][28]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][27]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][26]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][25]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][24]                                                                                                                ; Stuck at VCC due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][23]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][22]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][21]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][20]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][19]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][18]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][17]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][16]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[0,1]                                                                                                   ; Stuck at GND due to stuck port data_in                                               ;
; i2c_dri:u_i2c_dri|wr_flag                                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|total_num[11..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|udp_num[4..7,11..15]                                                                                                          ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][31]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][30]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][29]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][28]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][27]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][23]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][22]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][21]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][20]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][15]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][14]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][13]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][12]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][11]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[10] ; Lost fanout                                                                          ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[10] ; Lost fanout                                                                          ;
; udp:u_udp|ip_send:u_ip_send|udp_num[9]                                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][25]                                                                                                                ; Stuck at GND due to stuck port data_in                                               ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[8]                                                                                                            ; Merged with img_data_pkt:u_img_data_pkt|udp_tx_byte_num[10]                          ;
; udp:u_udp|ip_send:u_ip_send|udp_num[10]                                                                                                                   ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                              ;
; udp:u_udp|ip_send:u_ip_send|tx_data_num[8]                                                                                                                ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                              ;
; udp:u_udp|ip_send:u_ip_send|udp_num[8]                                                                                                                    ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                              ;
; udp:u_udp|ip_send:u_ip_send|udp_num[2]                                                                                                                    ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[2]                               ;
; udp:u_udp|ip_send:u_ip_send|tx_done                                                                                                                       ; Merged with udp:u_udp|ip_send:u_ip_send|crc_clr                                      ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[19..30]                                                                                                          ; Merged with udp:u_udp|ip_send:u_ip_send|check_buffer[31]                             ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8] ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[0..7]                                                                               ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8] ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][26]                                                                                                                ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[6][24]                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r1                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_load_r2                                                                                        ; Merged with sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2       ;
; udp:u_udp|ip_send:u_ip_send|check_buffer[31]                                                                                                              ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[8]                                                                                  ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|total_num[6,7,9]                                                                                                              ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][9]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][7]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][6]                                                                                                                 ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_send:u_ip_send|total_num[8,10]                                                                                                               ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[10]                              ;
; udp:u_udp|ip_send:u_ip_send|total_num[5]                                                                                                                  ; Merged with udp:u_udp|ip_send:u_ip_send|tx_data_num[2]                               ;
; udp:u_udp|ip_send:u_ip_send|total_num[2,3]                                                                                                                ; Merged with udp:u_udp|ip_send:u_ip_send|total_num[4]                                 ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                                                                                        ; Stuck at GND due to stuck port data_in                                               ;
; udp:u_udp|ip_receive:u_ip_receive|skip_en                                                                                                                 ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|error_en                                                                                                                ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val                                                                                                             ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|rx_data[0..7]                                                                                                           ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cnt[0..4]                                                                                                               ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[0..47]                                                                                                          ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[2..5]                                                                                                  ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[0..23]                                                                                                           ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0..15]                                                                                                    ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|data_cnt[0..15]                                                                                                         ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw                                                                                                              ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0..15]                                                                                                     ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle                                                                                                       ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                                                                                                   ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head                                                                                                   ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head                                                                                                    ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head                                                                                                   ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data                                                                                                    ; Lost fanout                                                                          ;
; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                                                                                                     ; Lost fanout                                                                          ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][8]                                                                                                                 ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][24]                                                                                                                ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][10]                               ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][3]                                                                                                                 ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                ;
; udp:u_udp|ip_send:u_ip_send|ip_head[0][4]                                                                                                                 ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][2]                                ;
; udp:u_udp|ip_send:u_ip_send|ip_head[6][18]                                                                                                                ; Merged with udp:u_udp|ip_send:u_ip_send|ip_head[0][5]                                ;
; i2c_dri:u_i2c_dri|cur_state.st_addr_rd                                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; i2c_dri:u_i2c_dri|cur_state.st_data_rd                                                                                                                    ; Stuck at GND due to stuck port data_in                                               ;
; Total Number of Removed Registers = 441                                                                                                                   ;                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                          ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[15]                    ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[15],                                        ;
;                                                                    ; due to stuck port data_in ; udp:u_udp|ip_send:u_ip_send|total_num[15],                                          ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|total_num[14],                                          ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|total_num[13],                                          ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|total_num[12],                                          ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|total_num[11], udp:u_udp|ip_send:u_ip_send|udp_num[15], ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|udp_num[14], udp:u_udp|ip_send:u_ip_send|udp_num[13],   ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|udp_num[12], udp:u_udp|ip_send:u_ip_send|udp_num[11],   ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|udp_num[7], udp:u_udp|ip_send:u_ip_send|ip_head[6][31], ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][30],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][29],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][28],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][27],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][23],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][15],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][14],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][13],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][12],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][11], udp:u_udp|ip_send:u_ip_send|udp_num[9], ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][25],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|total_num[9], udp:u_udp|ip_send:u_ip_send|total_num[7], ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][9],                                          ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][7]                                           ;
; udp:u_udp|ip_receive:u_ip_receive|skip_en                          ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|rx_data[7],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|rx_data[6],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|rx_data[5],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|rx_data[4],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|rx_data[3],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|rx_data[2],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[47],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[46],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[45],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[39],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[38],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[37],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[31],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[30],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[29],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[23],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[22],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[21],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[15],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[14],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[13],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[7],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[6],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[5],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_idle,                                ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_preamble                             ;
; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[1]              ; Stuck at GND              ; udp:u_udp|ip_receive:u_ip_receive|error_en,                                         ;
;                                                                    ; due to stuck port data_in ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_val,                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cnt[4], udp:u_udp|ip_receive:u_ip_receive|cnt[3], ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cnt[2], udp:u_udp|ip_receive:u_ip_receive|cnt[1], ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cnt[0],                                           ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[4],                              ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|ip_head_byte_num[5],                              ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[23],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[15],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[7],                                        ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|rx_byte_sw,                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_eth_head,                            ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_ip_head,                             ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_udp_head,                            ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_data,                             ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|cur_state.st_rx_end                               ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[0]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[0],                                         ;
;                                                                    ; due to stuck port data_in ; udp:u_udp|ip_send:u_ip_send|total_num[0], udp:u_udp|ip_send:u_ip_send|udp_num[0],   ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][16],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][0]                                           ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[40]                      ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_mac[32],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[24],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[16],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[8],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[0]                                        ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[41]                      ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_mac[33],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[25],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[17],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[9],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[1]                                        ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[1]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[1],                                         ;
;                                                                    ; due to stuck port data_in ; udp:u_udp|ip_send:u_ip_send|total_num[1], udp:u_udp|ip_send:u_ip_send|udp_num[1],   ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[6][17],                                         ;
;                                                                    ;                           ; udp:u_udp|ip_send:u_ip_send|ip_head[0][1]                                           ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[42]                      ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_mac[34],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[26],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[18],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[10],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[2]                                        ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[43]                      ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_mac[35],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[27],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[19],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[11],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[3]                                        ;
; udp:u_udp|ip_receive:u_ip_receive|des_mac[44]                      ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_mac[36],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[28],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[20],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[12],                                      ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_mac[4]                                        ;
; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[4]                 ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[4],                                  ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[5],                                  ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[6],                                  ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[7]                                   ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[22]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[14],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[6]                                         ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[21]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[13],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[5]                                         ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[20]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[12],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[4]                                         ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[19]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[11],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[3]                                         ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[18]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[10],                                       ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[2]                                         ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[17]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[9],                                        ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[1]                                         ;
; udp:u_udp|ip_receive:u_ip_receive|des_ip[16]                       ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|des_ip[8],                                        ;
;                                                                    ;                           ; udp:u_udp|ip_receive:u_ip_receive|des_ip[0]                                         ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[14]                    ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[14]                                         ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[13]                    ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[13]                                         ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[12]                    ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[12]                                         ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[11]                    ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[11]                                         ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[9]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[9]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[7]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[7]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[6]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[6]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[5]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[5]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; udp:u_udp|ip_send:u_ip_send|total_num[6]                           ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|ip_head[0][6]                                           ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; udp:u_udp|ip_send:u_ip_send|udp_num[4]                             ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|ip_head[6][20]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; udp:u_udp|ip_send:u_ip_send|udp_num[5]                             ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|ip_head[6][21]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; udp:u_udp|ip_send:u_ip_send|udp_num[6]                             ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|ip_head[6][22]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[3]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[3]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; img_data_pkt:u_img_data_pkt|udp_tx_byte_num[4]                     ; Stuck at GND              ; udp:u_udp|ip_send:u_ip_send|tx_data_num[4]                                          ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[0]                 ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[0]                                   ;
; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[1]                 ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[1]                                   ;
; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[2]                 ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[2]                                   ;
; udp:u_udp|ip_receive:u_ip_receive|data_byte_num[3]                 ; Lost Fanouts              ; udp:u_udp|ip_receive:u_ip_receive|udp_byte_num[3]                                   ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r1 ; Stuck at GND              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_load_r2                  ;
;                                                                    ; due to stuck port data_in ;                                                                                     ;
+--------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 732   ;
; Number of registers using Synchronous Clear  ; 64    ;
; Number of registers using Synchronous Load   ; 50    ;
; Number of registers using Asynchronous Clear ; 711   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 471   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                 ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_dri:u_i2c_dri|scl                                                                                                                                             ; 3       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[3]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[1]                                                                       ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[3]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                     ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[10]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[11]                                                                    ; 1       ;
; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                    ; 1       ;
; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                         ; 93      ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[27]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[23]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[19]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[7]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[11]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[15]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[3]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[6]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[10]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[14]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[2]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[26]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[22]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[18]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[5]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[9]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[13]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[1]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[25]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[21]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[31]                                                                                                                        ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[17]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[4]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[8]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[12]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[0]                                                                                                                         ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[24]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[20]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[30]                                                                                                                        ; 4       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[16]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                                                                                        ; 2       ;
; udp:u_udp|crc32_d4:u_crc32_d4|crc_data[28]                                                                                                                        ; 5       ;
; i2c_dri:u_i2c_dri|sda_out                                                                                                                                         ; 8       ;
; i2c_dri:u_i2c_dri|sda_dir                                                                                                                                         ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 2       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 8       ;
; img_data_pkt:u_img_data_pkt|fifo_empty_d0                                                                                                                         ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 1       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0 ; 9       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0 ; 7       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6    ; 5       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 68                                                                                                                           ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                        ;
+-------------------------------------------------+--------------------------------------------+------+
; Register Name                                   ; Megafunction                               ; Type ;
+-------------------------------------------------+--------------------------------------------+------+
; i2c_ov5640_rgb565_cfg:u_i2c_cfg|i2c_data[0..23] ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0 ; RAM  ;
+-------------------------------------------------+--------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_receive:u_ip_receive|des_ip[11]                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|img_h_cnt[4]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|eth_ifg_cnt[5]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|check_buffer[18]                                                     ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|check_buffer[5]                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|wr_fifo_data[1]                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|data_cnt[12]                                                         ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                        ;
; 4:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|img_data_pkt:u_img_data_pkt|img_ifg_cnt[11]                                                      ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[16]                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|real_add_cnt[0]                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|tx_bit_sel[1]                                                        ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|ip_head[2][13]                                                       ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|i2c_dri:u_i2c_dri|cnt[5]                                                                         ;
; 10:1               ; 5 bits    ; 30 LEs        ; 5 LEs                ; 25 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_send:u_ip_send|cnt[3]                                                               ;
; 21:1               ; 5 bits    ; 70 LEs        ; 5 LEs                ; 65 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|ip_receive:u_ip_receive|cnt[1]                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|udp:u_udp|crc32_d4:u_crc32_d4|crc_data[29]                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]   ;
; 20:1               ; 5 bits    ; 65 LEs        ; 40 LEs               ; 25 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 8 LEs                ; 22 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_ba[0]      ;
; 26:1               ; 8 bits    ; 136 LEs       ; 80 LEs               ; 56 LEs                 ; Yes        ; |ov5640_rgb565_640x480_udp_pc|sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_se9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                         ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                                                          ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                                                      ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                                    ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp|dffpipe_pe9:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                                                    ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                                                     ;
+-----------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0|altsyncram_0c91:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |ov5640_rgb565_640x480_udp_pc ;
+----------------+--------------------------------------------------+--------------------------+
; Parameter Name ; Value                                            ; Type                     ;
+----------------+--------------------------------------------------+--------------------------+
; SLAVE_ADDR     ; 0111100                                          ; Unsigned Binary          ;
; BIT_CTRL       ; 1                                                ; Unsigned Binary          ;
; CLK_FREQ       ; 01011111010111100001000000                       ; Unsigned Binary          ;
; I2C_FREQ       ; 111101000010010000                               ; Unsigned Binary          ;
; CMOS_H_PIXEL   ; 000000000000001010000000                         ; Unsigned Binary          ;
; CMOS_V_PIXEL   ; 000000000000000111100000                         ; Unsigned Binary          ;
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary          ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary          ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary          ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary          ;
+----------------+--------------------------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_clk:u_pll_clk|altpll:altpll_component ;
+-------------------------------+---------------------------+----------------------------+
; Parameter Name                ; Value                     ; Type                       ;
+-------------------------------+---------------------------+----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                    ;
; PLL_TYPE                      ; AUTO                      ; Untyped                    ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_clk ; Untyped                    ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                    ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                    ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                    ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                    ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer             ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                    ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                    ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                    ;
; LOCK_HIGH                     ; 1                         ; Untyped                    ;
; LOCK_LOW                      ; 1                         ; Untyped                    ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                    ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                    ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                    ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                    ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                    ;
; SKIP_VCO                      ; OFF                       ; Untyped                    ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                    ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                    ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                    ;
; BANDWIDTH                     ; 0                         ; Untyped                    ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                    ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                    ;
; DOWN_SPREAD                   ; 0                         ; Untyped                    ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                    ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                    ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                    ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                    ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer             ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK0_MULTIPLY_BY              ; 2                         ; Signed Integer             ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                    ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                    ;
; CLK2_DIVIDE_BY                ; 2                         ; Signed Integer             ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK0_DIVIDE_BY                ; 1                         ; Signed Integer             ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK1_PHASE_SHIFT              ; -2083                     ; Untyped                    ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                    ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                    ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                    ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer             ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                    ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                    ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                    ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                    ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                    ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                    ;
; DPA_DIVIDER                   ; 0                         ; Untyped                    ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                    ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                    ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                    ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                    ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                    ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                    ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                    ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                    ;
; VCO_MIN                       ; 0                         ; Untyped                    ;
; VCO_MAX                       ; 0                         ; Untyped                    ;
; VCO_CENTER                    ; 0                         ; Untyped                    ;
; PFD_MIN                       ; 0                         ; Untyped                    ;
; PFD_MAX                       ; 0                         ; Untyped                    ;
; M_INITIAL                     ; 0                         ; Untyped                    ;
; M                             ; 0                         ; Untyped                    ;
; N                             ; 1                         ; Untyped                    ;
; M2                            ; 1                         ; Untyped                    ;
; N2                            ; 1                         ; Untyped                    ;
; SS                            ; 1                         ; Untyped                    ;
; C0_HIGH                       ; 0                         ; Untyped                    ;
; C1_HIGH                       ; 0                         ; Untyped                    ;
; C2_HIGH                       ; 0                         ; Untyped                    ;
; C3_HIGH                       ; 0                         ; Untyped                    ;
; C4_HIGH                       ; 0                         ; Untyped                    ;
; C5_HIGH                       ; 0                         ; Untyped                    ;
; C6_HIGH                       ; 0                         ; Untyped                    ;
; C7_HIGH                       ; 0                         ; Untyped                    ;
; C8_HIGH                       ; 0                         ; Untyped                    ;
; C9_HIGH                       ; 0                         ; Untyped                    ;
; C0_LOW                        ; 0                         ; Untyped                    ;
; C1_LOW                        ; 0                         ; Untyped                    ;
; C2_LOW                        ; 0                         ; Untyped                    ;
; C3_LOW                        ; 0                         ; Untyped                    ;
; C4_LOW                        ; 0                         ; Untyped                    ;
; C5_LOW                        ; 0                         ; Untyped                    ;
; C6_LOW                        ; 0                         ; Untyped                    ;
; C7_LOW                        ; 0                         ; Untyped                    ;
; C8_LOW                        ; 0                         ; Untyped                    ;
; C9_LOW                        ; 0                         ; Untyped                    ;
; C0_INITIAL                    ; 0                         ; Untyped                    ;
; C1_INITIAL                    ; 0                         ; Untyped                    ;
; C2_INITIAL                    ; 0                         ; Untyped                    ;
; C3_INITIAL                    ; 0                         ; Untyped                    ;
; C4_INITIAL                    ; 0                         ; Untyped                    ;
; C5_INITIAL                    ; 0                         ; Untyped                    ;
; C6_INITIAL                    ; 0                         ; Untyped                    ;
; C7_INITIAL                    ; 0                         ; Untyped                    ;
; C8_INITIAL                    ; 0                         ; Untyped                    ;
; C9_INITIAL                    ; 0                         ; Untyped                    ;
; C0_MODE                       ; BYPASS                    ; Untyped                    ;
; C1_MODE                       ; BYPASS                    ; Untyped                    ;
; C2_MODE                       ; BYPASS                    ; Untyped                    ;
; C3_MODE                       ; BYPASS                    ; Untyped                    ;
; C4_MODE                       ; BYPASS                    ; Untyped                    ;
; C5_MODE                       ; BYPASS                    ; Untyped                    ;
; C6_MODE                       ; BYPASS                    ; Untyped                    ;
; C7_MODE                       ; BYPASS                    ; Untyped                    ;
; C8_MODE                       ; BYPASS                    ; Untyped                    ;
; C9_MODE                       ; BYPASS                    ; Untyped                    ;
; C0_PH                         ; 0                         ; Untyped                    ;
; C1_PH                         ; 0                         ; Untyped                    ;
; C2_PH                         ; 0                         ; Untyped                    ;
; C3_PH                         ; 0                         ; Untyped                    ;
; C4_PH                         ; 0                         ; Untyped                    ;
; C5_PH                         ; 0                         ; Untyped                    ;
; C6_PH                         ; 0                         ; Untyped                    ;
; C7_PH                         ; 0                         ; Untyped                    ;
; C8_PH                         ; 0                         ; Untyped                    ;
; C9_PH                         ; 0                         ; Untyped                    ;
; L0_HIGH                       ; 1                         ; Untyped                    ;
; L1_HIGH                       ; 1                         ; Untyped                    ;
; G0_HIGH                       ; 1                         ; Untyped                    ;
; G1_HIGH                       ; 1                         ; Untyped                    ;
; G2_HIGH                       ; 1                         ; Untyped                    ;
; G3_HIGH                       ; 1                         ; Untyped                    ;
; E0_HIGH                       ; 1                         ; Untyped                    ;
; E1_HIGH                       ; 1                         ; Untyped                    ;
; E2_HIGH                       ; 1                         ; Untyped                    ;
; E3_HIGH                       ; 1                         ; Untyped                    ;
; L0_LOW                        ; 1                         ; Untyped                    ;
; L1_LOW                        ; 1                         ; Untyped                    ;
; G0_LOW                        ; 1                         ; Untyped                    ;
; G1_LOW                        ; 1                         ; Untyped                    ;
; G2_LOW                        ; 1                         ; Untyped                    ;
; G3_LOW                        ; 1                         ; Untyped                    ;
; E0_LOW                        ; 1                         ; Untyped                    ;
; E1_LOW                        ; 1                         ; Untyped                    ;
; E2_LOW                        ; 1                         ; Untyped                    ;
; E3_LOW                        ; 1                         ; Untyped                    ;
; L0_INITIAL                    ; 1                         ; Untyped                    ;
; L1_INITIAL                    ; 1                         ; Untyped                    ;
; G0_INITIAL                    ; 1                         ; Untyped                    ;
; G1_INITIAL                    ; 1                         ; Untyped                    ;
; G2_INITIAL                    ; 1                         ; Untyped                    ;
; G3_INITIAL                    ; 1                         ; Untyped                    ;
; E0_INITIAL                    ; 1                         ; Untyped                    ;
; E1_INITIAL                    ; 1                         ; Untyped                    ;
; E2_INITIAL                    ; 1                         ; Untyped                    ;
; E3_INITIAL                    ; 1                         ; Untyped                    ;
; L0_MODE                       ; BYPASS                    ; Untyped                    ;
; L1_MODE                       ; BYPASS                    ; Untyped                    ;
; G0_MODE                       ; BYPASS                    ; Untyped                    ;
; G1_MODE                       ; BYPASS                    ; Untyped                    ;
; G2_MODE                       ; BYPASS                    ; Untyped                    ;
; G3_MODE                       ; BYPASS                    ; Untyped                    ;
; E0_MODE                       ; BYPASS                    ; Untyped                    ;
; E1_MODE                       ; BYPASS                    ; Untyped                    ;
; E2_MODE                       ; BYPASS                    ; Untyped                    ;
; E3_MODE                       ; BYPASS                    ; Untyped                    ;
; L0_PH                         ; 0                         ; Untyped                    ;
; L1_PH                         ; 0                         ; Untyped                    ;
; G0_PH                         ; 0                         ; Untyped                    ;
; G1_PH                         ; 0                         ; Untyped                    ;
; G2_PH                         ; 0                         ; Untyped                    ;
; G3_PH                         ; 0                         ; Untyped                    ;
; E0_PH                         ; 0                         ; Untyped                    ;
; E1_PH                         ; 0                         ; Untyped                    ;
; E2_PH                         ; 0                         ; Untyped                    ;
; E3_PH                         ; 0                         ; Untyped                    ;
; M_PH                          ; 0                         ; Untyped                    ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                    ;
; CLK0_COUNTER                  ; G0                        ; Untyped                    ;
; CLK1_COUNTER                  ; G0                        ; Untyped                    ;
; CLK2_COUNTER                  ; G0                        ; Untyped                    ;
; CLK3_COUNTER                  ; G0                        ; Untyped                    ;
; CLK4_COUNTER                  ; G0                        ; Untyped                    ;
; CLK5_COUNTER                  ; G0                        ; Untyped                    ;
; CLK6_COUNTER                  ; E0                        ; Untyped                    ;
; CLK7_COUNTER                  ; E1                        ; Untyped                    ;
; CLK8_COUNTER                  ; E2                        ; Untyped                    ;
; CLK9_COUNTER                  ; E3                        ; Untyped                    ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                    ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                    ;
; M_TIME_DELAY                  ; 0                         ; Untyped                    ;
; N_TIME_DELAY                  ; 0                         ; Untyped                    ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                    ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                    ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                    ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                    ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                    ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                    ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                    ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                    ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                    ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                    ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                    ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                    ;
; VCO_POST_SCALE                ; 0                         ; Untyped                    ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                    ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                    ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                    ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                    ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                    ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                    ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                    ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                    ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                    ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                    ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                    ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                    ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                    ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                    ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                    ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                    ;
; CBXI_PARAMETER                ; pll_clk_altpll            ; Untyped                    ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                    ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                    ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                    ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                    ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                    ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                    ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                    ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE             ;
+-------------------------------+---------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg ;
+----------------+--------------------------+----------------------------------+
; Parameter Name ; Value                    ; Type                             ;
+----------------+--------------------------+----------------------------------+
; CMOS_H_PIXEL   ; 000000000000001010000000 ; Unsigned Binary                  ;
; CMOS_V_PIXEL   ; 000000000000000111100000 ; Unsigned Binary                  ;
+----------------+--------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2c_dri:u_i2c_dri ;
+----------------+----------------------------+------------------+
; Parameter Name ; Value                      ; Type             ;
+----------------+----------------------------+------------------+
; SLAVE_ADDR     ; 0111100                    ; Unsigned Binary  ;
; CLK_FREQ       ; 01011111010111100001000000 ; Unsigned Binary  ;
; I2C_FREQ       ; 111101000010010000         ; Unsigned Binary  ;
+----------------+----------------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cmos_capture_data:u_cmos_capture_data ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; WAIT_FRAME     ; 1010  ; Unsigned Binary                                           ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_nnl1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                             ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                      ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                                      ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                      ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                      ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                             ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                             ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                             ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                             ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                             ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                             ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                             ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                             ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                             ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                             ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                             ;
; CBXI_PARAMETER          ; dcfifo_aol1  ; Untyped                                                                                             ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                             ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
; TRP_CLK        ; 0000000100 ; Unsigned Binary                                                                                  ;
; TRC_CLK        ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRSC_CLK       ; 0000000110 ; Unsigned Binary                                                                                  ;
; TRCD_CLK       ; 0000000010 ; Unsigned Binary                                                                                  ;
; TCL_CLK        ; 0000000011 ; Unsigned Binary                                                                                  ;
; TWR_CLK        ; 0000000010 ; Unsigned Binary                                                                                  ;
+----------------+------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_data_pkt:u_img_data_pkt ;
+----------------+--------------------------+------------------------------+
; Parameter Name ; Value                    ; Type                         ;
+----------------+--------------------------+------------------------------+
; CMOS_H_PIXEL   ; 000000000000001010000000 ; Unsigned Binary              ;
; CMOS_V_PIXEL   ; 000000000000000111100000 ; Unsigned Binary              ;
+----------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                            ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                  ;
; lpm_width               ; 32           ; Signed Integer                                                                                  ;
; LPM_NUMWORDS            ; 1024         ; Signed Integer                                                                                  ;
; LPM_WIDTHU              ; 10           ; Signed Integer                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                         ;
; CBXI_PARAMETER          ; scfifo_7m31  ; Untyped                                                                                         ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp                              ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|ip_receive:u_ip_receive      ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: udp:u_udp|ip_send:u_ip_send            ;
+----------------+--------------------------------------------------+-----------------+
; Parameter Name ; Value                                            ; Type            ;
+----------------+--------------------------------------------------+-----------------+
; BOARD_MAC      ; 000000000001000100100010001100110100010001010101 ; Unsigned Binary ;
; BOARD_IP       ; 11000000101010000000000101111011                 ; Unsigned Binary ;
; DES_MAC        ; 111111111111111111111111111111111111111111111111 ; Unsigned Binary ;
; DES_IP         ; 11000000101010000000000101100110                 ; Unsigned Binary ;
+----------------+--------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0                            ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                       ; Type           ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                           ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                          ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                         ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                          ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                         ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                           ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                         ; Untyped        ;
; WIDTH_A                            ; 24                                                                          ; Untyped        ;
; WIDTHAD_A                          ; 8                                                                           ; Untyped        ;
; NUMWORDS_A                         ; 256                                                                         ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                        ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                        ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                        ; Untyped        ;
; WIDTH_B                            ; 1                                                                           ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                           ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                      ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                      ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                      ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                      ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                      ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                        ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                        ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                        ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                        ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                           ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                           ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                        ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                           ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                        ; Untyped        ;
; INIT_FILE                          ; db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                      ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                             ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                             ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                       ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                       ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                           ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_0c91                                                             ; Untyped        ;
+------------------------------------+-----------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; pll_clk:u_pll_clk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 16                                                                                              ;
;     -- LPM_NUMWORDS        ; 1024                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                       ;
+----------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                           ;
; Entity Instance            ; img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                ;
;     -- lpm_width           ; 32                                                                                          ;
;     -- LPM_NUMWORDS        ; 1024                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                         ;
;     -- USE_EAB             ; ON                                                                                          ;
+----------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 24                                                    ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "udp:u_udp|crc32_d4:u_crc32_d4"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; crc_next[27..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "udp:u_udp"                     ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; rec_pkt_done ; Output ; Info     ; Explicitly unconnected ;
; rec_en       ; Output ; Info     ; Explicitly unconnected ;
; rec_data     ; Output ; Info     ; Explicitly unconnected ;
; rec_byte_num ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; full ; Output ; Info     ; Explicitly unconnected                                               ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "sdram_top:u_sdram_top"     ;
+---------------------+-------+----------+--------------+
; Port                ; Type  ; Severity ; Details      ;
+---------------------+-------+----------+--------------+
; wr_min_addr         ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[13..12] ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[23..19] ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[17..16] ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[11..0]  ; Input ; Info     ; Stuck at GND ;
; wr_max_addr[18]     ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[15]     ; Input ; Info     ; Stuck at VCC ;
; wr_max_addr[14]     ; Input ; Info     ; Stuck at GND ;
; wr_len[8..0]        ; Input ; Info     ; Stuck at GND ;
; wr_len[9]           ; Input ; Info     ; Stuck at VCC ;
; rd_min_addr         ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[13..12] ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[23..19] ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[17..16] ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[11..0]  ; Input ; Info     ; Stuck at GND ;
; rd_max_addr[18]     ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[15]     ; Input ; Info     ; Stuck at VCC ;
; rd_max_addr[14]     ; Input ; Info     ; Stuck at GND ;
; rd_len[8..0]        ; Input ; Info     ; Stuck at GND ;
; rd_len[9]           ; Input ; Info     ; Stuck at VCC ;
; sdram_read_valid    ; Input ; Info     ; Stuck at VCC ;
; sdram_pingpang_en   ; Input ; Info     ; Stuck at VCC ;
+---------------------+-------+----------+--------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "cmos_capture_data:u_cmos_capture_data" ;
+------------------+--------+----------+----------------------------+
; Port             ; Type   ; Severity ; Details                    ;
+------------------+--------+----------+----------------------------+
; cmos_frame_vsync ; Output ; Info     ; Explicitly unconnected     ;
; cmos_frame_href  ; Output ; Info     ; Explicitly unconnected     ;
+------------------+--------+----------+----------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "i2c_dri:u_i2c_dri"           ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; bit_ctrl   ; Input  ; Info     ; Stuck at VCC           ;
; i2c_rh_wl  ; Input  ; Info     ; Stuck at GND           ;
; i2c_data_r ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 11 11:04:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_rgb565_640x480_udp_pc -c ov5640_rgb565_640x480_udp_pc
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/udp.v
    Info (12023): Found entity 1: udp
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/ip_send.v
    Info (12023): Found entity 1: ip_send
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/ip_receive.v
    Info (12023): Found entity 1: ip_receive
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/eth/crc32_d4.v
    Info (12023): Found entity 1: crc32_d4
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/wrfifo.v
    Info (12023): Found entity 1: wrfifo
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_top.v
    Info (12023): Found entity 1: sdram_top
Info (12021): Found 0 design units, including 0 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_para.v
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_fifo_ctrl.v
    Info (12023): Found entity 1: sdram_fifo_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_data.v
    Info (12023): Found entity 1: sdram_data
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_ctrl.v
    Info (12023): Found entity 1: sdram_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/sdram_cmd.v
    Info (12023): Found entity 1: sdram_cmd
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/sdram/rdfifo.v
    Info (12023): Found entity 1: rdfifo
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/sync_fifo_1024x32b.v
    Info (12023): Found entity 1: sync_fifo_1024x32b
Info (12021): Found 1 design units, including 1 entities, in source file ipcore/pll_clk.v
    Info (12023): Found entity 1: pll_clk
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/ov5640_rgb565_640x480_udp_pc.v
    Info (12023): Found entity 1: ov5640_rgb565_640x480_udp_pc
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/img_data_pkt.v
    Info (12023): Found entity 1: img_data_pkt
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/i2c_ov5640_rgb565_cfg.v
    Info (12023): Found entity 1: i2c_ov5640_rgb565_cfg
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/i2c_dri.v
    Info (12023): Found entity 1: i2c_dri
Info (12021): Found 1 design units, including 1 entities, in source file /verilog/ov5640_rgb565_640x480_udp_pc/rtl/cmos_capture_data.v
    Info (12023): Found entity 1: cmos_capture_data
Info (12127): Elaborating entity "ov5640_rgb565_640x480_udp_pc" for the top level hierarchy
Info (12128): Elaborating entity "pll_clk" for hierarchy "pll_clk:u_pll_clk"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_clk:u_pll_clk|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_clk:u_pll_clk|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-2083"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_clk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v
    Info (12023): Found entity 1: pll_clk_altpll
Info (12128): Elaborating entity "pll_clk_altpll" for hierarchy "pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated"
Info (12128): Elaborating entity "i2c_ov5640_rgb565_cfg" for hierarchy "i2c_ov5640_rgb565_cfg:u_i2c_cfg"
Info (12128): Elaborating entity "i2c_dri" for hierarchy "i2c_dri:u_i2c_dri"
Warning (10230): Verilog HDL assignment warning at i2c_dri.v(81): truncated value with size 26 to match size of target (9)
Info (12128): Elaborating entity "cmos_capture_data" for hierarchy "cmos_capture_data:u_cmos_capture_data"
Info (12128): Elaborating entity "sdram_top" for hierarchy "sdram_top:u_sdram_top"
Info (12128): Elaborating entity "sdram_fifo_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl"
Info (12128): Elaborating entity "wrfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_nnl1.tdf
    Info (12023): Found entity 1: dcfifo_nnl1
Info (12128): Elaborating entity "dcfifo_nnl1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_677.tdf
    Info (12023): Found entity 1: a_graycounter_677
Info (12128): Elaborating entity "a_graycounter_677" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_em31.tdf
    Info (12023): Found entity 1: altsyncram_em31
Info (12128): Elaborating entity "altsyncram_em31" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_vd8
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3"
Info (12128): Elaborating entity "alt_synch_pipe_vd8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "rdfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo"
Info (12128): Elaborating entity "dcfifo" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5,"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_aol1.tdf
    Info (12023): Found entity 1: dcfifo_aol1
Info (12128): Elaborating entity "dcfifo_aol1" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_e98
Info (12128): Elaborating entity "alt_synch_pipe_e98" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_e98:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0e8
Info (12128): Elaborating entity "alt_synch_pipe_0e8" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4"
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller"
Info (12128): Elaborating entity "sdram_ctrl" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl"
Info (12128): Elaborating entity "sdram_cmd" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd"
Info (12128): Elaborating entity "sdram_data" for hierarchy "sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data"
Info (12128): Elaborating entity "img_data_pkt" for hierarchy "img_data_pkt:u_img_data_pkt"
Warning (10230): Verilog HDL assignment warning at img_data_pkt.v(114): truncated value with size 24 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at img_data_pkt.v(207): truncated value with size 25 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at img_data_pkt.v(210): truncated value with size 25 to match size of target (16)
Info (12128): Elaborating entity "sync_fifo_1024x32b" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b"
Info (12128): Elaborating entity "scfifo" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7m31.tdf
    Info (12023): Found entity 1: scfifo_7m31
Info (12128): Elaborating entity "scfifo_7m31" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf
    Info (12023): Found entity 1: a_dpfifo_es31
Info (12128): Elaborating entity "a_dpfifo_es31" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_kae.tdf
    Info (12023): Found entity 1: a_fefifo_kae
Info (12128): Elaborating entity "a_fefifo_kae" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf
    Info (12023): Found entity 1: cntr_op7
Info (12128): Elaborating entity "cntr_op7" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|a_fefifo_kae:fifo_state|cntr_op7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_q911.tdf
    Info (12023): Found entity 1: dpram_q911
Info (12128): Elaborating entity "dpram_q911" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6k1.tdf
    Info (12023): Found entity 1: altsyncram_c6k1
Info (12128): Elaborating entity "altsyncram_c6k1" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|dpram_q911:FIFOram|altsyncram_c6k1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf
    Info (12023): Found entity 1: cntr_cpb
Info (12128): Elaborating entity "cntr_cpb" for hierarchy "img_data_pkt:u_img_data_pkt|sync_fifo_1024x32b:u_sync_fifo_1024x32b|scfifo:scfifo_component|scfifo_7m31:auto_generated|a_dpfifo_es31:dpfifo|cntr_cpb:rd_ptr_count"
Info (12128): Elaborating entity "udp" for hierarchy "udp:u_udp"
Info (12128): Elaborating entity "ip_receive" for hierarchy "udp:u_udp|ip_receive:u_ip_receive"
Warning (10036): Verilog HDL or VHDL warning at ip_receive.v(62): object "eth_type" assigned a value but never read
Info (12128): Elaborating entity "ip_send" for hierarchy "udp:u_udp|ip_send:u_ip_send"
Info (10041): Inferred latch for "eth_head[0][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[0][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[1][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[2][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[3][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[4][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[5][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[6][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[7][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[8][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[9][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[10][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[11][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[12][7]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][0]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][1]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][2]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][3]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][4]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][5]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][6]" at ip_send.v(184)
Info (10041): Inferred latch for "eth_head[13][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[0][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[1][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[2][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[3][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[4][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[5][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[6][7]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][0]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][1]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][2]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][3]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][4]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][5]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][6]" at ip_send.v(184)
Info (10041): Inferred latch for "preamble[7][7]" at ip_send.v(184)
Info (12128): Elaborating entity "crc32_d4" for hierarchy "udp:u_udp|crc32_d4:u_crc32_d4"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "i2c_ov5640_rgb565_cfg:u_i2c_cfg|Ram0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif
Info (12130): Elaborated megafunction instantiation "i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0"
Info (12133): Instantiated megafunction "i2c_ov5640_rgb565_cfg:u_i2c_cfg|altsyncram:Ram0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ov5640_rgb565_640x480_udp_pc.rom0_i2c_ov5640_rgb565_cfg_7038e431.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0c91.tdf
    Info (12023): Found entity 1: altsyncram_0c91
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "cam_rst_n" is stuck at VCC
    Warning (13410): Pin "cam_pwdn" is stuck at GND
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND
    Warning (13410): Pin "eth_rst_n" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 152 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "eth_rx_clk"
    Warning (15610): No output dependent on input pin "eth_rxdv"
    Warning (15610): No output dependent on input pin "eth_rx_data[3]"
    Warning (15610): No output dependent on input pin "eth_rx_data[2]"
    Warning (15610): No output dependent on input pin "eth_rx_data[1]"
    Warning (15610): No output dependent on input pin "eth_rx_data[0]"
Info (21057): Implemented 1633 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 20 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 1475 logic cells
    Info (21064): Implemented 88 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 527 megabytes
    Info: Processing ended: Fri Jan 11 11:04:18 2019
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


