#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cc7e20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cc7fb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1cd88b0 .functor NOT 1, L_0x1d06380, C4<0>, C4<0>, C4<0>;
L_0x1d06110 .functor XOR 25, L_0x1d05fd0, L_0x1d06070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1d06270 .functor XOR 25, L_0x1d06110, L_0x1d061d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1cffb40_0 .net *"_ivl_10", 24 0, L_0x1d061d0;  1 drivers
v0x1cffc40_0 .net *"_ivl_12", 24 0, L_0x1d06270;  1 drivers
v0x1cffd20_0 .net *"_ivl_2", 24 0, L_0x1d05f30;  1 drivers
v0x1cffde0_0 .net *"_ivl_4", 24 0, L_0x1d05fd0;  1 drivers
v0x1cffec0_0 .net *"_ivl_6", 24 0, L_0x1d06070;  1 drivers
v0x1cffff0_0 .net *"_ivl_8", 24 0, L_0x1d06110;  1 drivers
v0x1d000d0_0 .net "a", 0 0, v0x1cfbd30_0;  1 drivers
v0x1d00170_0 .net "b", 0 0, v0x1cfbdf0_0;  1 drivers
v0x1d00210_0 .net "c", 0 0, v0x1cfbe90_0;  1 drivers
v0x1d002b0_0 .var "clk", 0 0;
v0x1d00350_0 .net "d", 0 0, v0x1cfbfd0_0;  1 drivers
v0x1d003f0_0 .net "e", 0 0, v0x1cfc0c0_0;  1 drivers
v0x1d00490_0 .net "out_dut", 24 0, L_0x1d027f0;  1 drivers
v0x1d00530_0 .net "out_ref", 24 0, L_0x1cd8f90;  1 drivers
v0x1d005d0_0 .var/2u "stats1", 159 0;
v0x1d00690_0 .var/2u "strobe", 0 0;
v0x1d00750_0 .net "tb_match", 0 0, L_0x1d06380;  1 drivers
v0x1d00810_0 .net "tb_mismatch", 0 0, L_0x1cd88b0;  1 drivers
L_0x1d05f30 .concat [ 25 0 0 0], L_0x1cd8f90;
L_0x1d05fd0 .concat [ 25 0 0 0], L_0x1cd8f90;
L_0x1d06070 .concat [ 25 0 0 0], L_0x1d027f0;
L_0x1d061d0 .concat [ 25 0 0 0], L_0x1cd8f90;
L_0x1d06380 .cmp/eeq 25, L_0x1d05f30, L_0x1d06270;
S_0x1cc8140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1cc7fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1cc88c0 .functor NOT 25, L_0x1d01350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1cd8f90 .functor XOR 25, L_0x1cc88c0, L_0x1d014a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1cd5620_0 .net *"_ivl_0", 4 0, L_0x1d008f0;  1 drivers
v0x1cd5f20_0 .net *"_ivl_10", 24 0, L_0x1d01350;  1 drivers
v0x1cd6820_0 .net *"_ivl_12", 24 0, L_0x1cc88c0;  1 drivers
v0x1cfb080_0 .net *"_ivl_14", 24 0, L_0x1d014a0;  1 drivers
v0x1cfb160_0 .net *"_ivl_2", 4 0, L_0x1d00aa0;  1 drivers
v0x1cfb290_0 .net *"_ivl_4", 4 0, L_0x1d00cc0;  1 drivers
v0x1cfb370_0 .net *"_ivl_6", 4 0, L_0x1d00ee0;  1 drivers
v0x1cfb450_0 .net *"_ivl_8", 4 0, L_0x1d01130;  1 drivers
v0x1cfb530_0 .net "a", 0 0, v0x1cfbd30_0;  alias, 1 drivers
v0x1cfb5f0_0 .net "b", 0 0, v0x1cfbdf0_0;  alias, 1 drivers
v0x1cfb6b0_0 .net "c", 0 0, v0x1cfbe90_0;  alias, 1 drivers
v0x1cfb770_0 .net "d", 0 0, v0x1cfbfd0_0;  alias, 1 drivers
v0x1cfb830_0 .net "e", 0 0, v0x1cfc0c0_0;  alias, 1 drivers
v0x1cfb8f0_0 .net "out", 24 0, L_0x1cd8f90;  alias, 1 drivers
LS_0x1d008f0_0_0 .concat [ 1 1 1 1], v0x1cfbd30_0, v0x1cfbd30_0, v0x1cfbd30_0, v0x1cfbd30_0;
LS_0x1d008f0_0_4 .concat [ 1 0 0 0], v0x1cfbd30_0;
L_0x1d008f0 .concat [ 4 1 0 0], LS_0x1d008f0_0_0, LS_0x1d008f0_0_4;
LS_0x1d00aa0_0_0 .concat [ 1 1 1 1], v0x1cfbdf0_0, v0x1cfbdf0_0, v0x1cfbdf0_0, v0x1cfbdf0_0;
LS_0x1d00aa0_0_4 .concat [ 1 0 0 0], v0x1cfbdf0_0;
L_0x1d00aa0 .concat [ 4 1 0 0], LS_0x1d00aa0_0_0, LS_0x1d00aa0_0_4;
LS_0x1d00cc0_0_0 .concat [ 1 1 1 1], v0x1cfbe90_0, v0x1cfbe90_0, v0x1cfbe90_0, v0x1cfbe90_0;
LS_0x1d00cc0_0_4 .concat [ 1 0 0 0], v0x1cfbe90_0;
L_0x1d00cc0 .concat [ 4 1 0 0], LS_0x1d00cc0_0_0, LS_0x1d00cc0_0_4;
LS_0x1d00ee0_0_0 .concat [ 1 1 1 1], v0x1cfbfd0_0, v0x1cfbfd0_0, v0x1cfbfd0_0, v0x1cfbfd0_0;
LS_0x1d00ee0_0_4 .concat [ 1 0 0 0], v0x1cfbfd0_0;
L_0x1d00ee0 .concat [ 4 1 0 0], LS_0x1d00ee0_0_0, LS_0x1d00ee0_0_4;
LS_0x1d01130_0_0 .concat [ 1 1 1 1], v0x1cfc0c0_0, v0x1cfc0c0_0, v0x1cfc0c0_0, v0x1cfc0c0_0;
LS_0x1d01130_0_4 .concat [ 1 0 0 0], v0x1cfc0c0_0;
L_0x1d01130 .concat [ 4 1 0 0], LS_0x1d01130_0_0, LS_0x1d01130_0_4;
LS_0x1d01350_0_0 .concat [ 5 5 5 5], L_0x1d01130, L_0x1d00ee0, L_0x1d00cc0, L_0x1d00aa0;
LS_0x1d01350_0_4 .concat [ 5 0 0 0], L_0x1d008f0;
L_0x1d01350 .concat [ 20 5 0 0], LS_0x1d01350_0_0, LS_0x1d01350_0_4;
LS_0x1d014a0_0_0 .concat [ 1 1 1 1], v0x1cfc0c0_0, v0x1cfbfd0_0, v0x1cfbe90_0, v0x1cfbdf0_0;
LS_0x1d014a0_0_4 .concat [ 1 1 1 1], v0x1cfbd30_0, v0x1cfc0c0_0, v0x1cfbfd0_0, v0x1cfbe90_0;
LS_0x1d014a0_0_8 .concat [ 1 1 1 1], v0x1cfbdf0_0, v0x1cfbd30_0, v0x1cfc0c0_0, v0x1cfbfd0_0;
LS_0x1d014a0_0_12 .concat [ 1 1 1 1], v0x1cfbe90_0, v0x1cfbdf0_0, v0x1cfbd30_0, v0x1cfc0c0_0;
LS_0x1d014a0_0_16 .concat [ 1 1 1 1], v0x1cfbfd0_0, v0x1cfbe90_0, v0x1cfbdf0_0, v0x1cfbd30_0;
LS_0x1d014a0_0_20 .concat [ 1 1 1 1], v0x1cfc0c0_0, v0x1cfbfd0_0, v0x1cfbe90_0, v0x1cfbdf0_0;
LS_0x1d014a0_0_24 .concat [ 1 0 0 0], v0x1cfbd30_0;
LS_0x1d014a0_1_0 .concat [ 4 4 4 4], LS_0x1d014a0_0_0, LS_0x1d014a0_0_4, LS_0x1d014a0_0_8, LS_0x1d014a0_0_12;
LS_0x1d014a0_1_4 .concat [ 4 4 1 0], LS_0x1d014a0_0_16, LS_0x1d014a0_0_20, LS_0x1d014a0_0_24;
L_0x1d014a0 .concat [ 16 9 0 0], LS_0x1d014a0_1_0, LS_0x1d014a0_1_4;
S_0x1cfba90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1cc7fb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x1cfbd30_0 .var "a", 0 0;
v0x1cfbdf0_0 .var "b", 0 0;
v0x1cfbe90_0 .var "c", 0 0;
v0x1cfbf30_0 .net "clk", 0 0, v0x1d002b0_0;  1 drivers
v0x1cfbfd0_0 .var "d", 0 0;
v0x1cfc0c0_0 .var "e", 0 0;
E_0x1cc4da0/0 .event negedge, v0x1cfbf30_0;
E_0x1cc4da0/1 .event posedge, v0x1cfbf30_0;
E_0x1cc4da0 .event/or E_0x1cc4da0/0, E_0x1cc4da0/1;
S_0x1cfc180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1cc7fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1d01710 .functor XOR 1, v0x1cfbd30_0, v0x1cfbd30_0, C4<0>, C4<0>;
L_0x1d01780 .functor NOT 1, L_0x1d01710, C4<0>, C4<0>, C4<0>;
L_0x1d01840 .functor XOR 1, v0x1cfbd30_0, v0x1cfbdf0_0, C4<0>, C4<0>;
L_0x1d01ac0 .functor NOT 1, L_0x1d01840, C4<0>, C4<0>, C4<0>;
L_0x1d01b80 .functor XOR 1, v0x1cfbd30_0, v0x1cfbe90_0, C4<0>, C4<0>;
L_0x1d01bf0 .functor NOT 1, L_0x1d01b80, C4<0>, C4<0>, C4<0>;
L_0x1d01cf0 .functor XOR 1, v0x1cfbd30_0, v0x1cfbfd0_0, C4<0>, C4<0>;
L_0x1d01d60 .functor NOT 1, L_0x1d01cf0, C4<0>, C4<0>, C4<0>;
L_0x1d01e70 .functor XOR 1, v0x1cfbd30_0, v0x1cfc0c0_0, C4<0>, C4<0>;
L_0x1d01ee0 .functor NOT 1, L_0x1d01e70, C4<0>, C4<0>, C4<0>;
L_0x1d02000 .functor XOR 1, v0x1cfbdf0_0, v0x1cfbd30_0, C4<0>, C4<0>;
L_0x1d02070 .functor NOT 1, L_0x1d02000, C4<0>, C4<0>, C4<0>;
L_0x1d02150 .functor XOR 1, v0x1cfbdf0_0, v0x1cfbdf0_0, C4<0>, C4<0>;
L_0x1d023d0 .functor NOT 1, L_0x1d02150, C4<0>, C4<0>, C4<0>;
L_0x1d020e0 .functor XOR 1, v0x1cfbdf0_0, v0x1cfbe90_0, C4<0>, C4<0>;
L_0x1d02510 .functor NOT 1, L_0x1d020e0, C4<0>, C4<0>, C4<0>;
L_0x1d02690 .functor XOR 1, v0x1cfbdf0_0, v0x1cfbfd0_0, C4<0>, C4<0>;
L_0x1d02700 .functor NOT 1, L_0x1d02690, C4<0>, C4<0>, C4<0>;
L_0x1d02890 .functor XOR 1, v0x1cfbdf0_0, v0x1cfc0c0_0, C4<0>, C4<0>;
L_0x1d02900 .functor NOT 1, L_0x1d02890, C4<0>, C4<0>, C4<0>;
L_0x1d02aa0 .functor XOR 1, v0x1cfbe90_0, v0x1cfbd30_0, C4<0>, C4<0>;
L_0x1d02d20 .functor NOT 1, L_0x1d02aa0, C4<0>, C4<0>, C4<0>;
L_0x1d02ed0 .functor XOR 1, v0x1cfbe90_0, v0x1cfbdf0_0, C4<0>, C4<0>;
L_0x1d02f40 .functor NOT 1, L_0x1d02ed0, C4<0>, C4<0>, C4<0>;
L_0x1d03100 .functor XOR 1, v0x1cfbe90_0, v0x1cfbe90_0, C4<0>, C4<0>;
L_0x1d03170 .functor NOT 1, L_0x1d03100, C4<0>, C4<0>, C4<0>;
L_0x1d03340 .functor XOR 1, v0x1cfbe90_0, v0x1cfbfd0_0, C4<0>, C4<0>;
L_0x1d035c0 .functor NOT 1, L_0x1d03340, C4<0>, C4<0>, C4<0>;
L_0x1d037a0 .functor XOR 1, v0x1cfbe90_0, v0x1cfc0c0_0, C4<0>, C4<0>;
L_0x1d03a20 .functor NOT 1, L_0x1d037a0, C4<0>, C4<0>, C4<0>;
L_0x1d03c10 .functor XOR 1, v0x1cfbfd0_0, v0x1cfbd30_0, C4<0>, C4<0>;
L_0x1d03c80 .functor NOT 1, L_0x1d03c10, C4<0>, C4<0>, C4<0>;
L_0x1d03e80 .functor XOR 1, v0x1cfbfd0_0, v0x1cfbdf0_0, C4<0>, C4<0>;
L_0x1d03ef0 .functor NOT 1, L_0x1d03e80, C4<0>, C4<0>, C4<0>;
L_0x1d04100 .functor XOR 1, v0x1cfbfd0_0, v0x1cfbe90_0, C4<0>, C4<0>;
L_0x1d04170 .functor NOT 1, L_0x1d04100, C4<0>, C4<0>, C4<0>;
L_0x1d04390 .functor XOR 1, v0x1cfbfd0_0, v0x1cfbfd0_0, C4<0>, C4<0>;
L_0x1d04400 .functor NOT 1, L_0x1d04390, C4<0>, C4<0>, C4<0>;
L_0x1d04630 .functor XOR 1, v0x1cfbfd0_0, v0x1cfc0c0_0, C4<0>, C4<0>;
L_0x1d046a0 .functor NOT 1, L_0x1d04630, C4<0>, C4<0>, C4<0>;
L_0x1d048e0 .functor XOR 1, v0x1cfc0c0_0, v0x1cfbd30_0, C4<0>, C4<0>;
L_0x1d04950 .functor NOT 1, L_0x1d048e0, C4<0>, C4<0>, C4<0>;
L_0x1d04ba0 .functor XOR 1, v0x1cfc0c0_0, v0x1cfbdf0_0, C4<0>, C4<0>;
L_0x1d04c10 .functor NOT 1, L_0x1d04ba0, C4<0>, C4<0>, C4<0>;
L_0x1d04e70 .functor XOR 1, v0x1cfc0c0_0, v0x1cfbe90_0, C4<0>, C4<0>;
L_0x1d04ee0 .functor NOT 1, L_0x1d04e70, C4<0>, C4<0>, C4<0>;
L_0x1d05150 .functor XOR 1, v0x1cfc0c0_0, v0x1cfbfd0_0, C4<0>, C4<0>;
L_0x1d051c0 .functor NOT 1, L_0x1d05150, C4<0>, C4<0>, C4<0>;
L_0x1d05c10 .functor XOR 1, v0x1cfc0c0_0, v0x1cfc0c0_0, C4<0>, C4<0>;
L_0x1d05c80 .functor NOT 1, L_0x1d05c10, C4<0>, C4<0>, C4<0>;
v0x1cfc460_0 .net *"_ivl_10", 0 0, L_0x1d01ac0;  1 drivers
v0x1cfc540_0 .net *"_ivl_100", 0 0, L_0x1d03ef0;  1 drivers
v0x1cfc620_0 .net *"_ivl_104", 0 0, L_0x1d04100;  1 drivers
v0x1cfc710_0 .net *"_ivl_106", 0 0, L_0x1d04170;  1 drivers
v0x1cfc7f0_0 .net *"_ivl_110", 0 0, L_0x1d04390;  1 drivers
v0x1cfc920_0 .net *"_ivl_112", 0 0, L_0x1d04400;  1 drivers
v0x1cfca00_0 .net *"_ivl_116", 0 0, L_0x1d04630;  1 drivers
v0x1cfcae0_0 .net *"_ivl_118", 0 0, L_0x1d046a0;  1 drivers
v0x1cfcbc0_0 .net *"_ivl_122", 0 0, L_0x1d048e0;  1 drivers
v0x1cfcd30_0 .net *"_ivl_124", 0 0, L_0x1d04950;  1 drivers
v0x1cfce10_0 .net *"_ivl_128", 0 0, L_0x1d04ba0;  1 drivers
v0x1cfcef0_0 .net *"_ivl_130", 0 0, L_0x1d04c10;  1 drivers
v0x1cfcfd0_0 .net *"_ivl_134", 0 0, L_0x1d04e70;  1 drivers
v0x1cfd0b0_0 .net *"_ivl_136", 0 0, L_0x1d04ee0;  1 drivers
v0x1cfd190_0 .net *"_ivl_14", 0 0, L_0x1d01b80;  1 drivers
v0x1cfd270_0 .net *"_ivl_140", 0 0, L_0x1d05150;  1 drivers
v0x1cfd350_0 .net *"_ivl_142", 0 0, L_0x1d051c0;  1 drivers
v0x1cfd430_0 .net *"_ivl_147", 0 0, L_0x1d05c10;  1 drivers
v0x1cfd510_0 .net *"_ivl_149", 0 0, L_0x1d05c80;  1 drivers
v0x1cfd5f0_0 .net *"_ivl_16", 0 0, L_0x1d01bf0;  1 drivers
v0x1cfd6d0_0 .net *"_ivl_2", 0 0, L_0x1d01710;  1 drivers
v0x1cfd7b0_0 .net *"_ivl_20", 0 0, L_0x1d01cf0;  1 drivers
v0x1cfd890_0 .net *"_ivl_22", 0 0, L_0x1d01d60;  1 drivers
v0x1cfd970_0 .net *"_ivl_26", 0 0, L_0x1d01e70;  1 drivers
v0x1cfda50_0 .net *"_ivl_28", 0 0, L_0x1d01ee0;  1 drivers
v0x1cfdb30_0 .net *"_ivl_32", 0 0, L_0x1d02000;  1 drivers
v0x1cfdc10_0 .net *"_ivl_34", 0 0, L_0x1d02070;  1 drivers
v0x1cfdcf0_0 .net *"_ivl_38", 0 0, L_0x1d02150;  1 drivers
v0x1cfddd0_0 .net *"_ivl_4", 0 0, L_0x1d01780;  1 drivers
v0x1cfdeb0_0 .net *"_ivl_40", 0 0, L_0x1d023d0;  1 drivers
v0x1cfdf90_0 .net *"_ivl_44", 0 0, L_0x1d020e0;  1 drivers
v0x1cfe070_0 .net *"_ivl_46", 0 0, L_0x1d02510;  1 drivers
v0x1cfe150_0 .net *"_ivl_50", 0 0, L_0x1d02690;  1 drivers
v0x1cfe440_0 .net *"_ivl_52", 0 0, L_0x1d02700;  1 drivers
v0x1cfe520_0 .net *"_ivl_56", 0 0, L_0x1d02890;  1 drivers
v0x1cfe600_0 .net *"_ivl_58", 0 0, L_0x1d02900;  1 drivers
v0x1cfe6e0_0 .net *"_ivl_62", 0 0, L_0x1d02aa0;  1 drivers
v0x1cfe7c0_0 .net *"_ivl_64", 0 0, L_0x1d02d20;  1 drivers
v0x1cfe8a0_0 .net *"_ivl_68", 0 0, L_0x1d02ed0;  1 drivers
v0x1cfe980_0 .net *"_ivl_70", 0 0, L_0x1d02f40;  1 drivers
v0x1cfea60_0 .net *"_ivl_74", 0 0, L_0x1d03100;  1 drivers
v0x1cfeb40_0 .net *"_ivl_76", 0 0, L_0x1d03170;  1 drivers
v0x1cfec20_0 .net *"_ivl_8", 0 0, L_0x1d01840;  1 drivers
v0x1cfed00_0 .net *"_ivl_80", 0 0, L_0x1d03340;  1 drivers
v0x1cfede0_0 .net *"_ivl_82", 0 0, L_0x1d035c0;  1 drivers
v0x1cfeec0_0 .net *"_ivl_86", 0 0, L_0x1d037a0;  1 drivers
v0x1cfefa0_0 .net *"_ivl_88", 0 0, L_0x1d03a20;  1 drivers
v0x1cff080_0 .net *"_ivl_92", 0 0, L_0x1d03c10;  1 drivers
v0x1cff160_0 .net *"_ivl_94", 0 0, L_0x1d03c80;  1 drivers
v0x1cff240_0 .net *"_ivl_98", 0 0, L_0x1d03e80;  1 drivers
v0x1cff320_0 .net "a", 0 0, v0x1cfbd30_0;  alias, 1 drivers
v0x1cff3c0_0 .net "b", 0 0, v0x1cfbdf0_0;  alias, 1 drivers
v0x1cff4b0_0 .net "c", 0 0, v0x1cfbe90_0;  alias, 1 drivers
v0x1cff5a0_0 .net "d", 0 0, v0x1cfbfd0_0;  alias, 1 drivers
v0x1cff690_0 .net "e", 0 0, v0x1cfc0c0_0;  alias, 1 drivers
v0x1cff780_0 .net "out", 24 0, L_0x1d027f0;  alias, 1 drivers
LS_0x1d027f0_0_0 .concat8 [ 1 1 1 1], L_0x1d05c80, L_0x1d051c0, L_0x1d04ee0, L_0x1d04c10;
LS_0x1d027f0_0_4 .concat8 [ 1 1 1 1], L_0x1d04950, L_0x1d046a0, L_0x1d04400, L_0x1d04170;
LS_0x1d027f0_0_8 .concat8 [ 1 1 1 1], L_0x1d03ef0, L_0x1d03c80, L_0x1d03a20, L_0x1d035c0;
LS_0x1d027f0_0_12 .concat8 [ 1 1 1 1], L_0x1d03170, L_0x1d02f40, L_0x1d02d20, L_0x1d02900;
LS_0x1d027f0_0_16 .concat8 [ 1 1 1 1], L_0x1d02700, L_0x1d02510, L_0x1d023d0, L_0x1d02070;
LS_0x1d027f0_0_20 .concat8 [ 1 1 1 1], L_0x1d01ee0, L_0x1d01d60, L_0x1d01bf0, L_0x1d01ac0;
LS_0x1d027f0_0_24 .concat8 [ 1 0 0 0], L_0x1d01780;
LS_0x1d027f0_1_0 .concat8 [ 4 4 4 4], LS_0x1d027f0_0_0, LS_0x1d027f0_0_4, LS_0x1d027f0_0_8, LS_0x1d027f0_0_12;
LS_0x1d027f0_1_4 .concat8 [ 4 4 1 0], LS_0x1d027f0_0_16, LS_0x1d027f0_0_20, LS_0x1d027f0_0_24;
L_0x1d027f0 .concat8 [ 16 9 0 0], LS_0x1d027f0_1_0, LS_0x1d027f0_1_4;
S_0x1cff920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1cc7fb0;
 .timescale -12 -12;
E_0x1cc4990 .event anyedge, v0x1d00690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d00690_0;
    %nor/r;
    %assign/vec4 v0x1d00690_0, 0;
    %wait E_0x1cc4990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1cfba90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cc4da0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x1cfc0c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cfbfd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cfbe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1cfbdf0_0, 0;
    %assign/vec4 v0x1cfbd30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1cc7fb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d002b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d00690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1cc7fb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d002b0_0;
    %inv;
    %store/vec4 v0x1d002b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1cc7fb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1cfbf30_0, v0x1d00810_0, v0x1d000d0_0, v0x1d00170_0, v0x1d00210_0, v0x1d00350_0, v0x1d003f0_0, v0x1d00530_0, v0x1d00490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1cc7fb0;
T_5 ;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1cc7fb0;
T_6 ;
    %wait E_0x1cc4da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d005d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d005d0_0, 4, 32;
    %load/vec4 v0x1d00750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d005d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d005d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d005d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1d00530_0;
    %load/vec4 v0x1d00530_0;
    %load/vec4 v0x1d00490_0;
    %xor;
    %load/vec4 v0x1d00530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d005d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1d005d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d005d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/vector5/iter0/response29/top_module.sv";
