Verilog:
	Consits of all the verilog source files.

Testbench:
	Consits of testbench for different test vectors, also consits of makefile to run in vcs and 
	questa simulator.

Documentation:
	Consits of documentation of core, description of different registers, architecture, etc...

simulation:
	Consits of simulation screenshots and VCD file, and screenshots of simulation results.