Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX_VIVADO/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 407dd10e41664797ab2a03a9d67a9097 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sys_behav xil_defaultlib.sys xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 74 for port 'inData' [D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:164]
WARNING: [VRFC 10-3091] actual bit length 72 differs from formal bit length 74 for port 'outData' [D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:165]
WARNING: [VRFC 10-3091] actual bit length 150 differs from formal bit length 281 for port 'inData' [D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:198]
WARNING: [VRFC 10-3091] actual bit length 150 differs from formal bit length 281 for port 'outData' [D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:199]
WARNING: [VRFC 10-3091] actual bit length 71 differs from formal bit length 269 for port 'inData' [D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:269]
WARNING: [VRFC 10-3091] actual bit length 71 differs from formal bit length 269 for port 'outData' [D:/BITS GOA/third_year/3-2/CompArch/MyProjMIPS/pipelined_recreated/pipelined_recreated.srcs/sources_1/new/sys.v:270]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instructionMemory
Compiling module xil_defaultlib.controlLogic
Compiling module xil_defaultlib.programCounter
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.mux(width=5)
Compiling module xil_defaultlib.pipeline(Width=74)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.shiftLeft
Compiling module xil_defaultlib.pipeline(Width=281)
Compiling module xil_defaultlib.Mux4_1
Compiling module xil_defaultlib.forwardingUnit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeline(Width=72)
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.pipeline(Width=269)
Compiling module xil_defaultlib.sys
Compiling module xil_defaultlib.glbl
Built simulation snapshot sys_behav
