/*
 * Generated by Bluespec Compiler, version 2025.07 (build 282e82e)
 * 
 * On Wed Feb 25 11:31:37 CST 2026
 * 
 */

/* Generation options: */
#ifndef __mkTMU_h__
#define __mkTMU_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkTMU module */
class MOD_mkTMU : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_RegFile<tUInt8,tUWide> INST_bank0;
  MOD_RegFile<tUInt8,tUWide> INST_bank1;
 
 /* Constructor */
 public:
  MOD_mkTMU(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_write_context_ctx;
  tUWide PORT_read_context;
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUWide DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d78;
  tUWide DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9___d53;
  tUWide DEF_bank1_sub_check_rx_seq_kid_BITS_63_TO_56_2___d31;
  tUWide DEF_bank1_sub_read_context_kid_BITS_63_TO_56___d7;
  tUWide DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_4___d65;
  tUWide DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9___d40;
  tUWide DEF_bank0_sub_check_rx_seq_kid_BITS_63_TO_56_2___d23;
  tUWide DEF_bank0_sub_read_context_kid_BITS_63_TO_56___d2;
  tUWide DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d15;
  tUWide DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d84;
  tUWide DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d70;
  tUWide DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d59;
  tUWide DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d45;
  tUWide DEF_IF_bank1_sub_read_context_kid_BITS_63_TO_56_BI_ETC___d17;
  tUWide DEF_read_context_kid_CONCAT_7922816251426433759354_ETC___d16;
  tUWide DEF_bank0_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d74;
  tUWide DEF_bank1_sub_get_and_inc_tx_seq_kid_BITS_63_TO_56_ETC___d88;
  tUWide DEF_bank0_sub_update_rx_seq_kid_BITS_63_TO_56_9_0__ETC___d49;
  tUWide DEF_bank1_sub_update_rx_seq_kid_BITS_63_TO_56_9_3__ETC___d63;
  tUWide DEF_bank1_sub_read_context_kid_BITS_63_TO_56_BITS__ETC___d18;
 
 /* Rules */
 public:
 
 /* Methods */
 public:
  tUWide METH_read_context(tUInt64 ARG_read_context_kid);
  tUInt8 METH_RDY_read_context();
  void METH_write_context(tUInt64 ARG_write_context_kid, tUWide ARG_write_context_ctx);
  tUInt8 METH_RDY_write_context();
  tUInt8 METH_check_rx_seq(tUInt64 ARG_check_rx_seq_kid, tUInt32 ARG_check_rx_seq_pkt_tx_seq);
  tUInt8 METH_RDY_check_rx_seq();
  void METH_update_rx_seq(tUInt64 ARG_update_rx_seq_kid);
  tUInt8 METH_RDY_update_rx_seq();
  tUInt32 METH_get_and_inc_tx_seq(tUInt64 ARG_get_and_inc_tx_seq_kid);
  tUInt8 METH_RDY_get_and_inc_tx_seq();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkTMU &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkTMU &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkTMU &backing);
};

#endif /* ifndef __mkTMU_h__ */
