{"files":[{"patch":"@@ -229,3 +229,3 @@\n-void Assembler::fp_arithmetic(Instruction_aarch64 &current_insn, FloatRegister Vd,\n-                              SIMD_Arrangement T, FloatRegister Vn, FloatRegister Vm,\n-                              int op1, int op2, int op3) {\n+void Assembler::adv_simd_three_same(Instruction_aarch64 &current_insn, FloatRegister Vd,\n+                                    SIMD_Arrangement T, FloatRegister Vn, FloatRegister Vm,\n+                                    int op1, int op2, int op3) {\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.cpp","additions":3,"deletions":3,"binary":false,"changes":6,"status":"modified"},{"patch":"@@ -2720,3 +2720,5 @@\n-  void fp_arithmetic(Instruction_aarch64 &current_insn, FloatRegister Vd,\n-                     SIMD_Arrangement T, FloatRegister Vn, FloatRegister Vm,\n-                     int op1, int op2, int op3);\n+  \/\/ Advanced SIMD three same\n+\n+  void adv_simd_three_same(Instruction_aarch64 &current_insn, FloatRegister Vd,\n+                           SIMD_Arrangement T, FloatRegister Vn, FloatRegister Vm,\n+                           int op1, int op2, int op3);\n@@ -2724,1 +2726,0 @@\n-\/\/ Advanced SIMD three same\n@@ -2728,1 +2729,1 @@\n-    fp_arithmetic(current_insn, Vd, T, Vn, Vm, op1, op2, op3);                              \\\n+    adv_simd_three_same(current_insn, Vd, T, Vn, Vm, op1, op2, op3);                        \\\n","filename":"src\/hotspot\/cpu\/aarch64\/assembler_aarch64.hpp","additions":6,"deletions":5,"binary":false,"changes":11,"status":"modified"}]}