

================================================================
== Vivado HLS Report for 'k2c_affine_matmul'
================================================================
* Date:           Mon Apr 22 22:21:26 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        WEB_MODEL_2
* Solution:       solution2
* Product family: artix7
* Target device:  xc7a200tsbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|        10|          6|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      3|       -|       -|
|Expression       |        -|      -|       0|     662|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     37|    1055|     722|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     236|
|Register         |        -|      -|    1223|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     40|    2278|    1620|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      5|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |WebModel_fadd_32ncud_U53  |WebModel_fadd_32ncud  |        0|      2|  205|  203|
    |WebModel_fmul_32ndEe_U54  |WebModel_fmul_32ndEe  |        0|      3|  128|  129|
    |WebModel_mul_64nseOg_U56  |WebModel_mul_64nseOg  |        0|     16|  361|  195|
    |WebModel_mul_64s_bkb_U55  |WebModel_mul_64s_bkb  |        0|     16|  361|  195|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     37| 1055|  722|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |WebModel_mac_mulag8j_U57  |WebModel_mac_mulag8j  | i0 + i1 * i2 |
    |WebModel_mac_mulag8j_U59  |WebModel_mac_mulag8j  | i0 * i1 + i2 |
    |WebModel_mul_mul_ibs_U58  |WebModel_mul_mul_ibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |i_s_fu_251_p2                  |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next_fu_240_p2  |     +    |      0|  0|  135|         128|           1|
    |j_8_fu_313_p2                  |     +    |      0|  0|   71|          64|           1|
    |k_1_fu_289_p2                  |     +    |      0|  0|   71|          64|           1|
    |p_1_fu_211_p2                  |     +    |      0|  0|   22|          15|           1|
    |sum5_fu_299_p2                 |     +    |      0|  0|   23|          16|          16|
    |exitcond1_fu_246_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond3_fu_206_p2            |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_235_p2     |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_284_p2             |   icmp   |      0|  0|   29|          64|          64|
    |j_mid2_fu_269_p3               |  select  |      0|  0|   64|           1|           1|
    |outrowidx_mid2_v_v_fu_257_p3   |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                  |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|  0|    2|           2|           1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  662|         613|         472|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |C_address0                  |   15|          3|   15|         45|
    |C_d0                        |   21|          4|   32|        128|
    |ap_NS_fsm                   |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1     |   15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_173_p4  |    9|          2|   64|        128|
    |grp_fu_180_p0               |   15|          3|   32|         96|
    |grp_fu_180_p1               |   15|          3|   32|         96|
    |i_reg_146                   |    9|          2|   64|        128|
    |indvar_flatten_reg_135      |    9|          2|  128|        256|
    |j_reg_157                   |    9|          2|   64|        128|
    |k_reg_169                   |    9|          2|   64|        128|
    |p_reg_124                   |    9|          2|   15|         30|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  236|         49|  512|       1187|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |A_load_reg_459                  |   32|   0|   32|          0|
    |B_load_reg_464                  |   32|   0|   32|          0|
    |C_addr_4_reg_435                |   15|   0|   15|          0|
    |ap_CS_fsm                       |   20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |bound_reg_390                   |  128|   0|  128|          0|
    |d_load_reg_484                  |   32|   0|   32|          0|
    |exitcond1_reg_403               |    1|   0|    1|          0|
    |exitcond_reg_440                |    1|   0|    1|          0|
    |exitcond_reg_440_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_reg_146                       |   64|   0|   64|          0|
    |indvar_flatten_next_reg_398     |  128|   0|  128|          0|
    |indvar_flatten_reg_135          |  128|   0|  128|          0|
    |inneridx_mid2_reg_425           |   16|   0|   16|          0|
    |j_8_reg_479                     |   64|   0|   64|          0|
    |j_mid2_reg_419                  |   64|   0|   64|          0|
    |j_reg_157                       |   64|   0|   64|          0|
    |k_1_reg_444                     |   64|   0|   64|          0|
    |k_reg_169                       |   64|   0|   64|          0|
    |outrowidx_mid2_v_v_reg_408      |   64|   0|   64|          0|
    |p_reg_124                       |   15|   0|   15|          0|
    |reg_190                         |   32|   0|   32|          0|
    |tmp_65_reg_379                  |   16|   0|   16|          0|
    |tmp_66_reg_385                  |   16|   0|   16|          0|
    |tmp_67_reg_413                  |   16|   0|   16|          0|
    |tmp_68_reg_430                  |   16|   0|   16|          0|
    |tmp_6_reg_469                   |   32|   0|   32|          0|
    |tmp_reg_356                     |   64|   0|   64|          0|
    |tmp_s_reg_489                   |   32|   0|   32|          0|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 1223|   0| 1223|          0|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------+-----+-----+------------+-------------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_start    |  in |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_done     | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_idle     | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|ap_ready    | out |    1| ap_ctrl_hs | k2c_affine_matmul | return value |
|C_address0  | out |   15|  ap_memory |         C         |     array    |
|C_ce0       | out |    1|  ap_memory |         C         |     array    |
|C_we0       | out |    1|  ap_memory |         C         |     array    |
|C_d0        | out |   32|  ap_memory |         C         |     array    |
|C_q0        |  in |   32|  ap_memory |         C         |     array    |
|A_address0  | out |   15|  ap_memory |         A         |     array    |
|A_ce0       | out |    1|  ap_memory |         A         |     array    |
|A_q0        |  in |   32|  ap_memory |         A         |     array    |
|B_address0  | out |   15|  ap_memory |         B         |     array    |
|B_ce0       | out |    1|  ap_memory |         B         |     array    |
|B_q0        |  in |   32|  ap_memory |         B         |     array    |
|d_address0  | out |   15|  ap_memory |         d         |     array    |
|d_ce0       | out |    1|  ap_memory |         d         |     array    |
|d_q0        |  in |   32|  ap_memory |         d         |     array    |
|outrows     |  in |   64|   ap_none  |      outrows      |    scalar    |
|outcols     |  in |   64|   ap_none  |      outcols      |    scalar    |
|innerdim    |  in |   64|   ap_none  |      innerdim     |    scalar    |
+------------+-----+-----+------------+-------------------+--------------+

