ISim log file
Running: C:\Users\LabView User\Documents\ztaotest\GLIB_Aurora\prj\Aurora_1\clk_counter_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@pc176'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "C:/Users/LabView User/Documents/ztaotest/GLIB_Aurora/prj/Aurora_1/clk_counter_tb.v" Line 34.  For instance clk_counter_tb/uut/, width 32 of formal port out is not equal to width 8 of actual signal out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Finished circuit initialization process.
