{"version":"1.1.0","info":[["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/cells/input_output_cell/rtl.sv",[[null,null,null,null,[["_pkg",[[1,0],[3,0]],[[1,16],[1,20]],["source.systemverilog"],["macro"]],["instr_en",[[3,0],[35,32]],[[35,24],[35,32]],[],["variable","logic"]],["instr",[[36,2],[36,40]],[[36,35],[36,40]],[],["variable","logic"]],["activate",[[37,2],[37,32]],[[37,24],[37,32]],[],["variable","logic"]],["controller_call",[[39,2],[39,23]],[[39,8],[39,23]],[],["variable","logic"]],["controller_ret",[[40,2],[40,22]],[[40,8],[40,22]],[],["variable","logic"]],["controller_ret_remember",[[40,2],[40,47]],[[40,24],[40,47]],[],["variable","controller_ret"]],["ret_in_remember",[[40,2],[40,64]],[[40,49],[40,64]],[],["variable","controller_ret_remember"]],["controller_inst",[[60,4],[77,5]],[[60,24],[60,39]],[],["instance","{"]],["_inst",[[79,4],[102,5]],[[80,38],[80,43]],[],["instance","resource_"]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/controllers/sequencer/rtl.sv",[[null,null,null,null,[["_pkg",[[1,0],[3,0]],[[1,16],[1,20]],["source.systemverilog"],["macro"]],["activate",[[3,0],[24,27]],[[24,19],[24,27]],[],["variable","activate_t"]],["activate",[[30,8],[30,23]],[[30,15],[30,23]],[],["variable","return"]],["instr",[[59,4],[64,26]],[[64,21],[64,26]],[],["variable","logic"]],["instr",[[69,8],[69,20]],[[69,15],[69,20]],[],["variable","return"]],["_wait",[[43,4],[53,20]],[[53,15],[53,20]],[],["variable","wait_t"]],["_wait",[[58,8],[58,20]],[[58,15],[58,20]],[],["variable","return"]],["instr_reg",[[70,4],[98,26]],[[98,17],[98,26]],[],["variable","logic"]],["iram",[[99,4],[99,27]],[[99,23],[99,27]],[],["variable","logic"]],["opcode",[[100,4],[100,22]],[[100,16],[100,22]],[],["variable","logic"]],["instr_type",[[101,4],[101,20]],[[101,10],[101,20]],[],["variable","logic"]],["slot",[[102,4],[102,20]],[[102,16],[102,20]],[],["variable","logic"]],["payload",[[103,4],[103,24]],[[103,17],[103,24]],[],["variable","logic"]],["pc",[[104,4],[104,18]],[[104,16],[104,18]],[],["variable","logic"]],["pc_next",[[104,4],[104,27]],[[104,20],[104,27]],[],["variable","pc"]],["wait_counter",[[105,4],[105,29]],[[105,17],[105,29]],[],["variable","logic"]],["wait_counter_next",[[105,4],[105,48]],[[105,31],[105,48]],[],["variable","wait_counter"]],["RESET",[[107,31],[107,36]],[[107,31],[107,36]],[],["enum_member","#AnonymousEnum0"]],["IDLE",[[107,38],[107,42]],[[107,38],[107,42]],[],["enum_member","#AnonymousEnum0"]],["DECODE",[[107,44],[107,50]],[[107,44],[107,50]],[],["enum_member","#AnonymousEnum0"]],["WAIT",[[107,52],[107,56]],[[107,52],[107,56]],[],["enum_member","#AnonymousEnum0"]],["state_t",[[107,4],[107,66]],[[107,58],[107,65]],[],["typedef","#AnonymousEnum0"]],["state",[[108,4],[108,17]],[[108,12],[108,17]],[],["variable","state_t"]],["next_state",[[108,4],[108,29]],[[108,19],[108,29]],[],["variable","state"]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/fabric/fabric_tb.sv",[[[[[["fabric_tb",[[1,0],[1,17]],[[1,7],[1,16]],[],["module"]],[168,8]],[[["clk",[[5,4],[5,13]],[[5,10],[5,13]],["fabric_tb"],["variable","logic"]],["rst_n",[[6,4],[6,15]],[[6,10],[6,15]],["fabric_tb"],["variable","logic"]],["call",[[7,4],[7,25]],[[7,21],[7,25]],["fabric_tb"],["variable","logic"]],["ret",[[8,4],[8,24]],[[8,21],[8,24]],["fabric_tb"],["variable","logic"]],["io_en_in",[[9,4],[9,29]],[[9,21],[9,29]],["fabric_tb"],["variable","logic"]],["io_addr_in",[[10,4],[10,50]],[[10,40],[10,50]],["fabric_tb"],["variable","logic"]],["io_data_in",[[11,4],[11,50]],[[11,40],[11,50]],["fabric_tb"],["variable","logic"]],["io_en_out",[[12,4],[12,30]],[[12,21],[12,30]],["fabric_tb"],["variable","logic"]],["io_addr_out",[[13,4],[13,51]],[[13,40],[13,51]],["fabric_tb"],["variable","logic"]],["io_data_out",[[14,4],[14,51]],[[14,40],[14,51]],["fabric_tb"],["variable","logic"]],["instr_data_in",[[16,4],[16,56]],[[16,43],[16,56]],["fabric_tb"],["variable","logic"]],["instr_addr_in",[[17,4],[17,56]],[[17,43],[17,56]],["fabric_tb"],["variable","logic"]],["instr_hops_in",[[18,4],[18,56]],[[18,43],[18,56]],["fabric_tb"],["variable","logic"]],["instr_en_in",[[19,4],[19,32]],[[19,21],[19,32]],["fabric_tb"],["variable","logic"]],["instr_data_out",[[20,4],[20,57]],[[20,43],[20,57]],["fabric_tb"],["variable","logic"]],["instr_addr_out",[[21,4],[21,57]],[[21,43],[21,57]],["fabric_tb"],["variable","logic"]],["instr_hops_out",[[22,4],[22,57]],[[22,43],[22,57]],["fabric_tb"],["variable","logic"]],["instr_en_out",[[23,4],[23,33]],[[23,21],[23,33]],["fabric_tb"],["variable","logic"]],["input_buffer",[[25,4],[25,36]],[[25,18],[25,30]],["fabric_tb"],["variable","logic"]],["output_buffer",[[26,4],[26,37]],[[26,18],[26,31]],["fabric_tb"],["variable","logic"]],["ret_all",[[28,4],[28,17]],[[28,10],[28,17]],["fabric_tb"],["variable","logic"]],["fd",[[31,4],[31,10]],[[31,8],[31,10]],["fabric_tb"],["variable","int"]],["r",[[32,4],[32,9]],[[32,8],[32,9]],["fabric_tb"],["variable","int"]],["c",[[32,4],[32,12]],[[32,11],[32,12]],["fabric_tb"],["variable","r"]],["index",[[33,4],[33,13]],[[33,8],[33,13]],["fabric_tb"],["variable","int"]],["line",[[34,4],[34,15]],[[34,11],[34,15]],["fabric_tb"],["variable","string"]],["temp_instruction",[[35,4],[35,49]],[[35,33],[35,49]],["fabric_tb"],["variable","logic"]],["start_time",[[36,4],[36,23]],[[36,13],[36,23]],["fabric_tb"],["variable","realtime"]],["end_time",[[36,4],[36,33]],[[36,25],[36,33]],["fabric_tb"],["variable","start_time"]],["ob_line",[[37,4],[37,30]],[[37,23],[37,30]],["fabric_tb"],["variable","logic"]],["temp_data",[[114,4],[114,27]],[[114,18],[114,27]],["fabric_tb"],["variable","logic"]],["fabric_inst",[[127,4],[146,5]],[[127,11],[127,22]],["fabric_tb"],["instance","fabric"]]],[["fabric_pkg",["*"]]]]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/fabric/fabric.sv",[[null,null,null,null,[["_pkg",[[17,12],[18,12]],[[17,31],[17,35]],["source.systemverilog"],["macro"]],["call_net",[[0,0],[56,37]],[[56,29],[56,37]],[],["variable","logic"]],["ret_net",[[57,4],[57,36]],[[57,29],[57,36]],[],["variable","logic"]],["instr_data_net",[[58,4],[58,65]],[[58,51],[58,65]],[],["variable","logic"]],["instr_addr_net",[[59,4],[59,65]],[[59,51],[59,65]],[],["variable","logic"]],["instr_hops_net",[[60,4],[60,65]],[[60,51],[60,65]],[],["variable","logic"]],["instr_en_net",[[61,4],[61,41]],[[61,29],[61,41]],[],["variable","logic"]],["_inst",[[95,4],[119,5]],[[98,39],[98,44]],[],["instance","_"]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/dummy/rtl.sv",[[null,null,null,null,[["_pkg",[[1,0],[3,0]],[[1,16],[1,20]],["source.systemverilog"],["macro"]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/components/resources/vec_add/rtl.sv",[[null,null,null,null,[["_pkg",[[1,0],[3,0]],[[1,16],[1,20]],["source.systemverilog"],["macro"]],["add",[[3,0],[17,17]],[[17,14],[17,17]],[],["variable","add_t"]],["add",[[22,8],[22,18]],[[22,15],[22,18]],[],["variable","return"]],["instr",[[54,4],[54,42]],[[54,37],[54,42]],[],["variable","logic"]],["instr",[[33,8],[33,20]],[[33,15],[33,20]],[],["variable","return"]],["clk",[[34,4],[53,13]],[[53,10],[53,13]],[],["variable","logic"]],["rst_n",[[34,4],[53,20]],[[53,15],[53,20]],[],["variable","clk"]],["instr_en",[[34,4],[53,30]],[[53,22],[53,30]],[],["variable","rst_n"]],["activate",[[34,4],[53,40]],[[53,32],[53,40]],[],["variable","instr_en"]],["RESET",[[63,31],[63,36]],[[63,31],[63,36]],[],["enum_member","#AnonymousEnum1"]],["IDLE",[[63,38],[63,42]],[[63,38],[63,42]],[],["enum_member","#AnonymousEnum1"]],["COMPUTE_0",[[63,44],[63,53]],[[63,44],[63,53]],[],["enum_member","#AnonymousEnum1"]],["COMPUTE_1",[[63,55],[63,64]],[[63,55],[63,64]],[],["enum_member","#AnonymousEnum1"]],["state_t",[[63,4],[63,74]],[[63,66],[63,73]],[],["typedef","#AnonymousEnum1"]],["state",[[64,4],[64,17]],[[64,12],[64,17]],[],["variable","state_t"]],["next_state",[[64,4],[64,29]],[[64,19],[64,29]],[],["variable","state"]],["instr_reg",[[65,4],[65,46]],[[65,37],[65,46]],[],["variable","logic"]],["instr_reg_next",[[65,4],[65,62]],[[65,48],[65,62]],[],["variable","instr_reg"]],["opcode",[[66,4],[66,22]],[[66,16],[66,22]],[],["variable","logic"]],["payload",[[67,4],[67,24]],[[67,17],[67,24]],[],["variable","logic"]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/output/rtl/cell_impl.sv",[[[[[["_pv8b47jqufe_pkg",[[4,0],[4,25]],[[4,8],[4,24]],[],["package"]],[13,0]],[[["INSTR_ADDR_WIDTH",[[5,4],[5,35]],[[5,14],[5,30]],["_pv8b47jqufe_pkg"],["parameter"]],["INSTR_DATA_WIDTH",[[6,4],[6,36]],[[6,14],[6,30]],["_pv8b47jqufe_pkg"],["parameter"]],["INSTR_HOPS_WIDTH",[[7,4],[7,35]],[[7,14],[7,30]],["_pv8b47jqufe_pkg"],["parameter"]],["IO_ADDR_WIDTH",[[8,4],[8,33]],[[8,14],[8,27]],["_pv8b47jqufe_pkg"],["parameter"]],["IO_DATA_WIDTH",[[9,4],[9,34]],[[9,14],[9,27]],["_pv8b47jqufe_pkg"],["parameter"]],["NUM_SLOTS",[[10,4],[10,29]],[[10,14],[10,23]],["_pv8b47jqufe_pkg"],["parameter"]],["RESOURCE_INSTR_WIDTH",[[11,4],[11,40]],[[11,14],[11,34]],["_pv8b47jqufe_pkg"],["parameter"]]]]],[[["_pv8b47jqufe",[[14,0],[37,2]],[[14,7],[14,19]],[],["module"]],[118,0]],[[["clk",[[17,4],[17,19]],[[17,16],[17,19]],["_pv8b47jqufe"],["port","logic"]],["rst_n",[[18,4],[18,21]],[[18,16],[18,21]],["_pv8b47jqufe"],["port","logic"]],["call_in",[[19,4],[19,23]],[[19,16],[19,23]],["_pv8b47jqufe"],["port","logic"]],["call_out",[[20,4],[20,25]],[[20,17],[20,25]],["_pv8b47jqufe"],["port","logic"]],["ret_in",[[21,4],[21,22]],[[21,16],[21,22]],["_pv8b47jqufe"],["port","logic"]],["ret_out",[[22,4],[22,24]],[[22,17],[22,24]],["_pv8b47jqufe"],["port","logic"]],["io_en_in",[[23,4],[23,25]],[[23,17],[23,25]],["_pv8b47jqufe"],["port","logic"]],["io_addr_in",[[24,4],[24,47]],[[24,37],[24,47]],["_pv8b47jqufe"],["port","logic"]],["io_data_in",[[25,4],[25,46]],[[25,36],[25,46]],["_pv8b47jqufe"],["port","logic"]],["io_en_out",[[26,4],[26,26]],[[26,17],[26,26]],["_pv8b47jqufe"],["port","logic"]],["io_addr_out",[[27,4],[27,48]],[[27,37],[27,48]],["_pv8b47jqufe"],["port","logic"]],["io_data_out",[[28,4],[28,48]],[[28,37],[28,48]],["_pv8b47jqufe"],["port","logic"]],["instr_data_in",[[29,4],[29,52]],[[29,39],[29,52]],["_pv8b47jqufe"],["port","logic"]],["instr_addr_in",[[30,4],[30,52]],[[30,39],[30,52]],["_pv8b47jqufe"],["port","logic"]],["instr_hops_in",[[31,4],[31,52]],[[31,39],[31,52]],["_pv8b47jqufe"],["port","logic"]],["instr_en_in",[[32,4],[32,27]],[[32,16],[32,27]],["_pv8b47jqufe"],["port","logic"]],["instr_data_out",[[33,4],[33,54]],[[33,40],[33,54]],["_pv8b47jqufe"],["port","logic"]],["instr_addr_out",[[34,4],[34,54]],[[34,40],[34,54]],["_pv8b47jqufe"],["port","logic"]],["instr_hops_out",[[35,4],[35,54]],[[35,40],[35,54]],["_pv8b47jqufe"],["port","logic"]],["instr_en_out",[[36,4],[36,29]],[[36,17],[36,29]],["_pv8b47jqufe"],["port","logic"]],["instr_en",[[39,2],[39,32]],[[39,24],[39,32]],["_pv8b47jqufe"],["variable","logic"]],["instr",[[40,2],[40,40]],[[40,35],[40,40]],["_pv8b47jqufe"],["variable","logic"]],["activate",[[41,2],[41,32]],[[41,24],[41,32]],["_pv8b47jqufe"],["variable","logic"]],["controller_call",[[43,2],[43,23]],[[43,8],[43,23]],["_pv8b47jqufe"],["variable","logic"]],["controller_ret",[[44,2],[44,22]],[[44,8],[44,22]],["_pv8b47jqufe"],["variable","logic"]],["controller_ret_remember",[[44,2],[44,47]],[[44,24],[44,47]],["_pv8b47jqufe"],["variable","controller_ret"]],["ret_in_remember",[[44,2],[44,64]],[[44,49],[44,64]],["_pv8b47jqufe"],["variable","controller_ret_remember"]],["controller_inst",[[64,4],[81,5]],[[64,19],[64,34]],["_pv8b47jqufe"],["instance","sequencer_impl"]],["resource_0_inst",[[84,4],[91,5]],[[84,15],[84,30]],["_pv8b47jqufe"],["instance","dummy_impl"]],["resource_1_inst",[[93,4],[106,5]],[[93,17],[93,32]],["_pv8b47jqufe"],["instance","vec_add_impl"]],["resource_2_inst",[[108,4],[115,5]],[[108,16],[108,31]],["_pv8b47jqufe"],["instance","dummy_impl2"]]],[["_pv8b47jqufe_pkg",["*"]]]]]],null,null,null,[["cell_impl",[[0,0],[1,0]],[[0,8],[0,17]],["source.systemverilog"],["macro"]],["cell_impl_pkg",[[1,0],[4,0]],[[1,8],[1,21]],["source.systemverilog"],["macro"]]]],["_pv8b47jqufe_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/output/rtl/dummy_impl.sv",[[[[[["_fsahpf8ao5p_pkg",[[4,0],[4,25]],[[4,8],[4,24]],[],["package"]],[7,0]],[[["RESOURCE_INSTR_WIDTH",[[5,4],[5,40]],[[5,14],[5,34]],["_fsahpf8ao5p_pkg"],["parameter"]]]]],[[["_fsahpf8ao5p",[[8,0],[16,2]],[[8,7],[8,19]],[],["module"]],[17,9]],[[["clk_0",[[11,4],[11,22]],[[11,17],[11,22]],["_fsahpf8ao5p"],["port","logic"]],["rst_n_0",[[12,4],[12,24]],[[12,17],[12,24]],["_fsahpf8ao5p"],["port","logic"]],["instr_en_0",[[13,4],[13,27]],[[13,17],[13,27]],["_fsahpf8ao5p"],["port","logic"]],["instr_0",[[14,4],[14,51]],[[14,44],[14,51]],["_fsahpf8ao5p"],["port","logic"]],["activate_0",[[15,4],[15,27]],[[15,17],[15,27]],["_fsahpf8ao5p"],["port","logic"]]],[["_fsahpf8ao5p_pkg",["*"]]]]]],null,null,null,[["dummy_impl",[[0,0],[1,0]],[[0,8],[0,18]],["source.systemverilog"],["macro"]],["dummy_impl_pkg",[[1,0],[4,0]],[[1,8],[1,22]],["source.systemverilog"],["macro"]]]],["_fsahpf8ao5p_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/output/rtl/dummy_impl2.sv",[[null,null,null,null,[["dummy_impl2",[[0,0],[1,0]],[[0,8],[0,19]],["source.systemverilog"],["macro"]],["dummy_impl2_pkg",[[1,0],[3,0]],[[1,8],[1,23]],["source.systemverilog"],["macro"]]]],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/output/rtl/fabric.sv",[[],null,0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/output/rtl/sequencer_impl.sv",[[[[[["_j91xtxoqyjk_pkg",[[4,0],[4,25]],[[4,8],[4,24]],[],["package"]],[75,0]],[[["INSTR_ADDR_WIDTH",[[5,4],[5,35]],[[5,14],[5,30]],["_j91xtxoqyjk_pkg"],["parameter"]],["INSTR_DATA_WIDTH",[[6,4],[6,36]],[[6,14],[6,30]],["_j91xtxoqyjk_pkg"],["parameter"]],["INSTR_HOPS_WIDTH",[[7,4],[7,35]],[[7,14],[7,30]],["_j91xtxoqyjk_pkg"],["parameter"]],["NUM_SLOTS",[[8,4],[8,29]],[[8,14],[8,23]],["_j91xtxoqyjk_pkg"],["parameter"]],["RESOURCE_INSTR_WIDTH",[[9,4],[9,40]],[[9,14],[9,34]],["_j91xtxoqyjk_pkg"],["parameter"]],["OPCODE_HALT",[[13,4],[13,30]],[[13,14],[13,25]],["_j91xtxoqyjk_pkg"],["parameter"]],["OPCODE_WAIT",[[14,4],[14,30]],[[14,14],[14,25]],["_j91xtxoqyjk_pkg"],["parameter"]],["OPCODE_ACTIVATE",[[15,4],[15,34]],[[15,14],[15,29]],["_j91xtxoqyjk_pkg"],["parameter"]],["activate_t",[[17,4],[21,17]],[[21,6],[21,16]],["_j91xtxoqyjk_pkg"],["typedef","#AnonymousStructUnion0"]],["wait_t",[[47,4],[50,13]],[[50,6],[50,12]],["_j91xtxoqyjk_pkg"],["typedef","#AnonymousStructUnion1"]]],[],[[[["#AnonymousStructUnion0",[[17,12],[21,5]],[[17,12],[17,18]],["_j91xtxoqyjk_pkg"],["struct"]],[21,4]],[[["ports",[[18,8],[18,26]],[[18,21],[18,26]],["_j91xtxoqyjk_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["mode",[[19,8],[19,25]],[[19,21],[19,25]],["_j91xtxoqyjk_pkg","#AnonymousStructUnion0"],["struct_union_member"]],["param",[[20,8],[20,26]],[[20,21],[20,26]],["_j91xtxoqyjk_pkg","#AnonymousStructUnion0"],["struct_union_member"]]]]],[[["unpack_activate",[[23,4],[23,47]],[[23,31],[23,46]],["_j91xtxoqyjk_pkg"],["function"]],[33,14]],[[["activate",[[26,8],[26,27]],[[26,19],[26,27]],["_j91xtxoqyjk_pkg","unpack_activate"],["variable","activate_t"]]]]],[[["pack_activate",[[35,4],[35,47]],[[35,33],[35,46]],["_j91xtxoqyjk_pkg"],["function"]],[45,14]],[[["instr",[[38,8],[38,26]],[[38,21],[38,26]],["_j91xtxoqyjk_pkg","pack_activate"],["variable","logic"]]]]],[[["#AnonymousStructUnion1",[[47,12],[50,5]],[[47,12],[47,18]],["_j91xtxoqyjk_pkg"],["struct"]],[50,4]],[[["mode",[[48,8],[48,18]],[[48,14],[48,18]],["_j91xtxoqyjk_pkg","#AnonymousStructUnion1"],["struct_union_member"]],["cycle",[[49,8],[49,26]],[[49,21],[49,26]],["_j91xtxoqyjk_pkg","#AnonymousStructUnion1"],["struct_union_member"]]]]],[[["unpack_wait",[[52,4],[52,39]],[[52,27],[52,38]],["_j91xtxoqyjk_pkg"],["function"]],[61,14]],[[["_wait",[[55,8],[55,20]],[[55,15],[55,20]],["_j91xtxoqyjk_pkg","unpack_wait"],["variable","wait_t"]]]]],[[["pack_wait",[[63,4],[63,43]],[[63,33],[63,42]],["_j91xtxoqyjk_pkg"],["function"]],[72,14]],[[["instr",[[66,8],[66,26]],[[66,21],[66,26]],["_j91xtxoqyjk_pkg","pack_wait"],["variable","logic"]]]]]]]],[[["_j91xtxoqyjk",[[76,0],[94,2]],[[76,7],[76,19]],[],["module"]],[232,0]],[[["clk",[[79,4],[79,20]],[[79,17],[79,20]],["_j91xtxoqyjk"],["port","logic"]],["rst_n",[[80,4],[80,22]],[[80,17],[80,22]],["_j91xtxoqyjk"],["port","logic"]],["call",[[81,4],[81,21]],[[81,17],[81,21]],["_j91xtxoqyjk"],["port","logic"]],["ret",[[82,4],[82,20]],[[82,17],[82,20]],["_j91xtxoqyjk"],["port","logic"]],["instr_en",[[83,4],[83,41]],[[83,33],[83,41]],["_j91xtxoqyjk"],["port","logic"]],["instr",[[84,4],[84,49]],[[84,44],[84,49]],["_j91xtxoqyjk"],["port","logic"]],["activate",[[85,4],[85,41]],[[85,33],[85,41]],["_j91xtxoqyjk"],["port","logic"]],["instr_data_in",[[86,4],[86,53]],[[86,40],[86,53]],["_j91xtxoqyjk"],["port","logic"]],["instr_addr_in",[[87,4],[87,53]],[[87,40],[87,53]],["_j91xtxoqyjk"],["port","logic"]],["instr_hops_in",[[88,4],[88,53]],[[88,40],[88,53]],["_j91xtxoqyjk"],["port","logic"]],["instr_en_in",[[89,4],[89,28]],[[89,17],[89,28]],["_j91xtxoqyjk"],["port","logic"]],["instr_data_out",[[90,4],[90,54]],[[90,40],[90,54]],["_j91xtxoqyjk"],["port","logic"]],["instr_addr_out",[[91,4],[91,54]],[[91,40],[91,54]],["_j91xtxoqyjk"],["port","logic"]],["instr_hops_out",[[92,4],[92,54]],[[92,40],[92,54]],["_j91xtxoqyjk"],["port","logic"]],["instr_en_out",[[93,4],[93,29]],[[93,17],[93,29]],["_j91xtxoqyjk"],["port","logic"]],["instr_reg",[[100,4],[100,26]],[[100,17],[100,26]],["_j91xtxoqyjk"],["variable","logic"]],["iram",[[101,4],[101,27]],[[101,23],[101,27]],["_j91xtxoqyjk"],["variable","logic"]],["opcode",[[102,4],[102,22]],[[102,16],[102,22]],["_j91xtxoqyjk"],["variable","logic"]],["instr_type",[[103,4],[103,20]],[[103,10],[103,20]],["_j91xtxoqyjk"],["variable","logic"]],["slot",[[104,4],[104,20]],[[104,16],[104,20]],["_j91xtxoqyjk"],["variable","logic"]],["payload",[[105,4],[105,24]],[[105,17],[105,24]],["_j91xtxoqyjk"],["variable","logic"]],["pc",[[106,4],[106,18]],[[106,16],[106,18]],["_j91xtxoqyjk"],["variable","logic"]],["pc_next",[[106,4],[106,27]],[[106,20],[106,27]],["_j91xtxoqyjk"],["variable","pc"]],["wait_counter",[[107,4],[107,29]],[[107,17],[107,29]],["_j91xtxoqyjk"],["variable","logic"]],["wait_counter_next",[[107,4],[107,48]],[[107,31],[107,48]],["_j91xtxoqyjk"],["variable","wait_counter"]],["RESET",[[109,31],[109,36]],[[109,31],[109,36]],["_j91xtxoqyjk"],["enum_member","#AnonymousEnum2"]],["IDLE",[[109,38],[109,42]],[[109,38],[109,42]],["_j91xtxoqyjk"],["enum_member","#AnonymousEnum2"]],["DECODE",[[109,44],[109,50]],[[109,44],[109,50]],["_j91xtxoqyjk"],["enum_member","#AnonymousEnum2"]],["WAIT",[[109,52],[109,56]],[[109,52],[109,56]],["_j91xtxoqyjk"],["enum_member","#AnonymousEnum2"]],["state_t",[[109,4],[109,66]],[[109,58],[109,65]],["_j91xtxoqyjk"],["typedef","#AnonymousEnum2"]],["state",[[110,4],[110,17]],[[110,12],[110,17]],["_j91xtxoqyjk"],["variable","state_t"]],["next_state",[[110,4],[110,29]],[[110,19],[110,29]],["_j91xtxoqyjk"],["variable","state"]]],[["_j91xtxoqyjk_pkg",["*"]]]]]],null,null,null,[["sequencer_impl",[[0,0],[1,0]],[[0,8],[0,22]],["source.systemverilog"],["macro"]],["sequencer_impl_pkg",[[1,0],[4,0]],[[1,8],[1,26]],["source.systemverilog"],["macro"]]]],["_j91xtxoqyjk_pkg"],0]],["/home/herenvarno/Projects/github.com/vesyla-suite-4/module/vs-component/output/rtl/vec_add_impl.sv",[[[[[["_9tjr2rhr8kq_pkg",[[4,0],[4,25]],[[4,8],[4,24]],[],["package"]],[36,0]],[[["IO_ADDR_WIDTH",[[5,4],[5,33]],[[5,14],[5,27]],["_9tjr2rhr8kq_pkg"],["parameter"]],["IO_DATA_WIDTH",[[6,4],[6,34]],[[6,14],[6,27]],["_9tjr2rhr8kq_pkg"],["parameter"]],["RESOURCE_INSTR_WIDTH",[[7,4],[7,40]],[[7,14],[7,34]],["_9tjr2rhr8kq_pkg"],["parameter"]],["add_t",[[9,4],[12,12]],[[12,6],[12,11]],["_9tjr2rhr8kq_pkg"],["typedef","#AnonymousStructUnion2"]]],[],[[[["#AnonymousStructUnion2",[[9,12],[12,5]],[[9,12],[9,18]],["_9tjr2rhr8kq_pkg"],["struct"]],[12,4]],[[["mode",[[10,8],[10,18]],[[10,14],[10,18]],["_9tjr2rhr8kq_pkg","#AnonymousStructUnion2"],["struct_union_member"]],["n",[[11,8],[11,22]],[[11,21],[11,22]],["_9tjr2rhr8kq_pkg","#AnonymousStructUnion2"],["struct_union_member"]]]]],[[["unpack_add",[[14,4],[14,37]],[[14,26],[14,36]],["_9tjr2rhr8kq_pkg"],["function"]],[23,14]],[[["add",[[17,8],[17,17]],[[17,14],[17,17]],["_9tjr2rhr8kq_pkg","unpack_add"],["variable","add_t"]]]]],[[["pack_add",[[25,4],[25,42]],[[25,33],[25,41]],["_9tjr2rhr8kq_pkg"],["function"]],[34,14]],[[["instr",[[28,8],[28,26]],[[28,21],[28,26]],["_9tjr2rhr8kq_pkg","pack_add"],["variable","logic"]]]]]]]],[[["_9tjr2rhr8kq",[[37,0],[51,2]],[[37,7],[37,19]],[],["module"]],[137,0]],[[["clk_0",[[40,4],[40,22]],[[40,17],[40,22]],["_9tjr2rhr8kq"],["port","logic"]],["rst_n_0",[[41,4],[41,24]],[[41,17],[41,24]],["_9tjr2rhr8kq"],["port","logic"]],["instr_en_0",[[42,4],[42,27]],[[42,17],[42,27]],["_9tjr2rhr8kq"],["port","logic"]],["instr_0",[[43,4],[43,51]],[[43,44],[43,51]],["_9tjr2rhr8kq"],["port","logic"]],["activate_0",[[44,4],[44,27]],[[44,17],[44,27]],["_9tjr2rhr8kq"],["port","logic"]],["io_en_in",[[45,4],[45,25]],[[45,17],[45,25]],["_9tjr2rhr8kq"],["port","logic"]],["io_addr_in",[[46,4],[46,47]],[[46,37],[46,47]],["_9tjr2rhr8kq"],["port","logic"]],["io_data_in",[[47,4],[47,47]],[[47,37],[47,47]],["_9tjr2rhr8kq"],["port","logic"]],["io_en_out",[[48,4],[48,26]],[[48,17],[48,26]],["_9tjr2rhr8kq"],["port","logic"]],["io_addr_out",[[49,4],[49,48]],[[49,37],[49,48]],["_9tjr2rhr8kq"],["port","logic"]],["io_data_out",[[50,4],[50,48]],[[50,37],[50,48]],["_9tjr2rhr8kq"],["port","logic"]],["clk",[[53,4],[53,13]],[[53,10],[53,13]],["_9tjr2rhr8kq"],["variable","logic"]],["rst_n",[[53,4],[53,20]],[[53,15],[53,20]],["_9tjr2rhr8kq"],["variable","clk"]],["instr_en",[[53,4],[53,30]],[[53,22],[53,30]],["_9tjr2rhr8kq"],["variable","rst_n"]],["activate",[[53,4],[53,40]],[[53,32],[53,40]],["_9tjr2rhr8kq"],["variable","instr_en"]],["instr",[[54,4],[54,42]],[[54,37],[54,42]],["_9tjr2rhr8kq"],["variable","logic"]],["RESET",[[63,31],[63,36]],[[63,31],[63,36]],["_9tjr2rhr8kq"],["enum_member","#AnonymousEnum3"]],["IDLE",[[63,38],[63,42]],[[63,38],[63,42]],["_9tjr2rhr8kq"],["enum_member","#AnonymousEnum3"]],["COMPUTE_0",[[63,44],[63,53]],[[63,44],[63,53]],["_9tjr2rhr8kq"],["enum_member","#AnonymousEnum3"]],["COMPUTE_1",[[63,55],[63,64]],[[63,55],[63,64]],["_9tjr2rhr8kq"],["enum_member","#AnonymousEnum3"]],["state_t",[[63,4],[63,74]],[[63,66],[63,73]],["_9tjr2rhr8kq"],["typedef","#AnonymousEnum3"]],["state",[[64,4],[64,17]],[[64,12],[64,17]],["_9tjr2rhr8kq"],["variable","state_t"]],["next_state",[[64,4],[64,29]],[[64,19],[64,29]],["_9tjr2rhr8kq"],["variable","state"]],["instr_reg",[[65,4],[65,46]],[[65,37],[65,46]],["_9tjr2rhr8kq"],["variable","logic"]],["instr_reg_next",[[65,4],[65,62]],[[65,48],[65,62]],["_9tjr2rhr8kq"],["variable","instr_reg"]],["opcode",[[66,4],[66,22]],[[66,16],[66,22]],["_9tjr2rhr8kq"],["variable","logic"]],["payload",[[67,4],[67,24]],[[67,17],[67,24]],["_9tjr2rhr8kq"],["variable","logic"]]],[["_9tjr2rhr8kq_pkg",["*"]]]]]],null,null,null,[["vec_add_impl",[[0,0],[1,0]],[[0,8],[0,20]],["source.systemverilog"],["macro"]],["vec_add_impl_pkg",[[1,0],[4,0]],[[1,8],[1,24]],["source.systemverilog"],["macro"]]]],["_9tjr2rhr8kq_pkg"],0]]]}