From f328694dd601abac71eb5b7b0df33413f9332434 Mon Sep 17 00:00:00 2001
From: Phil Edworthy <phil.edworthy@renesas.com>
Date: Mon, 28 Feb 2011 11:35:54 +0000
Subject: [PATCH 4/4] ARM: mach-shmobile: Add clock for sh7372 BEUs

---
 arch/arm/mach-shmobile/clock-sh7372.c |    8 +++++++-
 1 files changed, 7 insertions(+), 1 deletions(-)

diff --git a/arch/arm/mach-shmobile/clock-sh7372.c b/arch/arm/mach-shmobile/clock-sh7372.c
index e9731b5..bae53f9 100644
--- a/arch/arm/mach-shmobile/clock-sh7372.c
+++ b/arch/arm/mach-shmobile/clock-sh7372.c
@@ -505,7 +505,7 @@ enum { MSTP001,
        MSTP131, MSTP130,
        MSTP129, MSTP128, MSTP127, MSTP126, MSTP125,
        MSTP118, MSTP117, MSTP116,
-       MSTP106, MSTP101, MSTP100,
+       MSTP106, MSTP104, MSTP103, MSTP102, MSTP101, MSTP100,
        MSTP223,
        MSTP207, MSTP206, MSTP204, MSTP203, MSTP202, MSTP201, MSTP200,
        MSTP329, MSTP328, MSTP323, MSTP322, MSTP314, MSTP313, MSTP312,
@@ -528,6 +528,9 @@ static struct clk mstp_clks[MSTP_NR] = {
 	[MSTP117] = MSTP(&div4_clks[DIV4_B], SMSTPCR1, 17, 0), /* LCDC1 */
 	[MSTP116] = MSTP(&div6_clks[DIV6_SUB], SMSTPCR1, 16, 0), /* IIC0 */
 	[MSTP106] = MSTP(&div4_clks[DIV4_B], SMSTPCR1, 6, 0), /* JPU */
+	[MSTP104] = MSTP(&div4_clks[DIV4_B], SMSTPCR1, 4, 0), /* BEU2 */
+	[MSTP103] = MSTP(&div4_clks[DIV4_B], SMSTPCR1, 3, 0), /* BEU1 */
+	[MSTP102] = MSTP(&div4_clks[DIV4_B], SMSTPCR1, 2, 0), /* BEU0 */
 	[MSTP101] = MSTP(&div4_clks[DIV4_M1], SMSTPCR1, 1, 0), /* VPU */
 	[MSTP100] = MSTP(&div4_clks[DIV4_B], SMSTPCR1, 0, 0), /* LCDC0 */
 	[MSTP223] = MSTP(&div6_clks[DIV6_SPU], SMSTPCR2, 23, 0), /* SPU2 */
@@ -618,6 +621,9 @@ static struct clk_lookup lookups[] = {
 	CLKDEV_DEV_ID("sh_mobile_lcdc_fb.1", &mstp_clks[MSTP117]), /* LCDC1 */
 	CLKDEV_DEV_ID("i2c-sh_mobile.0", &mstp_clks[MSTP116]), /* IIC0 */
 	CLKDEV_DEV_ID("uio_pdrv_genirq.5", &mstp_clks[MSTP106]), /* JPU */
+	CLKDEV_DEV_ID("uio_pdrv_genirq.10", &mstp_clks[MSTP104]), /* BEU2 */
+	CLKDEV_DEV_ID("uio_pdrv_genirq.9", &mstp_clks[MSTP103]), /* BEU1 */
+	CLKDEV_DEV_ID("uio_pdrv_genirq.8", &mstp_clks[MSTP102]), /* BEU0 */
 	CLKDEV_DEV_ID("uio_pdrv_genirq.0", &mstp_clks[MSTP101]), /* VPU */
 	CLKDEV_DEV_ID("sh_mobile_lcdc_fb.0", &mstp_clks[MSTP100]), /* LCDC0 */
 	CLKDEV_DEV_ID("uio_pdrv_genirq.6", &mstp_clks[MSTP223]), /* SPU2DSP0 */
-- 
1.7.1

