#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sun Dec 13 13:54:32 2020
# Process ID: 2088
# Log file: C:/.Xilinx/testVHDL/planAhead_run_3/planAhead.log
# Journal file: C:/.Xilinx/testVHDL/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/.Xilinx/testVHDL/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {MN[0]}]]
startgroup
set_property package_pin P87 [get_ports {MN[5]}]
endgroup
startgroup
set_property package_pin P88 [get_ports {MN[4]}]
endgroup
startgroup
set_property package_pin P92 [get_ports {MN[3]}]
endgroup
startgroup
set_property package_pin P93 [get_ports {MN[2]}]
endgroup
startgroup
set_property package_pin P94 [get_ports {MN[1]}]
endgroup
startgroup
set_property package_pin P95 [get_ports {MN[0]}]
endgroup
save_constraints
