#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 20 16:48:47 2025
# Process ID: 2370679
# Current directory: /home/hp/viv_prjs/sorting_younas/sorting_algorithm
# Command line: vivado
# Log file: /home/hp/viv_prjs/sorting_younas/sorting_algorithm/vivado.log
# Journal file: /home/hp/viv_prjs/sorting_younas/sorting_algorithm/vivado.jou
#-----------------------------------------------------------
start_gui
create_project sorting_pr /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
add_files -norecurse {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv}
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xsim.dir/sorting_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 20 16:50:33 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sorting_top_tb_behav -key {Behavioral:sim_1:Functional:sorting_top_tb} -tclbatch {sorting_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source sorting_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sorting_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6233.223 ; gain = 73.633 ; free physical = 216 ; free virtual = 29565
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6366.305 ; gain = 0.000 ; free physical = 831 ; free virtual = 29598
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
ERROR: [VRFC 10-1280] procedural assignment to a non-register dout is not permitted, left-hand side should be reg/integer/time/genvar [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv:22]
ERROR: [VRFC 10-2787] module RAM ignored due to previous errors [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
ERROR: [VRFC 10-1280] procedural assignment to a non-register dout is not permitted, left-hand side should be reg/integer/time/genvar [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv:22]
ERROR: [VRFC 10-2787] module RAM ignored due to previous errors [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 ns
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" Line 1. Module sorting_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" Line 1. Module datapath doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" Line 1. Module counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" Line 1. Module RAM(addr_width=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" Line 1. Module regn(N=8) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" Line 1. Module controller doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6718.480 ; gain = 0.000 ; free physical = 315 ; free virtual = 29163
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6755.480 ; gain = 4.984 ; free physical = 593 ; free virtual = 29390
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port q [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:39]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 4 for port addr [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:58]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = X
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = x
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = x
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
ERROR: [VRFC 10-2068] ansi port start cannot be redeclared in the header [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:22]
ERROR: [VRFC 10-2787] module datapath ignored due to previous errors [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = x
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = x
RAM[1] = x
RAM[2] = x
RAM[3] = x
RAM[4] = x
RAM[5] = x
RAM[6] = x
RAM[7] = x
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'sorting_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj sorting_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/regn.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regn
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/sorting_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sorting_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto a63f2c10d0fb4459b8a24459d2516063 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sorting_top_tb_behav xil_defaultlib.sorting_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port d [/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_v1_0/datapth.sv:43]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_pr.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.RAM(addr_width=4)
Compiling module xil_defaultlib.regn(N=8)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.sorting_top
Compiling module xil_defaultlib.sorting_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sorting_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
RAM contents before sorting:
RAM contents:
RAM[0] = 67
RAM[1] = 45
RAM[2] = 12
RAM[3] = 78
RAM[4] = 34
RAM[5] = 56
RAM[6] = 89
RAM[7] = 23
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
save_wave_config {/home/hp/viv_prjs/sorting_younas/sorting_algorithm/sorting_pr/sorting_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 18:28:49 2025...
