#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan 28 21:35:51 2024
# Process ID: 246034
# Current directory: /home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1
# Command line: vivado -log design_1_dpuczdx8g_0_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_dpuczdx8g_0_2.tcl
# Log file: /home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/design_1_dpuczdx8g_0_2.vds
# Journal file: /home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/vivado.jou
# Running On: DESKTOP-LCJND1O, OS: Linux, CPU Frequency: 3393.623 MHz, CPU Physical cores: 12, Host memory: 8291 MB
#-----------------------------------------------------------
source design_1_dpuczdx8g_0_2.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1310.816 ; gain = 0.023 ; free physical = 4881 ; free virtual = 7877
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rrr/XP/DPUCZDX8G_ip_repo_VAI_v3.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_dpuczdx8g_0_2
Command: synth_design -top design_1_dpuczdx8g_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 246071
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11014] non-net output port 'wrt_done' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:811]
WARNING: [Synth 8-11014] non-net output port 'buf_wr_done' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:812]
WARNING: [Synth 8-11014] non-net output port 'cfg_img_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:815]
WARNING: [Synth 8-11014] non-net output port 'cfg_weights_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:817]
WARNING: [Synth 8-11014] non-net output port 'cfg_bias_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:819]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_wr_en' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:821]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_addr' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:823]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_bank_id' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:824]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_offset' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:825]
WARNING: [Synth 8-11014] non-net output port 'cfg_buf_wr_bytes_num' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:826]
WARNING: [Synth 8-11014] non-net output port 'cfg_in_chs' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:830]
WARNING: [Synth 8-11014] non-net output port 'cfg_static_jump_rd' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:831]
WARNING: [Synth 8-11014] non-net output port 'cfg_jump_wr' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:832]
WARNING: [Synth 8-11014] non-net output port 'cfg_length' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:833]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_idx' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:834]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_end' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:835]
WARNING: [Synth 8-11014] non-net output port 'cfg_pad_start' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:836]
WARNING: [Synth 8-11014] non-net output port 'cfg_avg_mode' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:837]
WARNING: [Synth 8-11014] non-net output port 'wrt_cfg_en' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:3731]
WARNING: [Synth 8-11014] non-net output port 'load_wr_err' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:3750]
WARNING: [Synth 8-11014] non-net output port 'mean_val_rdy' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5551]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val0' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5553]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val1' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5554]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val2' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5555]
WARNING: [Synth 8-11014] non-net output port 'cfg_mean_val3' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:5556]
INFO: [Synth 8-11241] undeclared symbol 'hub_issue_done', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:20870]
INFO: [Synth 8-11241] undeclared symbol 'm_axi_hp0_last', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:21157]
INFO: [Synth 8-11241] undeclared symbol 'recv_donehp0_o', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:21723]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22141]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22149]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22150]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22155]
WARNING: [Synth 8-11014] non-net output port 'instr_start' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22158]
WARNING: [Synth 8-11014] non-net output port 'instr_end' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22159]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22162]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22163]
WARNING: [Synth 8-11014] non-net output port 'dpd_wait_pass' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22164]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22166]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_0' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22392]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_1' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22398]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_2' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22404]
WARNING: [Synth 8-11014] non-net output port 'dpd_pass_3' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22410]
WARNING: [Synth 8-11014] non-net output port 'm_axis_linstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22564]
WARNING: [Synth 8-11014] non-net output port 'm_axis_linstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22565]
WARNING: [Synth 8-11014] non-net output port 'm_axis_sinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22569]
WARNING: [Synth 8-11014] non-net output port 'm_axis_sinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22570]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22574]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22575]
WARNING: [Synth 8-11014] non-net output port 'm_axis_pinstr_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22579]
WARNING: [Synth 8-11014] non-net output port 'm_axis_pinstr_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22580]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_araddr' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22794]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_arvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22802]
WARNING: [Synth 8-11014] non-net output port 'fetch_done' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22814]
INFO: [Synth 8-11241] undeclared symbol 'sync_ir', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23468]
WARNING: [Synth 8-11014] non-net output port 'exec_done' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22996]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22999]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23007]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23008]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23013]
WARNING: [Synth 8-11014] non-net output port 'instr_start' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23016]
WARNING: [Synth 8-11014] non-net output port 'instr_start_plus' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23017]
WARNING: [Synth 8-11014] non-net output port 'instr_end' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23018]
WARNING: [Synth 8-11014] non-net output port 'instr_end_plus' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23019]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23021]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23022]
WARNING: [Synth 8-11014] non-net output port 'dpd_wait_pass' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23023]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23025]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23521]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_awvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23762]
WARNING: [Synth 8-11014] non-net output port 'm_axi_gp_wvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23768]
WARNING: [Synth 8-11014] non-net output port 'reg_prof_value' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:23777]
WARNING: [Synth 8-11014] non-net output port 'exec_done' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:24999]
WARNING: [Synth 8-11014] non-net output port 'thd_is_suspended' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25002]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25010]
WARNING: [Synth 8-11014] non-net output port 'm_axis_cmd_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25011]
WARNING: [Synth 8-11014] non-net output port 's_axis_sts_tready' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25016]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdon_code' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25023]
WARNING: [Synth 8-11014] non-net output port 'dpd_dpdby_code' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25024]
WARNING: [Synth 8-11014] non-net output port 'dpd_update' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25027]
WARNING: [Synth 8-11014] non-net output port 'thdl_is_granted' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25274]
WARNING: [Synth 8-11014] non-net output port 'thdl_suspend_req' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25275]
WARNING: [Synth 8-11014] non-net output port 'm_axis_tvalid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25421]
WARNING: [Synth 8-11014] non-net output port 'counter' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25424]
WARNING: [Synth 8-11014] non-net output port 'prog_full' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:25539]
INFO: [Synth 8-11241] undeclared symbol 'ins_opcode_o', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27563]
INFO: [Synth 8-11241] undeclared symbol 'prof_trig_iend', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31434]
INFO: [Synth 8-11241] undeclared symbol 'start', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31436]
INFO: [Synth 8-11241] undeclared symbol 'pea_tlast_pxl_of_win', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31594]
INFO: [Synth 8-11241] undeclared symbol 'pea_tvalid', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31606]
INFO: [Synth 8-11241] undeclared symbol 'img_dwc_tready', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31689]
INFO: [Synth 8-11241] undeclared symbol 'res_tready', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:31730]
WARNING: [Synth 8-11014] non-net output port 'fifo_rdy' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32743]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32749]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32750]
WARNING: [Synth 8-11065] parameter 'SEND' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32751]
WARNING: [Synth 8-11065] parameter 'DELY' becomes localparam in 'save_cmd_pipe_fifo' with formal parameter declaration list [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:32752]
WARNING: [Synth 8-6901] identifier 'FLT_PT_IMP_LOGIC' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3229]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3697]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3698]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3701]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3702]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3715]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3718]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3719]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3719]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3720]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3720]
WARNING: [Synth 8-6901] identifier 'WIDTH' is used before its declaration [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:3722]
INFO: [Synth 8-11241] undeclared symbol 'op_state', assumed default net type 'wire' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_sfm.sv:7712]
WARNING: [Synth 8-11014] non-net output port 'prdata' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3679]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_x_len' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3682]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_y_len' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3683]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_valid' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3684]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_done_clr' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3688]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_scale' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3689]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_cmd_offset' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3690]
WARNING: [Synth 8-11014] non-net output port 'reg_sm_rstn' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3691]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_7' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3694]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_6' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3695]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_5' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3696]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_4' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3697]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_3' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3698]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_2' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3699]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_1' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3700]
WARNING: [Synth 8-11014] non-net output port 'reg_pmu_reset_0' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3701]
WARNING: [Synth 8-11014] non-net output port 'reg_thd0_hp_awcount_max' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3703]
WARNING: [Synth 8-11014] non-net output port 'reg_thd0_hp_arcount_max' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3704]
WARNING: [Synth 8-11014] non-net output port 'reg_thd0_hp_awlen' cannot be initialized at declaration in SystemVerilog mode [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_top.sv:3705]
INFO: [Common 17-14] Message 'Synth 8-11014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1975.242 ; gain = 370.801 ; free physical = 3901 ; free virtual = 6935
Synthesis current peak Physical Memory [PSS] (MB): peak = 1447.933; parent = 1234.192; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2947.395; parent = 1994.086; children = 953.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_dpuczdx8g_0_2' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/synth/design_1_dpuczdx8g_0_2.sv:53]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37448]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37448]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37448]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37448]
INFO: [Synth 8-6157] synthesizing module 'SRL16E__parameterized0' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E__parameterized0' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6157] synthesizing module 'DSP48E1__parameterized1' [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37448]
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1__parameterized1' (0#1) [/tools/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:37448]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dpuczdx8g_0_2' (0#1) [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/synth/design_1_dpuczdx8g_0_2.sv:53]
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_value[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_prof_num[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[28] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[27] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[26] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[25] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[24] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[23] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[22] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[21] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[20] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[19] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[18] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[17] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[16] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[15] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[14] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[13] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[12] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[11] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[10] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[9] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[8] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[7] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[6] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[5] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[4] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[3] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[2] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[1] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_pend_cnt[0] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[31] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[30] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[29] in module regs4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reg_thd1_cend_cnt[28] in module regs4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2308.195 ; gain = 703.754 ; free physical = 3760 ; free virtual = 6803
Synthesis current peak Physical Memory [PSS] (MB): peak = 1615.774; parent = 1402.077; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3261.504; parent = 2308.195; children = 953.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2323.039 ; gain = 718.598 ; free physical = 3759 ; free virtual = 6802
Synthesis current peak Physical Memory [PSS] (MB): peak = 1615.774; parent = 1402.077; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3276.348; parent = 2323.039; children = 953.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2323.039 ; gain = 718.598 ; free physical = 3759 ; free virtual = 6802
Synthesis current peak Physical Memory [PSS] (MB): peak = 1615.774; parent = 1402.077; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3276.348; parent = 2323.039; children = 953.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2328.977 ; gain = 0.000 ; free physical = 3659 ; free virtual = 6703
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/dont_touch.xdc]
Parsing XDC File [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc] for cell 'inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports dpu_2x_clk]'. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc:21]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc:21]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports m_axi_dpu_aclk]'. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc:22]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc:22]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc:30]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc:30]
Finished Parsing XDC File [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc] for cell 'inst'
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_dpuczdx8g_0_2_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ip/design_1_dpuczdx8g_0_2/design_1_dpuczdx8g_0_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_dpuczdx8g_0_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_dpuczdx8g_0_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2547.695 ; gain = 0.000 ; free physical = 3404 ; free virtual = 6463
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2551.664 ; gain = 3.969 ; free physical = 3402 ; free virtual = 6461
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 3789 ; free virtual = 6848
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.154; parent = 1584.629; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.957; parent = 2519.648; children = 953.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 3789 ; free virtual = 6848
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.154; parent = 1584.629; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.957; parent = 2519.648; children = 953.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 3789 ; free virtual = 6848
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.154; parent = 1584.629; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.957; parent = 2519.648; children = 953.309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'fetch'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'distribute'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'cctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'pctrl'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[0].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_machine[1].cs_reg' in module 'ddr_reader'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[0].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'gen_dm_port_st_machines[1].curr_st_reg' in module 'cfg_buf_writer_bridge'
INFO: [Synth 8-802] inferred FSM for state register 'state_machines[0].cs_reg' in module 'cm_buf_wctrl_augm'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_fetch_param'
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'save_cmd_pipe_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'conv_ins_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'ins_sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'sts_reg' in module 'alu_ele_parser'
INFO: [Synth 8-802] inferred FSM for state register 'cs_r_reg' in module 'alu_mac_parser'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_WORK |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'fetch'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_PRE |                               01 |                               01
                 S_FETCH |                               10 |                               10
                  S_SEND |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'distribute'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0001 |                              000
                 S_FETCH |                             0010 |                              001
                   S_DPD |                             0100 |                              010
                  S_SEND |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'cctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                            00001 |                              000
                 S_FETCH |                            00010 |                              001
                   S_DPD |                            00100 |                              010
                  S_SEND |                            01000 |                              011
                  S_EXEC |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'one-hot' in module 'pctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[1].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                              000 |                              000
                   S_CFG |                              001 |                              001
                 S_PARSE |                              010 |                              010
                  S_SEND |                              011 |                              011
                  S_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_machine[0].cs_reg' using encoding 'sequential' in module 'ddr_reader'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[1].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                               00 |                               00
          ST_MODE0_TRANS |                               01 |                               01
          ST_MODE1_TRANS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_dm_port_st_machines[0].curr_st_reg' using encoding 'sequential' in module 'cfg_buf_writer_bridge'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                                0 |                             0000
               ST_TRANS0 |                                1 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_machines[0].cs_reg' using encoding 'sequential' in module 'cm_buf_wctrl_augm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                   S_CFG |                               01 |                               01
                  S_RECV |                               10 |                               10
                  S_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_fetch_param'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    SEND |                               01 |                               10
                    DELY |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'save_cmd_pipe_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STS_IDLE |                              000 |                              000
                STS_CONF |                              001 |                              001
                STS_WAIT |                              010 |                              010
                STS_SYNC |                              011 |                              011
                STS_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'sequential' in module 'conv_ins_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STAT_INIT0 |                          0000001 |                              000
              STAT_INIT1 |                          0000010 |                              001
              STAT_INIT2 |                          0000100 |                              010
              STAT_INIT3 |                          0001000 |                              011
              STAT_INIT4 |                          0010000 |                              100
             STAT_ASSIGN |                          0100000 |                              110
              STAT_DELAY |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sts_reg' using encoding 'one-hot' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          STS_WAIT_INSTR |                               00 |                               00
      STS_WAIT_ELEW_DONE |                               01 |                               10
  STS_WAIT_ELEW_DONE_ACK |                               10 |                               11
  STS_WAIT_INIT_DONE_ACK |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ins_sts_reg' using encoding 'sequential' in module 'alu_ele_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               STAT_IDLE |                           000001 |                              000
               STAT_CONF |                           000010 |                              001
              STAT_DELAY |                           000100 |                              010
             STAT_DELAY1 |                           001000 |                              011
               STAT_WORK |                           010000 |                              100
               STAT_DONE |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_r_reg' using encoding 'one-hot' in module 'alu_mac_parser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                  RD_CMD |                         10000000 |                              001
                RD_DELAY |                         01000000 |                              111
                 RD_DATA |                         00100000 |                              010
                  WR_CMD |                         00010000 |                              011
                 WR_DATA |                         00001000 |                              100
                 WR_RESP |                         00000010 |                              110
                  iSTATE |                         00000100 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi2apb_1toN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:58 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 3728 ; free virtual = 6795
Synthesis current peak Physical Memory [PSS] (MB): peak = 1798.154; parent = 1584.629; children = 213.740
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.957; parent = 2519.648; children = 953.309
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[2].u_dly_bgbk'
INFO: [Synth 8-223] decloning instance 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk' (delay__parameterized0) to 'inst/GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[3].u_dly_bgbk'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 5     
	   3 Input   33 Bit       Adders := 8     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   29 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 32    
	   3 Input   24 Bit       Adders := 2     
	   2 Input   23 Bit       Adders := 4     
	   3 Input   23 Bit       Adders := 2     
	   3 Input   22 Bit       Adders := 4     
	   3 Input   19 Bit       Adders := 64    
	   3 Input   18 Bit       Adders := 64    
	   2 Input   17 Bit       Adders := 5     
	   4 Input   16 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 18    
	   2 Input   15 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 10    
	   2 Input   13 Bit       Adders := 14    
	   3 Input   13 Bit       Adders := 12    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 130   
	   3 Input   11 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 10    
	   2 Input    9 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 36    
	   2 Input    7 Bit       Adders := 28    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 44    
	   5 Input    6 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 53    
	   4 Input    5 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 28    
	   5 Input    4 Bit       Adders := 2     
	   4 Input    4 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 59    
	   2 Input    3 Bit       Adders := 31    
	   3 Input    3 Bit       Adders := 4     
	   4 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 37    
+---XORs : 
	   2 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 9     
	   2 Input      6 Bit         XORs := 13    
	   2 Input      5 Bit         XORs := 3     
	   2 Input      4 Bit         XORs := 4     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              320 Bit    Registers := 3     
	              256 Bit    Registers := 3     
	              192 Bit    Registers := 4     
	              160 Bit    Registers := 8     
	              137 Bit    Registers := 2     
	              107 Bit    Registers := 2     
	               89 Bit    Registers := 1     
	               80 Bit    Registers := 1     
	               79 Bit    Registers := 6     
	               78 Bit    Registers := 2     
	               77 Bit    Registers := 1     
	               76 Bit    Registers := 1     
	               75 Bit    Registers := 2     
	               72 Bit    Registers := 2     
	               70 Bit    Registers := 1     
	               65 Bit    Registers := 4     
	               64 Bit    Registers := 122   
	               58 Bit    Registers := 1     
	               57 Bit    Registers := 2     
	               56 Bit    Registers := 1     
	               54 Bit    Registers := 18    
	               53 Bit    Registers := 1     
	               45 Bit    Registers := 4     
	               44 Bit    Registers := 19    
	               40 Bit    Registers := 7     
	               36 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               33 Bit    Registers := 40    
	               32 Bit    Registers := 359   
	               29 Bit    Registers := 50    
	               28 Bit    Registers := 76    
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 8     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               22 Bit    Registers := 11    
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 108   
	               18 Bit    Registers := 64    
	               17 Bit    Registers := 10    
	               16 Bit    Registers := 37    
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 6     
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 273   
	               10 Bit    Registers := 146   
	                9 Bit    Registers := 14    
	                8 Bit    Registers := 564   
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 60    
	                5 Bit    Registers := 114   
	                4 Bit    Registers := 177   
	                3 Bit    Registers := 119   
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 2837  
+---RAMs : 
	             128K Bit	(2048 X 64 bit)          RAMs := 18    
	               64 Bit	(16 X 4 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  320 Bit        Muxes := 3     
	   2 Input  192 Bit        Muxes := 2     
	   2 Input   65 Bit        Muxes := 4     
	   2 Input   64 Bit        Muxes := 54    
	   4 Input   64 Bit        Muxes := 22    
	   9 Input   64 Bit        Muxes := 2     
	   4 Input   54 Bit        Muxes := 8     
	   2 Input   54 Bit        Muxes := 10    
	   2 Input   45 Bit        Muxes := 4     
	   2 Input   44 Bit        Muxes := 23    
	   2 Input   40 Bit        Muxes := 3     
	   3 Input   40 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 64    
	   2 Input   32 Bit        Muxes := 25    
	   9 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 32    
	   2 Input   29 Bit        Muxes := 12    
	   4 Input   29 Bit        Muxes := 8     
	   2 Input   28 Bit        Muxes := 32    
	   2 Input   25 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 2     
	   4 Input   23 Bit        Muxes := 2     
	   4 Input   22 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 34    
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 12    
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 3     
	   4 Input   13 Bit        Muxes := 24    
	   2 Input   12 Bit        Muxes := 5     
	   2 Input   11 Bit        Muxes := 109   
	   3 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 52    
	   5 Input   11 Bit        Muxes := 5     
	   9 Input   11 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 93    
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 247   
	   4 Input    8 Bit        Muxes := 16    
	   6 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   5 Input    7 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 21    
	   3 Input    6 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 57    
	   3 Input    5 Bit        Muxes := 8     
	   4 Input    5 Bit        Muxes := 3     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 164   
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 13    
	   5 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 16    
	   2 Input    3 Bit        Muxes := 108   
	   5 Input    3 Bit        Muxes := 22    
	  14 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 66    
	   2 Input    2 Bit        Muxes := 191   
	   4 Input    2 Bit        Muxes := 28    
	   5 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 1129  
	   3 Input    1 Bit        Muxes := 202   
	   5 Input    1 Bit        Muxes := 4     
	  10 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 67    
	   7 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP u_save_fetch_param/mul_c_reg, operation Mode is: (A2*B2)'.
DSP Report: register u_save_fetch_param/mul_a_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_b_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: register u_save_fetch_param/mul_c_reg is absorbed into DSP u_save_fetch_param/mul_c_reg.
DSP Report: operator u_save_fetch_param/mul_c0 is absorbed into DSP u_save_fetch_param/mul_c_reg.
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmph" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pad_mask_tmpl" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[4]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[5]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[2]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[3]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[0]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[1]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[10]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[11]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[8]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[9]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[6]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[16]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[17]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[22]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[14]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[15]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[15]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[12]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[12]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[13]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[22]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[23]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[20]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[21]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[21]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[18]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[18]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[19]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[28]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[29]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[26]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[27]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[27]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[24]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[24]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[25]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[25]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[30]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[34]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[35]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[32]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[32]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[33]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[33]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[30]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[31]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[40]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[38]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[39]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[39]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[36]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[36]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[37]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[46]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[47]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[44]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[45]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[45]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[42]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[42]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[43]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[52]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[53]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[53]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[50]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[50]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[51]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[51]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[48]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[48]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[49]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[49]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[54]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[58]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[59]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[59]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[56]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[56]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[57]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[54]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[55]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[62]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[63]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[63]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[60]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[60]' (FD) to 'cm_buf_wctrl_augm/state_machines[1].padding_mask_reg[61]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[2]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[1]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[1]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[0]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[0]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[5]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[5]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[4]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[4]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre3_reg[3]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre0_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre0_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre1_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre1_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre2_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_start_mask_pre2_reg[7]'
INFO: [Synth 8-3886] merging instance 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[3]' (FDS) to 'cm_buf_wctrl_augm/state_machines[1].augm_img_mean.load_pad/padding_end_mask_pre3_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cm_buf_wctrl_augm/\state_machines[1].cs_reg[1] )
WARNING: [Synth 8-3936] Found unconnected internal register 'u_save_data_rd_addr/dly_ena_reg' and it is trimmed from '5' to '4' bits. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:18896]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/genblk1[3].genblk1[1].max_idx_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/genblk1[3].genblk1[3].max_idx_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/p_0_out_inferred /\argmax_switch_u0/u_save_argmax/chn_cnt_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/p_0_out_inferred /\argmax_switch_u0/u_save_argmax/chn_cnt_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/p_0_out_inferred /\argmax_switch_u0/u_save_argmax/chn_cnt_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_save_data_split/i_0/\data_in_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_save_data_split/i_0/\data_in_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_save_data_split/i_0/\data_in_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\u_save_data_rd_addr/channel_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\u_save_data_rd_addr/channel_cnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_10/\u_save_data_rd_addr/channel_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/genblk1[2].genblk1[0].max_idx_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\argmax_switch_u0/u_save_argmax/max_tree_pipe_u0/genblk1[2].genblk1[1].max_idx_reg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/genblk1[1].chn_cnt_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/genblk1[1].chn_cnt_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/genblk1[1].chn_cnt_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\argmax_switch_u0/u_save_argmax/genblk1[1].chn_cnt_reg[2][2] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[1].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[2].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[2].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[3].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[3].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[4].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[4].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[5].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[5].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[6].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[6].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[7].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_dv_pre10/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'u_mults/GenAddGrp[7].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' into 'u_mults/GenAddGrp[0].GenAddCh[0].u_ds_ws_pre05/GenD1.srl_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6744]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP4.bk_sel_binary_reg[1][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP4.bk_sel_binary_reg[2][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP4.bk_sel_binary_reg[3][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[1].GenOnehot2BinaryPP4.bk_sel_binary_reg[1][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[2].GenOnehot2BinaryPP4.bk_sel_binary_reg[2][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/AssignBkSelBinary[3].GenOnehot2BinaryPP4.bk_sel_binary_reg[3][1:0]' into 'GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16330]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[2].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[1].bgbk_addr_reg[1][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[2].bgbk_addr_reg[2][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[3].bgbk_addr_reg[3][10:0]' into 'GenPtGrp[3].u_routing/GenBgAddr[0].GenBgBkAddrNN.GenBgBkAddr[0].bgbk_addr_reg[0][10:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16411]
INFO: [Synth 8-4471] merging register 'GenPtGrp[0].AssignBk[0].pt_bk_rden_reg[0][0:0]' into 'GenPtGrp[0].u_routing/bk_sel_reg[0:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:16047]
INFO: [Synth 8-4471] merging register 'instr_subidx_reg[2:0]' into 'instr_subidx_reg[2:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:22692]
INFO: [Synth 8-5544] ROM "sub_instr_num0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'GenPtGrp[2].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' into 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.aresetn_d_reg' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6492]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[0].D0.d_r_reg[0][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6620]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[1].DX.d_r_reg[1][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[2].DX.d_r_reg[2][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[3].DX.d_r_reg[3][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
INFO: [Synth 8-4471] merging register 'GenPtGrp[3].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][1:0]' into 'GenPtGrp[2].u_routing/GenBgbkDlyNN.GenBgbkDly[1].u_dly_bgbk/BIT[4].DX.d_r_reg[4][1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6627]
WARNING: [Synth 8-3936] Found unconnected internal register 'GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg' and it is trimmed from '56' to '55' bits. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:6502]
INFO: [Synth 8-4471] merging register 'GenPtGrp[1].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3:0]' into 'GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][3:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:17299]
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[63] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[62] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[61] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[60] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[59] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[58] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[57] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[56] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[55] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[54] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[53] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[52] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[51] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[50] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[49] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[48] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[47] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[46] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[45] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[44] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[43] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[42] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[41] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[40] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[39] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[38] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[37] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[36] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[35] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[34] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[33] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[32] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[31] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[30] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[29] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[28] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[27] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[26] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[25] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[24] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[23] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[22] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[21] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[20] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[19] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[18] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[17] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[16] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[15] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[14] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[13] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[12] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[11] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[10] driven by constant 1
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[9] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[8] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[7] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[6] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[5] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[4] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[3] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[2] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[1] driven by constant 0
WARNING: [Synth 8-3917] design dpu_top__GCB0 has port target_id[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 4 RAM instances of RAM gen_bram_dram.ram_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkrd /\GenPtGrp[2].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPP4.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[1].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[0].u_routing /\AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/AssignBkSelBinary[0].GenOnehot2BinaryPT1.bk_sel_binary_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_thread_ctrl/thdl_suspend_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkrd/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_buf_top/u_bias_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[76] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_wgt_bkwr/GenPtGrp[1].u_routing/GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[2].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\m_buf_top/u_img_bkwr /\GenPtGrp[3].u_routing /\GenPgN.u_axi_rs/mode2.storage_data_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/exec_done_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /\m_profiler/exec_cycle_l_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_pctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_cctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_lctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/thd_is_suspended_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\m_scheduler_top/m_scheduler_thdl /m_sctrl/\m_axis_cmd_tdata_reg[222] )
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' into 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27780]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' into 'u_alu_ele_parser/rd_a_jump_bk_r_reg[1:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27780]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' into 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27777]
INFO: [Synth 8-4471] merging register 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' into 'u_alu_ele_parser/rd_bank_id_r_reg[2:0]' [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:27777]
WARNING: [Synth 8-3936] Found unconnected internal register 'en_dly_reg' and it is trimmed from '3' to '2' bits. [/home/rrr/XP/pynq_dpu/pynq_dpu.gen/sources_1/bd/design_1/ipshared/53f7/hdl/DPUCZDX8G_v4_1_0_vl_dpu.sv:29333]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_img_reader/\u_pad_mask/GenInitCoorH[0].pix_base_coor_h_r_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_pad_type_r_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_pe/u_alu_pe_mult/\DSP_1XCLK.gen_cp[7].gen_pp[0].Gen10x10.u_mult_dsp/inm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_nl_relu6_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\u_alu_mac_parser/reg_res_jump_wr_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_axi_status_r_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_img_reader/\u_pad_mask/GenCoorH[0].coor_h_r_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\reg_nl_relu6_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_parser/\reg_res_bid_vpp_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/u_alu_ele_reader/\vpp0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\reg_wr_port_vpp0_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (m_alu_top/u_alu_parser/\reg_nl_relu6_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:07 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 318 ; free virtual = 2195
Synthesis current peak Physical Memory [PSS] (MB): peak = 5973.924; parent = 1584.629; children = 4722.522
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11930.504; parent = 2519.652; children = 9410.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------+------------------------------------------------------+---------------+----------------+
|Module Name        | RTL Object                                           | Depth x Width | Implemented As | 
+-------------------+------------------------------------------------------+---------------+----------------+
|hamming_weight_c53 | r                                                    | 32x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[1].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[0].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[1].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[0].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[1].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[0].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[0].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[1].u_s1/r | 32x3          | LUT            | 
|PE_adder           | GenPP[2].GenFixPPh.u_hw/GenHw.u_hw10/GenS1[0].u_s1/r | 32x3          | LUT            | 
+-------------------+------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+---------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+---------------+
|cm_buf_wctrl_augm/\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram      | gen_bram_dram.ram_reg | User Attribute | 128 x 78             | RAM64M x 52   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram      | gen_bram_dram.ram_reg | User Attribute | 128 x 78             | RAM64M x 52   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram      | gen_bram_dram.ram_reg | User Attribute | 64 x 79              | RAM64M x 27   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram     | gen_bram_dram.ram_reg | User Attribute | 32 x 76              | RAM32M x 13   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_mean /\GenLoadN.u_fifo_load_wr_img/m_ram     | gen_bram_dram.ram_reg | User Attribute | 32 x 70              | RAM32M x 12   | 
|inst/m_buf_writeri_1/\u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 107              | RAM32M x 18   | 
|inst/m_buf_writeri_1/\u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 107              | RAM32M x 18   | 
|inst/m_buf_writeri_1/\u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M x 2    | 
|inst/m_buf_writeri_1/\u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M x 2    | 
|\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                                              | gen_bram_dram.ram_reg | User Attribute | 32 x 8               | RAM32M x 2    | 
|\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                                       | gen_bram_dram.ram_reg | User Attribute | 8 x 137              | RAM32M x 23   | 
|inst/u_save_data_and_cmdi_2/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 72              | RAM32M x 12   | 
|inst/u_save_data_and_cmdi_2/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 72              | RAM32M x 12   | 
|inst/m_save_topi_3/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M x 2    | 
|inst/m_save_topi_3/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M x 2    | 
|inst/m_conv_topi_7/\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                            | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|inst/m_conv_topi_7/\inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram                 | gen_bram_dram.ram_reg | User Attribute | 32 x 13              | RAM32M x 3    | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M x 44   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M x 54   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                 | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M x 54   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M x 54   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M x 2    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M x 64   | 
|\m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram                                 | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M x 11   | 
|\m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram                                 | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M x 11   | 
|m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 64 x 79              | RAM64M x 27   | 
|m_alu_top/u_alu_ele_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                   | gen_bram_dram.ram_reg | User Attribute | 16 x 57              | RAM32M x 10   | 
|m_alu_top/u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                   | gen_bram_dram.ram_reg | User Attribute | 16 x 57              | RAM32M x 10   | 
|m_alu_top/u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                 | gen_bram_dram.ram_reg | User Attribute | 32 x 12              | RAM32M x 2    | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|save_fetch_param | (A2*B2)'    | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
+-----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:44 ; elapsed = 00:02:18 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 118 ; free virtual = 2055
Synthesis current peak Physical Memory [PSS] (MB): peak = 5973.924; parent = 1584.629; children = 4722.522
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11930.504; parent = 2519.652; children = 9410.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 122 ; free virtual = 2050
Synthesis current peak Physical Memory [PSS] (MB): peak = 5976.081; parent = 1584.629; children = 4722.522
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11930.504; parent = 2519.652; children = 9410.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                      | RTL Object            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[0].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[1].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[2].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[3].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[4].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[5].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[6].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_img_buf/unpack_ram_addr[7].u_ram      | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[0].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[1].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[2].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[3].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[4].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[5].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[6].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[7].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_weights_buf/unpack_ram_addr[8].u_ram  | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|\m_buf_top/u_buf_wrapper/u_bias_buf/unpack_ram_addr[0].u_ram     | gen_bram_dram.ram_reg | 2 K x 64(READ_FIRST)   | W |   | 2 K x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+-----------------------------------------------------------------+-----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+---------------+
|Module Name                                                                                | RTL Object            | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+---------------+
|cm_buf_wctrl_augm/\state_machines[0].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram      | gen_bram_dram.ram_reg | User Attribute | 128 x 78             | RAM64M x 52   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_img /\GenLoadN.u_fifo_load_wr_img/m_ram      | gen_bram_dram.ram_reg | User Attribute | 128 x 78             | RAM64M x 52   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_wgt /\GenLoadN.u_fifo_load_wr_img/m_ram      | gen_bram_dram.ram_reg | User Attribute | 64 x 79              | RAM64M x 27   | 
|cm_buf_wctrl_augm/\state_machines[1].u_wrfifo_bias /\GenLoadN.u_fifo_load_wr_img/m_ram     | gen_bram_dram.ram_reg | User Attribute | 32 x 76              | RAM32M x 13   | 
|inst/m_buf_writeri_1/\u_cfg_buf_writer_bridge/gen_dm_port_st_machines[0].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 107              | RAM32M x 18   | 
|inst/m_buf_writeri_1/\u_cfg_buf_writer_bridge/gen_dm_port_st_machines[1].u_cfg_fifo/m_ram  | gen_bram_dram.ram_reg | User Attribute | 4 x 107              | RAM32M x 18   | 
|inst/m_buf_writeri_1/\u_ddr_reader/gen_state_machine[0].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M x 2    | 
|inst/m_buf_writeri_1/\u_ddr_reader/gen_state_machine[1].u_fifo_data_last/m_ram             | gen_bram_dram.ram_reg | User Attribute | 8 x 12               | RAM32M x 2    | 
|\argmax_switch_u0/u_save_argmax/fifo_u0/m_ram                                              | gen_bram_dram.ram_reg | User Attribute | 32 x 8               | RAM32M x 2    | 
|\data_cmd_fifo_u0/u_cmd_fifo_0/m_ram                                                       | gen_bram_dram.ram_reg | User Attribute | 8 x 137              | RAM32M x 23   | 
|inst/u_save_data_and_cmdi_2/\save_hp2_hp0[0].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 72              | RAM32M x 12   | 
|inst/u_save_data_and_cmdi_2/\save_hp2_hp0[1].u_savedatafifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 32 x 72              | RAM32M x 12   | 
|inst/m_save_topi_3/\u_save_datacmd2hp/u_cmd_fifo_0/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M x 2    | 
|inst/m_save_topi_3/\u_save_datacmd2hp/u_cmd_fifo_2/m_ram                                   | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M x 2    | 
|inst/m_conv_topi_7/\inst_ins_parser/u_insctrl/u_fifo_done/m_ram                            | gen_bram_dram.ram_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
|inst/m_conv_topi_7/\inst_reader/inst_rd_img/u_rfifo/u_axis_sync_fifo/m_ram                 | gen_bram_dram.ram_reg | User Attribute | 32 x 13              | RAM32M x 3    | 
|\m_scheduler_top/m_scheduler_thdl /m_distribute/\instr_fifo/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 256 x 32             | RAM64M x 44   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[0].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\gen_cmp_ptr[1].cmp_ptr_fifo/m_ram              | gen_bram_dram.ram_reg | User Attribute | 32 x 4               | RAM32M x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M x 54   | 
|\m_scheduler_top/m_scheduler_thdl /m_lctrl                                                 | dpdby_ir_reg          | Implied        | 16 x 4               | RAM32M x 1    | 
|\m_scheduler_top/m_scheduler_thdl /m_sctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M x 54   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 160             | RAM64M x 54   | 
|\m_scheduler_top/m_scheduler_thdl /m_cctrl/\u_fifo_dpdby/m_ram                             | gen_bram_dram.ram_reg | User Attribute | 64 x 4               | RAM64M x 2    | 
|\m_scheduler_top/m_scheduler_thdl /m_pctrl/\instr_fifo/m_ram                               | gen_bram_dram.ram_reg | User Attribute | 64 x 192             | RAM64M x 64   | 
|\m_buf_top/GenImgDataFifo[8].u_fifo/u_axis_sync_fifo/m_ram                                 | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M x 11   | 
|\m_buf_top/GenImgDataFifo[9].u_fifo/u_axis_sync_fifo/m_ram                                 | gen_bram_dram.ram_reg | User Attribute | 32 x 64              | RAM32M x 11   | 
|m_alu_top/\u_alu_writer_gen[0].u_alu_writer /\u_fifo_alu_wr/m_ram                          | gen_bram_dram.ram_reg | User Attribute | 64 x 79              | RAM64M x 27   | 
|m_alu_top/u_alu_ele_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                   | gen_bram_dram.ram_reg | User Attribute | 16 x 57              | RAM32M x 10   | 
|m_alu_top/u_alu_img_reader/\GenArFifoEna.u_arfifo/u_axis_sync_fifo/m_ram                   | gen_bram_dram.ram_reg | User Attribute | 16 x 57              | RAM32M x 10   | 
|m_alu_top/u_alu_img_reader/\u_rfifo/u_axis_sync_fifo/m_ram                                 | gen_bram_dram.ram_reg | User Attribute | 32 x 12              | RAM32M x 2    | 
+-------------------------------------------------------------------------------------------+-----------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__11 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__12 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__13 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__14 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__15 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__16 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__17 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__2 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__3 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__4 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__5 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__6 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__7 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__8 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__9 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__10 is ignored, SLEEP port is unavailable for the device.
WARNING: [Synth 8-5615] The non-zero WAKEUP_TIME for module xpm_memory_base_sdp__parameterized11__1 is ignored, SLEEP port is unavailable for the device.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:57 ; elapsed = 00:02:38 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 210 ; free virtual = 1432
Synthesis current peak Physical Memory [PSS] (MB): peak = 6386.137; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:56 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 331 ; free virtual = 1580
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:56 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 332 ; free virtual = 1581
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:03:06 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 299 ; free virtual = 1553
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:03:06 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 301 ; free virtual = 1556
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:03:08 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 297 ; free virtual = 1551
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:03:09 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 297 ; free virtual = 1551
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_writer/u_ddr_reader/gen_state_machine[1].dm_cmd_rd_ready_d4_reg                                      | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/tvalid_reg_reg[4] | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/argmax_switch_u0/u_save_argmax/chn_tlast_reg[4]  | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_save_top/u_save_data_and_cmd/save_hp2_hp0[0].u_savedata/u_save_data_split/dly_ena_reg[3]                 | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_sotbias_pre2/BIT[7].DX.d_r_reg[7][0]                                          | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_vld_pre/BIT[6].DX.d_r_reg[6][0]                                            | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_at_last_pre2/BIT[5].DX.d_r_reg[5][0]                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_pea/u_ds_sig_soatvld_pre4/BIT[5].DX.d_r_reg[5][0]                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_conv_top/inst_reader/inst_rd_img/u_ds_last_ch/BIT[1].DX.d_r_reg[1][0]                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][63]        | 3      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_data_reg[0][31]        | 4      | 32    | NO           | NO                 | YES               | 32     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgDlyNN.u_dly_bg/BIT[4].DX.d_r_reg[4][0]                     | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_img_bkrd/GenPtGrp[0].u_routing/GenBgbkDlyNN.GenBgbkDly[0].u_dly_bgbk/BIT[5].DX.d_r_reg[5][1]   | 6      | 24    | NO           | NO                 | YES               | 24     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_wgt_bkwr/GenPtGrp[0].u_routing/GenBgAddr[0].GenBgDinNN.GenBgDin[0].bgbk_addr_reg[0][10]        | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_buf_top/u_bias_bkrd/GenPtGrp[0].u_routing/u_dly_rvalid/BIT[2].DX.d_r_reg[2][0]                           | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|DPUCZDX8G_v4_1_0 | GenDpu0.u_dpu0/m_dpu_top/m_alu_top/start_img_r_reg[5]                                                                               | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------+-------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48ex_wrapper__parameterized1_650 | (C'+((D'+A')'*B'')')' | 24     | 16     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1_649 | (C'+((D'+A')'*B'')')' | 24     | 17     | 0      | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized2     | (C'+((D'+A')'*B'')')' | 20     | 17     | 33     | 0      | 36     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized1     | (C'+((D'+A')'*B'')')' | 24     | 17     | 29     | 0      | 32     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_646 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_645 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_644 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_643 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_642 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_641 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_640 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_639 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_638 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_637 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_636 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_635 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_634 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_633 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_632 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_631 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_630 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_629 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_628 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_627 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_626 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_625 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_624 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_623 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_622 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_621 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_620 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_619 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_618 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_617 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3_616 | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized3     | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 1    | 1    | 
|dsp48ex_wrapper                     | C'+((D'+A')'*B'')'    | 23     | 16     | 0      | 8      | 43     | 1    | 2    | 2    | 2    | 1     | 1    | 0    | 
|dsp48ex_wrapper__parameterized0_282 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_281 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_277 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_276 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_272 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_271 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_267 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_266 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_262 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_261 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_257 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_256 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_252 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_251 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_247 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_246 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_242 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_241 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_237 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_236 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_232 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_231 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_227 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_226 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_222 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_221 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_217 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_216 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_212 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_211 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_207 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_206 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_202 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_201 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_197 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_196 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_192 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_191 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_187 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_186 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_182 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_181 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_177 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_176 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_172 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_171 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_167 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_166 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_162 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_161 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_157 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_156 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_152 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_151 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_147 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_146 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_142 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_141 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_137 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_136 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_132 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_131 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0_127 | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|dsp48ex_wrapper__parameterized0     | (C'+((D'-A')'*B'')')' | 24     | 18     | 0      | 23     | 42     | 1    | 2    | 2    | 2    | 1     | 1    | 1    | 
|save_fetch_param                    | (A'*B')'              | 13     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2025|
|2     |DSP48E1  |   102|
|6     |LUT1     |   931|
|7     |LUT2     |  3430|
|8     |LUT3     |  9515|
|9     |LUT4     |  6869|
|10    |LUT5     |  3448|
|11    |LUT6     | 10259|
|12    |MUXF7    |   222|
|13    |MUXF8    |    21|
|14    |RAM32M   |   166|
|15    |RAM32X1D |     6|
|16    |RAM64M   |   413|
|17    |RAM64X1D |     5|
|18    |RAMB36E1 |    72|
|19    |SRL16E   |   936|
|20    |FDRE     | 46357|
|21    |FDSE     |   320|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:03:09 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 296 ; free virtual = 1551
Synthesis current peak Physical Memory [PSS] (MB): peak = 6437.207; parent = 1584.629; children = 5146.298
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12466.523; parent = 2527.656; children = 9938.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1759 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:14 ; elapsed = 00:02:59 . Memory (MB): peak = 2551.664 ; gain = 718.598 ; free physical = 5601 ; free virtual = 7046
Synthesis Optimization Complete : Time (s): cpu = 00:02:31 ; elapsed = 00:03:13 . Memory (MB): peak = 2551.664 ; gain = 947.223 ; free physical = 5607 ; free virtual = 7048
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2551.664 ; gain = 0.000 ; free physical = 5530 ; free virtual = 6987
INFO: [Netlist 29-17] Analyzing 3032 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2567.672 ; gain = 0.000 ; free physical = 5393 ; free virtual = 6869
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 590 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 166 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM64M => RAM64M (RAMD64E(x4)): 413 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 5 instances

Synth Design complete, checksum: aee806d0
INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 305 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:57 ; elapsed = 00:03:40 . Memory (MB): peak = 2567.672 ; gain = 1256.855 ; free physical = 5670 ; free virtual = 7147
INFO: [Common 17-1381] The checkpoint '/home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/design_1_dpuczdx8g_0_2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.707 ; gain = 72.035 ; free physical = 5635 ; free virtual = 7147
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_dpuczdx8g_0_2, cache-ID = 7ce51a5c1b84a7e0
INFO: [Coretcl 2-1174] Renamed 1054 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/rrr/XP/pynq_dpu/pynq_dpu.runs/design_1_dpuczdx8g_0_2_synth_1/design_1_dpuczdx8g_0_2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2639.707 ; gain = 0.000 ; free physical = 5618 ; free virtual = 7150
INFO: [runtcl-4] Executing : report_utilization -file design_1_dpuczdx8g_0_2_utilization_synth.rpt -pb design_1_dpuczdx8g_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 28 21:40:00 2024...
