warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module cache declared here: verilog/cache.v:6
verilog/cache.v:121: warning: @* is sensitive to all 4 words in array 'mshr_valid'.
verilog/cache.v:131: warning: @* is sensitive to all 4 words in array 'mshr_valid'.
verilog/cache.v:131: warning: @* is sensitive to all 4 words in array 'mshr_block'.
