circuit ALU :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_ins : UInt<32>
    input io_arg_x : SInt<32>
    input io_arg_y : SInt<32>
    output io_alu_out : SInt<32>

    node opcode = bits(io_ins, 6, 0) @[ALU.scala 41:22]
    node fun3 = bits(io_ins, 14, 12) @[ALU.scala 42:20]
    node fun7 = bits(io_ins, 31, 25) @[ALU.scala 43:20]
    node _T = eq(opcode, UInt<6>("h33")) @[ALU.scala 44:17]
    node _T_1 = neq(fun7, UInt<1>("h1")) @[ALU.scala 44:44]
    node _T_2 = and(_T, _T_1) @[ALU.scala 44:35]
    node _T_3 = eq(opcode, UInt<5>("h13")) @[ALU.scala 44:62]
    node _T_4 = or(_T_2, _T_3) @[ALU.scala 44:52]
    node _T_5 = eq(fun3, UInt<4>("h0")) @[ALU.scala 45:15]
    node _io_alu_out_T = add(io_arg_x, io_arg_y) @[ALU.scala 46:30]
    node _io_alu_out_T_1 = tail(_io_alu_out_T, 1) @[ALU.scala 46:30]
    node _io_alu_out_T_2 = asSInt(_io_alu_out_T_1) @[ALU.scala 46:30]
    node _T_6 = eq(fun3, UInt<4>("h8")) @[ALU.scala 48:22]
    node _io_alu_out_T_3 = sub(io_arg_x, io_arg_y) @[ALU.scala 49:32]
    node _io_alu_out_T_4 = tail(_io_alu_out_T_3, 1) @[ALU.scala 49:32]
    node _io_alu_out_T_5 = asSInt(_io_alu_out_T_4) @[ALU.scala 49:32]
    node _T_7 = eq(fun3, UInt<4>("h7")) @[ALU.scala 51:22]
    node _io_alu_out_T_6 = and(io_arg_x, io_arg_y) @[ALU.scala 52:32]
    node _io_alu_out_T_7 = asSInt(_io_alu_out_T_6) @[ALU.scala 52:32]
    node _T_8 = eq(fun3, UInt<4>("h6")) @[ALU.scala 54:22]
    node _io_alu_out_T_8 = or(io_arg_x, io_arg_y) @[ALU.scala 55:32]
    node _io_alu_out_T_9 = asSInt(_io_alu_out_T_8) @[ALU.scala 55:32]
    node _T_9 = eq(fun3, UInt<4>("h4")) @[ALU.scala 57:22]
    node _io_alu_out_T_10 = xor(io_arg_x, io_arg_y) @[ALU.scala 58:32]
    node _io_alu_out_T_11 = asSInt(_io_alu_out_T_10) @[ALU.scala 58:32]
    node _T_10 = eq(fun3, UInt<4>("h2")) @[ALU.scala 60:22]
    node _io_alu_out_T_12 = lt(io_arg_x, io_arg_y) @[ALU.scala 61:33]
    node _io_alu_out_T_13 = asSInt(_io_alu_out_T_12) @[ALU.scala 61:45]
    node _T_11 = eq(fun3, UInt<4>("h1")) @[ALU.scala 63:22]
    node _io_alu_out_T_14 = bits(io_arg_y, 4, 0) @[ALU.scala 64:44]
    node _io_alu_out_T_15 = dshl(io_arg_x, _io_alu_out_T_14) @[ALU.scala 64:33]
    node _T_12 = eq(fun3, UInt<4>("h3")) @[ALU.scala 66:22]
    node _io_alu_out_T_16 = lt(io_arg_x, io_arg_y) @[ALU.scala 67:33]
    node _io_alu_out_T_17 = asSInt(_io_alu_out_T_16) @[ALU.scala 67:45]
    node _T_13 = eq(fun3, UInt<4>("h5")) @[ALU.scala 69:22]
    node _io_alu_out_T_18 = bits(io_arg_y, 4, 0) @[ALU.scala 70:44]
    node _io_alu_out_T_19 = dshr(io_arg_x, _io_alu_out_T_18) @[ALU.scala 70:33]
    node _T_14 = eq(fun3, UInt<4>("hd")) @[ALU.scala 72:22]
    node _io_alu_out_T_20 = bits(io_arg_y, 4, 0) @[ALU.scala 73:44]
    node _io_alu_out_T_21 = dshr(io_arg_x, _io_alu_out_T_20) @[ALU.scala 73:33]
    node _GEN_0 = mux(_T_14, _io_alu_out_T_21, asSInt(UInt<1>("h0"))) @[ALU.scala 72:35 ALU.scala 73:20 ALU.scala 76:20]
    node _GEN_1 = mux(_T_13, _io_alu_out_T_19, _GEN_0) @[ALU.scala 69:35 ALU.scala 70:20]
    node _GEN_2 = mux(_T_12, _io_alu_out_T_17, _GEN_1) @[ALU.scala 66:36 ALU.scala 67:20]
    node _GEN_3 = mux(_T_11, _io_alu_out_T_15, _GEN_2) @[ALU.scala 63:35 ALU.scala 64:20]
    node _GEN_4 = mux(_T_10, _io_alu_out_T_13, _GEN_3) @[ALU.scala 60:35 ALU.scala 61:20]
    node _GEN_5 = mux(_T_9, _io_alu_out_T_11, _GEN_4) @[ALU.scala 57:35 ALU.scala 58:20]
    node _GEN_6 = mux(_T_8, _io_alu_out_T_9, _GEN_5) @[ALU.scala 54:34 ALU.scala 55:20]
    node _GEN_7 = mux(_T_7, _io_alu_out_T_7, _GEN_6) @[ALU.scala 51:35 ALU.scala 52:20]
    node _GEN_8 = mux(_T_6, _io_alu_out_T_5, _GEN_7) @[ALU.scala 48:35 ALU.scala 49:20]
    node _GEN_9 = mux(_T_5, _io_alu_out_T_2, _GEN_8) @[ALU.scala 45:28 ALU.scala 46:18]
    node _T_15 = eq(opcode, UInt<2>("h3")) @[ALU.scala 81:21]
    node _io_alu_out_T_22 = add(io_arg_y, io_arg_x) @[ALU.scala 82:30]
    node _io_alu_out_T_23 = tail(_io_alu_out_T_22, 1) @[ALU.scala 82:30]
    node _io_alu_out_T_24 = asSInt(_io_alu_out_T_23) @[ALU.scala 82:30]
    node _T_16 = eq(opcode, UInt<7>("h63")) @[ALU.scala 86:21]
    node _T_17 = eq(fun3, UInt<4>("h0")) @[ALU.scala 87:17]
    node _io_alu_out_T_25 = eq(io_arg_x, io_arg_y) @[ALU.scala 88:36]
    node _io_alu_out_T_26 = mux(_io_alu_out_T_25, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 88:26]
    node _T_18 = eq(fun3, UInt<4>("h1")) @[ALU.scala 90:25]
    node _io_alu_out_T_27 = neq(io_arg_x, io_arg_y) @[ALU.scala 91:36]
    node _io_alu_out_T_28 = mux(_io_alu_out_T_27, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 91:26]
    node _T_19 = eq(fun3, UInt<4>("h4")) @[ALU.scala 93:22]
    node _io_alu_out_T_29 = lt(io_arg_x, io_arg_y) @[ALU.scala 94:36]
    node _io_alu_out_T_30 = mux(_io_alu_out_T_29, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 94:26]
    node _T_20 = eq(fun3, UInt<4>("h5")) @[ALU.scala 95:23]
    node _io_alu_out_T_31 = geq(io_arg_x, io_arg_y) @[ALU.scala 96:36]
    node _io_alu_out_T_32 = mux(_io_alu_out_T_31, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 96:26]
    node _T_21 = eq(fun3, UInt<4>("h6")) @[ALU.scala 97:23]
    node _io_alu_out_T_33 = asUInt(io_arg_x) @[ALU.scala 98:36]
    node _io_alu_out_T_34 = asUInt(io_arg_y) @[ALU.scala 98:54]
    node _io_alu_out_T_35 = lt(_io_alu_out_T_33, _io_alu_out_T_34) @[ALU.scala 98:43]
    node _io_alu_out_T_36 = mux(_io_alu_out_T_35, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 98:26]
    node _T_22 = eq(fun3, UInt<4>("h7")) @[ALU.scala 99:23]
    node _io_alu_out_T_37 = asUInt(io_arg_x) @[ALU.scala 100:36]
    node _io_alu_out_T_38 = asUInt(io_arg_y) @[ALU.scala 100:55]
    node _io_alu_out_T_39 = geq(_io_alu_out_T_37, _io_alu_out_T_38) @[ALU.scala 100:43]
    node _io_alu_out_T_40 = mux(_io_alu_out_T_39, asSInt(UInt<2>("h1")), asSInt(UInt<1>("h0"))) @[ALU.scala 100:26]
    node _GEN_10 = mux(_T_22, _io_alu_out_T_40, asSInt(UInt<1>("h0"))) @[ALU.scala 99:37 ALU.scala 100:20 ALU.scala 103:18]
    node _GEN_11 = mux(_T_21, _io_alu_out_T_36, _GEN_10) @[ALU.scala 97:37 ALU.scala 98:20]
    node _GEN_12 = mux(_T_20, _io_alu_out_T_32, _GEN_11) @[ALU.scala 95:36 ALU.scala 96:20]
    node _GEN_13 = mux(_T_19, _io_alu_out_T_30, _GEN_12) @[ALU.scala 93:35 ALU.scala 94:20]
    node _GEN_14 = mux(_T_18, _io_alu_out_T_28, _GEN_13) @[ALU.scala 90:38 ALU.scala 91:20]
    node _GEN_15 = mux(_T_17, _io_alu_out_T_26, _GEN_14) @[ALU.scala 87:30 ALU.scala 88:20]
    node _T_23 = eq(opcode, UInt<7>("h67")) @[ALU.scala 108:17]
    node _io_alu_out_T_41 = add(io_arg_x, io_arg_y) @[ALU.scala 109:30]
    node _io_alu_out_T_42 = tail(_io_alu_out_T_41, 1) @[ALU.scala 109:30]
    node _io_alu_out_T_43 = asSInt(_io_alu_out_T_42) @[ALU.scala 109:30]
    node _T_24 = eq(opcode, UInt<6>("h33")) @[ALU.scala 111:21]
    node _T_25 = eq(fun7, UInt<1>("h1")) @[ALU.scala 111:46]
    node _T_26 = and(_T_24, _T_25) @[ALU.scala 111:38]
    node _T_27 = eq(fun3, UInt<4>("h0")) @[ALU.scala 112:18]
    node _io_alu_out_T_44 = mul(io_arg_x, io_arg_y) @[ALU.scala 113:30]
    node _T_28 = eq(fun3, UInt<4>("h4")) @[ALU.scala 115:22]
    node _io_alu_out_T_45 = div(io_arg_x, io_arg_y) @[ALU.scala 116:32]
    node _T_29 = eq(fun3, UInt<4>("h6")) @[ALU.scala 118:22]
    node _io_alu_out_T_46 = rem(io_arg_x, io_arg_y) @[ALU.scala 119:32]
    node _GEN_16 = mux(_T_29, _io_alu_out_T_46, asSInt(UInt<1>("h0"))) @[ALU.scala 118:35 ALU.scala 119:20 ALU.scala 122:18]
    node _GEN_17 = mux(_T_28, _io_alu_out_T_45, _GEN_16) @[ALU.scala 115:35 ALU.scala 116:20]
    node _GEN_18 = mux(_T_27, _io_alu_out_T_44, _GEN_17) @[ALU.scala 112:33 ALU.scala 113:18]
    node _GEN_19 = mux(_T_26, _GEN_18, asSInt(UInt<1>("h0"))) @[ALU.scala 111:55 ALU.scala 39:15]
    node _GEN_20 = mux(_T_23, _io_alu_out_T_43, _GEN_19) @[ALU.scala 108:35 ALU.scala 109:18]
    node _GEN_21 = mux(_T_16, _GEN_15, _GEN_20) @[ALU.scala 86:39]
    node _GEN_22 = mux(_T_15, _io_alu_out_T_24, _GEN_21) @[ALU.scala 81:39 ALU.scala 82:18]
    node _GEN_23 = mux(_T_4, _GEN_9, _GEN_22) @[ALU.scala 44:82]
    io_alu_out <= asSInt(bits(_GEN_23, 31, 0))
