###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID en4192789rl)
#  Generated on:      Sat Mar 30 18:48:31 2024
#  Design:            mult32
#  Command:           report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

------------------------------------------------------------------------
Skew Group           Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------
mult32_clk/common       1              33                     0
------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                   Skew Group           ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew    Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.early    mult32_clk/common        -         23.8      29.3      27.1         1.6        ignored                  -         5.5               -
delayCorner_slow:setup.late     mult32_clk/common    none          25.3      32.0      29.4         2.0        auto computed        28.5          6.7     100% {25.3, 32.0}
delayCorner_fast:hold.early     mult32_clk/common        -         23.8      29.3      27.1         1.6        ignored                  -         5.5               -
delayCorner_fast:hold.late      mult32_clk/common        -         25.3      32.0      29.4         2.0        ignored                  -         6.7               -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------------
Timing Corner                   Skew Group           Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------------
delayCorner_slow:setup.early    mult32_clk/common     23.8       1        29.3       2
-    min out_ready_reg/CLK
-    max Z_reg_1_0/CLK
delayCorner_slow:setup.late     mult32_clk/common     25.3       3        32.0       4
-    min out_ready_reg/CLK
-    max Z_reg_1_0/CLK
delayCorner_fast:hold.early     mult32_clk/common     23.8       5        29.3       6
-    min out_ready_reg/CLK
-    max Z_reg_1_0/CLK
delayCorner_fast:hold.late      mult32_clk/common     25.3       7        32.0       8
-    min out_ready_reg/CLK
-    max Z_reg_1_0/CLK
-----------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, min clock_path:
======================================================================

PathID    :  1
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 23.8

----------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location          Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.446  (0.144,126.432)   -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.1    6.1    20.1  -       (45.000,36.396)   134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.6   21.7    13.9  16.075  (46.152,36.396)     1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    2.1   23.8    15.3  -       (63.072,105.660)   86.184   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.early, max clock_path:
======================================================================

PathID    :  2
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_0_0/CLK
Delay     : 29.3

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.446  (0.144,126.432)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.1    6.1    20.1  -       (45.000,36.396)  134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.6   21.7    13.9  16.075  (46.152,36.396)    1.152     33    
Z_reg_0_0/CLK
-     DFFHQNx2_ASAP7_75t_R  rise    7.6   29.3    21.6  -       (98.280,27.252)   61.272   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, min clock_path:
=====================================================================

PathID    :  3
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 25.3

----------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location          Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.446  (0.144,126.432)   -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.9    6.9    22.3  -       (45.000,36.396)   134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   16.2   23.1    15.7  16.075  (46.152,36.396)     1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    2.2   25.3    17.3  -       (63.072,105.660)   86.184   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_slow:setup.late, max clock_path:
=====================================================================

PathID    :  4
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_2_0/CLK
Delay     : 32.0

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.446  (0.144,126.432)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.9    6.9    22.3  -       (45.000,36.396)  134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   16.2   23.1    15.7  16.075  (46.152,36.396)    1.152     33    
Z_reg_2_0/CLK
-     DFFHQNx2_ASAP7_75t_R  rise    8.9   32.0    25.1  -       (98.064,25.740)   62.568   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, min clock_path:
=====================================================================

PathID    :  5
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 23.8

----------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location          Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.446  (0.144,126.432)   -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.1    6.1    20.1  -       (45.000,36.396)   134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.6   21.7    13.9  16.075  (46.152,36.396)     1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    2.1   23.8    15.3  -       (63.072,105.660)   86.184   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.early, max clock_path:
=====================================================================

PathID    :  6
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_0_0/CLK
Delay     : 29.3

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    12.9   4.446  (0.144,126.432)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.1    6.1    20.1  -       (45.000,36.396)  134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   15.6   21.7    13.9  16.075  (46.152,36.396)    1.152     33    
Z_reg_0_0/CLK
-     DFFHQNx2_ASAP7_75t_R  rise    7.6   29.3    21.6  -       (98.280,27.252)   61.272   -       
---------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, min clock_path:
====================================================================

PathID    :  7
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : out_ready_reg/CLK
Delay     : 25.3

----------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location          Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.446  (0.144,126.432)   -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.9    6.9    22.3  -       (45.000,36.396)   134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   16.2   23.1    15.7  16.075  (46.152,36.396)     1.152     33    
out_ready_reg/CLK
-     DFFHQNx1_ASAP7_75t_R  rise    2.2   25.3    17.3  -       (63.072,105.660)   86.184   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner delayCorner_fast:hold.late, max clock_path:
====================================================================

PathID    :  8
Path type : skew group mult32_clk/common (path 1 of 1)
Start     : clk
End       : Z_reg_2_0/CLK
Delay     : 32.0

---------------------------------------------------------------------------------------------------------
Name  Lib cell              Event  Incr  Arrival  Slew  Cap     Location         Distance  Fanout  Status
                                   (ns)  (ns)     (ns)  (pF)                     (um)              
-- Clockpath trace --------------------------------------------------------------------------------------
clk
-     -                     rise   -       0.0    13.9   4.446  (0.144,126.432)  -            1    
CTS_ccl_a_buf_00003/A
-     BUFx12f_ASAP7_75t_R   rise    6.9    6.9    22.3  -       (45.000,36.396)  134.892   -       
CTS_ccl_a_buf_00003/Y
-     BUFx12f_ASAP7_75t_R   rise   16.2   23.1    15.7  16.075  (46.152,36.396)    1.152     33    
Z_reg_2_0/CLK
-     DFFHQNx2_ASAP7_75t_R  rise    8.9   32.0    25.1  -       (98.064,25.740)   62.568   -       
---------------------------------------------------------------------------------------------------------

