#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 13 01:12:04 2019
# Process ID: 29319
# Current directory: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/ip/pifo_calendar_atom
# Command line: vivado -mode batch -source pifo_calendar_atom.tcl
# Log file: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/ip/pifo_calendar_atom/vivado.log
# Journal file: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/templates/ip/pifo_calendar_atom/vivado.jou
#-----------------------------------------------------------
source pifo_calendar_atom.tcl
# set design pifo_calendar_atom
# set top pifo_calendar_atom_v0_2
# set device xc7vx690t-3-ffg1761
# set proj_dir ./ip_proj
# set ip_version 1.00
# set lib_name NetFPGA
# set axi_lite_ipif_ip_path ../../../xilinx/cores/axi_lite_ipif/source/
# create_project -name ${design} -force -dir "./${proj_dir}" -part ${device} -ip
# set_property source_mgmt_mode All [current_project]  
# set_property top ${top} [current_fileset]
# set_property ip_repo_paths $::env(SUME_FOLDER)/lib/hw/  [current_fileset]
# puts "Creating pifo_calendar_atom_v0_2"
Creating pifo_calendar_atom_v0_2
# read_verilog "./hdl/pifo_calendar_atom_v0_2.v"
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# ipx::package_project
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jkchoi/Documents/git/p4-netfpga-live/lib/hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property name ${design} [ipx::current_core]
# set_property library ${lib_name} [ipx::current_core]
# set_property vendor_display_name {KoreaUniv} [ipx::current_core]
# set_property company_url {http://www.korea.ac.kr} [ipx::current_core]
# set_property vendor {NetFPGA} [ipx::current_core]
# set_property supported_families {{virtex7} {Production}} [ipx::current_core]
# set_property taxonomy {{/NetFPGA/Generic}} [ipx::current_core]
# set_property version ${ip_version} [ipx::current_core]
# set_property display_name ${design} [ipx::current_core]
# set_property description ${design} [ipx::current_core]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::add_user_parameter {ELEMENT_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters ELEMENT_WIDTH]
# set_property display_name {ELEMENT_WIDTH} [ipx::get_user_parameters ELEMENT_WIDTH]
# set_property value {32} [ipx::get_user_parameters ELEMENT_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters ELEMENT_WIDTH]
# ipx::add_user_parameter {ELEMENT_RANK_WIDTH} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters ELEMENT_RANK_WIDTH]
# set_property display_name {ELEMENT_RANK_WIDTH} [ipx::get_user_parameters ELEMENT_RANK_WIDTH]
# set_property value {19} [ipx::get_user_parameters ELEMENT_RANK_WIDTH]
# set_property value_format {long} [ipx::get_user_parameters ELEMENT_RANK_WIDTH]
# ipx::add_user_parameter {RANK_START_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters RANK_START_POS]
# set_property display_name {RANK_START_POS} [ipx::get_user_parameters RANK_START_POS]
# set_property value {12} [ipx::get_user_parameters RANK_START_POS]
# set_property value_format {long} [ipx::get_user_parameters RANK_START_POS]
# ipx::add_user_parameter {RANK_END_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters RANK_END_POS]
# set_property display_name {RANK_END_POS} [ipx::get_user_parameters RANK_END_POS]
# set_property value {30} [ipx::get_user_parameters RANK_END_POS]
# set_property value_format {long} [ipx::get_user_parameters RANK_END_POS]
# ipx::add_user_parameter {PIFO_INFO_VALID_POS} [ipx::current_core]
# set_property value_resolve_type {user} [ipx::get_user_parameters PIFO_INFO_VALID_POS]
# set_property display_name {PIFO_INFO_VALID_POS} [ipx::get_user_parameters PIFO_INFO_VALID_POS]
# set_property value {31} [ipx::get_user_parameters PIFO_INFO_VALID_POS]
# set_property value_format {long} [ipx::get_user_parameters PIFO_INFO_VALID_POS]
# ipx::infer_user_parameters [ipx::current_core]
# ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-861] XGUI layout file basename "xgui/pifo_calendar_atom_v0_2_v1_0.tcl" does not have the current IP <name>_v<version> format. If the IP name or version was changed recently, recreate this file to update the file format.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
# ipx::save_core [ipx::current_core]
# update_ip_catalog
# close_project
# file delete -force ${proj_dir} 
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 01:12:15 2019...
