$date
	Sat Aug 08 15:16:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led8 $end
$var wire 1 " led7 $end
$var wire 1 # led6 $end
$var wire 1 $ led5 $end
$var wire 1 % led4 $end
$var wire 1 & led3 $end
$var wire 1 ' led2 $end
$var wire 1 ( led1 $end
$var reg 1 ) p1 $end
$var reg 1 * p10 $end
$var reg 1 + p11 $end
$var reg 1 , p12 $end
$var reg 1 - p13 $end
$var reg 1 . p14 $end
$var reg 1 / p2 $end
$var reg 1 0 p3 $end
$var reg 1 1 p4 $end
$var reg 1 2 p5 $end
$var reg 1 3 p6 $end
$var reg 1 4 p7 $end
$var reg 1 5 p8 $end
$var reg 1 6 p9 $end
$scope module G0 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 ( Y $end
$var wire 1 7 notA $end
$var wire 1 8 notB $end
$var wire 1 9 notC $end
$var wire 1 : w1 $end
$var wire 1 ; w2 $end
$var wire 1 < w3 $end
$upscope $end
$scope module G1 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 0 C $end
$var wire 1 ' Y $end
$upscope $end
$scope module G2 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 C $end
$var wire 1 4 D $end
$var wire 1 & Y $end
$var wire 1 = notA $end
$var wire 1 > notB $end
$var wire 1 ? notC $end
$var wire 1 @ notD $end
$var wire 1 A w1 $end
$var wire 1 B w2 $end
$var wire 1 C w3 $end
$var wire 1 D w4 $end
$var wire 1 E w5 $end
$var wire 1 F w6 $end
$var wire 1 G w7 $end
$var wire 1 H w8 $end
$upscope $end
$scope module G3 $end
$var wire 1 1 A $end
$var wire 1 2 B $end
$var wire 1 3 C $end
$var wire 1 4 D $end
$var wire 1 % Y $end
$var wire 1 I notC $end
$var wire 1 J notD $end
$var wire 1 K w1 $end
$var wire 1 L w2 $end
$var wire 1 M w3 $end
$upscope $end
$scope module OP0 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 $ Y $end
$upscope $end
$scope module OP1 $end
$var wire 1 5 A $end
$var wire 1 6 B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 # Y $end
$upscope $end
$scope module OP2 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 " Y $end
$upscope $end
$scope module OP3 $end
$var wire 1 , A $end
$var wire 1 - B $end
$var wire 1 . C $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#8
$dumpvars
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
0<
1;
0:
09
08
07
x6
x5
x4
x3
x2
x1
10
1/
x.
x-
x,
x+
x*
1)
1(
0'
x&
x%
x$
x#
x"
x!
$end
#9
1&
1A
0%
1@
1J
1?
0B
1I
1>
0C
0D
1=
0E
0F
0G
0H
0K
0L
0M
04
03
02
01
#10
0&
0A
0@
0J
14
#11
1@
1J
0?
0I
04
13
#12
1&
0@
1B
0J
14
#13
0&
1@
1J
1?
0B
1I
0>
04
03
12
#14
1&
0@
1C
0J
14
#15
1&
1D
1@
0C
1J
0?
0I
04
13
#16
0&
0D
0@
0J
14
#17
1%
1M
1@
1J
1?
1I
1>
0=
04
03
02
11
#18
1&
0%
0M
0@
1G
0J
14
#19
1&
1H
1@
0G
1J
0?
0I
04
13
#20
0&
0H
1%
0@
0J
1L
14
#21
1&
1E
1M
1@
1J
1?
1I
0L
0>
1K
04
03
12
#22
0&
0E
0M
0@
0J
14
#23
1@
1J
0?
0I
04
13
#24
1&
0@
1F
0J
1L
14
#25
1$
0#
0+
0*
06
05
#26
0$
1#
1+
#27
0#
0+
1*
#28
1+
#29
1#
0+
0*
16
#30
1+
#31
0+
1*
#32
1+
#33
1$
0#
0+
0*
06
15
#34
1#
1+
#35
0#
0+
1*
#36
1#
1+
#37
0+
0*
16
#38
1+
#39
0+
1*
#40
0$
1+
#41
1!
1"
0.
0-
0,
#42
0!
1.
#43
0"
1!
0.
1-
#44
1"
1.
#45
0!
0.
0-
1,
#46
1.
#47
0"
1!
0.
1-
#48
1"
1.
#66
