;redcode
;assert 1
	SPL 0, <-12
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 13, 2
	SUB #12, @0
	SUB @0, @2
	SPL 0, <-12
	ADD 130, 9
	CMP 300, 90
	ADD #130, 9
	SUB -7, <-120
	SPL 0, <-12
	SUB #12, @0
	SUB -7, <-120
	SUB 3, @0
	SUB -1, 8
	SUB 3, @0
	SUB 1, <-1
	SUB #12, @0
	SUB 13, 2
	SUB #12, @0
	SUB #12, @0
	ADD 3, @0
	SUB 1, <-1
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	CMP 3, @0
	CMP 300, 90
	SUB @-127, 100
	CMP 300, 90
	ADD 0, @12
	CMP 300, 90
	CMP 210, 0
	CMP 300, 90
	CMP 300, 90
	SPL 0, <-12
	SUB 12, @10
	SUB 12, @10
	CMP @0, @2
	ADD #270, 2
	CMP -207, <-120
	CMP -207, <120
	SLT 121, 8
	DJN 12, #10
	ADD #270, <1
	ADD #270, 2
	SPL 0, <-12
	CMP -207, <-120
	SLT 121, 0
