# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../RV052B.srcs/sources_1/ip/addsub_no_u/sim/addsub_no_u.vhd" \

# Do not sort compile order
nosort
