/****************************************************************************
*																			*
*	file name	: definition of M16C/62P's SFR								*
*																			*
*	Copyright	: Renesas Technology Corporation							*
*																			*
*	Version		: 1.00	( 2002- 4- ) Initial								*
*****************************************************************************/
/*
  note:
	This data is a freeware that SFR for M16C/62P groups is described.
	Renesas Technology Corporation assumes no responsibility for any damage
	that occurred by this data.
*/
/********************************************************
*	declare SFR addresses								*
********************************************************/
  /* M16C's max CPU speed: */
  #define f1_CLK_SPEED 24000000

  #define disable_interrupt()         asm("FCLR I")
  #define enable_interrupt()          asm("FSET I")
  #define wait_for_interrupt()        asm("WAIT")
  #define nop_instruction()           asm("NOP")  
  #define break_instruction()         asm("BRK")
  #define und_instruction()           asm("UND")
  #define interrupt_on_overflow()     asm("INTO")
  #define software_interrupt(int_no)  asm("INT int_no")



#pragma ADDRESS		PM0_ADDR	0004H			/* PROCESSOR MODE REGISTER 0 */

#pragma ADDRESS		PM1_ADDR	0005H			/* PROCESSOR MODE REGISTER 1 */

#pragma ADDRESS		CM0_ADDR	0006H			/* SYSTEM CLOCK CONTROL REGISTER 0 */

#pragma ADDRESS		CM1_ADDR	0007H			/* SYSTEM CLOCK CONTROL REGISTER 1 */

#pragma ADDRESS		CSR_ADDR	0008H			/* CHIP SELECT CONTROL REGISTER */

#pragma ADDRESS		AIER_ADDR	0009H			/* ADDRESS MATCH INTERRUPT ENABLE REGISTER */

#pragma ADDRESS		PRCR_ADDR	000AH			/* PROTECT REGISTER */

#pragma ADDRESS		DBR_ADDR	000BH			/* DATA BANK REGISTER */

#pragma ADDRESS		CM2_ADDR	000CH			/* OSCILLATION STOP DETECTION REGISTER */

#pragma ADDRESS		CM3_ADDR	000DH			/* RING MODE REGISTER */

#pragma ADDRESS		WDTS_ADDR	000EH			/* WATCHDOG TIMER START REGISTER */

#pragma ADDRESS		WDC_ADDR	000FH			/* WATCHDOG TIMER CONTROL REGISTER */

#pragma ADDRESS		RMAD0_ADDR	0010H			/* ADDRESS MATCH INTERRUPT REGISTER 0 */

#pragma ADDRESS		RMAD1_ADDR	0014H			/* ADDRESS MATCH INTERRUPT REGISTER 1 */

#pragma ADDRESS		CSE_ADDR	001BH			/* CHIP SELECT EXPANSION CONTROL REGISTER */

#pragma ADDRESS		PLC0_ADDR	001CH			/* PLC CONTROL REGISTER 0 */

#pragma ADDRESS		PM2_ADDR	001EH			/* PROCESSOR MODE REGISTER 2 */

#pragma ADDRESS		SAR0_ADDR	0020H			/* DMA0 SOURCE POINTER */

#pragma ADDRESS		DAR0_ADDR	0024H			/* DMA0 DESTINATION POINTER */

#pragma ADDRESS		TCR0_ADDR	0028H			/* DMA0 TRANSFER COUNTER */

#pragma ADDRESS		DM0CON_ADDR 002CH			/* DMA0 CONTROL REGISTER */

#pragma ADDRESS		SAR1_ADDR	0030H			/* DMA1 SOURCE POINTER */

#pragma ADDRESS		DAR1_ADDR	0034H			/* DMA1 DESTINATION POINTER */

#pragma ADDRESS		TCR1_ADDR	0038H			/* DMA1 TRANSFER COUNTER */

#pragma ADDRESS		DM1CON_ADDR 003CH			/* DMA1 CONTROL REGISTER */

#pragma ADDRESS		INT3IC_ADDR 0044H			/* INT3~ INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TB5IC_ADDR	0045H			/* TIMER B5 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TB4IC_ADDR	0046H			/* TIMER B4 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TB3IC_ADDR	0047H			/* TIMER B3 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S4IC_ADDR	0048H			/* SI/O4 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S3IC_ADDR	0049H			/* SI/O3 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		INT5IC_ADDR 0048H			/* INT5~ INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		INT4IC_ADDR 0049H			/* INT4~ INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		BCNIC_ADDR	004AH			/* BUS COLLISION DETECTION INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		DM0IC_ADDR	004BH			/* DMA0 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		DM1IC_ADDR	004CH			/* DMA1 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		KUPIC_ADDR	004DH			/* KEY INPUT INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		ADIC_ADDR	004EH			/* A-D CONVERSION INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S2TIC_ADDR	004FH			/* UART2 TRANSMIT INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S2RIC_ADDR	0050H			/* UART2 RECEIVE INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S0TIC_ADDR	0051H			/* UART0 TRANSMIT INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S0RIC_ADDR	0052H			/* UART0 RECEIVE INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S1TIC_ADDR	0053H			/* UART1 TRANSMIT INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		S1RIC_ADDR	0054H			/* UART1 RECEIVE INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TA0IC_ADDR	0055H			/* TIMER A0 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TA1IC_ADDR	0056H			/* TIMER A1 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TA2IC_ADDR	0057H			/* TIMER A2 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TA3IC_ADDR	0058H			/* TIMER A3 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TA4IC_ADDR	0059H			/* TIMER A4 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TB0IC_ADDR	005AH			/* TIMER B0 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TB1IC_ADDR	005BH			/* TIMER B1 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		TB2IC_ADDR	005CH			/* TIMER B2 INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		INT0IC_ADDR 005DH			/* INT0~ INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		INT1IC_ADDR 005EH			/* INT1~ INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		INT2IC_ADDR 005FH			/* INT2~ INTERRUPT CONTROL REGISTER */

#pragma ADDRESS		FMR1_ADDR	01B5H			/* FLASH MEMORY CONTROL REGISTER 1 */

#pragma ADDRESS		FMR0_ADDR	01B7H			/* FLASH MEMORY CONTROL REGISTER 0 */

#pragma ADDRESS		RMAD2_ADDR	01B8H			/* ADDRESS MATCH INTERRUPT REGISTER 2 */

#pragma ADDRESS		AIER2_ADDR	01BBH			/* ADDRESS MATCH INTERRUPT ENABLE REGISTER 2 */

#pragma ADDRESS		RMAD3_ADDR	01BCH			/* ADDRESS MATCH INTERRUPT REGISTER 3 */

#pragma ADDRESS		PCLKR_ADDR	025EH			/* PERIPHERAL CLOCK SELECT REGISTER */

#pragma ADDRESS		TBSR_ADDR	0340H			/* TIMER B3,4,5 COUNT START FLAG */

#pragma ADDRESS		TA11_ADDR	0342H			/* TIMER A1-1 REGISTER */

#pragma ADDRESS		TA21_ADDR	0344H			/* TIMER A2-1 REGISTER */

#pragma ADDRESS		TA41_ADDR	0346H			/* TIMER A4-1 REGISTER */

#pragma ADDRESS		INVC0_ADDR	0348H			/* THREE-PHASE PWM CONTROL REGESTER 0 */

#pragma ADDRESS		INVC1_ADDR	0349H			/* THREE-PHASE PWM CONTROL REGISTER 1 */

#pragma ADDRESS		IDB0_ADDR	034AH			/* THREE-PHASE OUTPUT BUFFER REGISTER 0 */

#pragma ADDRESS		IDB1_ADDR	034BH			/* THREE-PHASE OUTPUT BUFFER REGISTER 1 */

#pragma ADDRESS		DTT_ADDR	034CH			/* DEAD TIME TIMER */

#pragma ADDRESS		ICTB2_ADDR	034DH			/* TIMER B2 INTERRUPT OCCURRENCES FREQUENCY SET COUNTER */

#pragma ADDRESS		TB3_ADDR	0350H			/* TIMER B3 REGISTER */

#pragma ADDRESS		TB4_ADDR	0352H			/* TIMER B4 REGISTER */

#pragma ADDRESS		TB5_ADDR	0354H			/* TIMER B5 REGISTER */

#pragma ADDRESS		TB3MR_ADDR	035BH			/* TIMER B3 MODE REGISTER */

#pragma ADDRESS		TB4MR_ADDR	035CH			/* TIMER B4 MODE REGISTER */

#pragma ADDRESS		TB5MR_ADDR	035DH			/* TIMER B5 MODE REGISTER */

#pragma ADDRESS		IFSR2A_ADDR	035EH			/* INTERRUPT REQUEST CAUSE SELECT REGISTER 2 */

#pragma ADDRESS		IFSR_ADDR	035FH			/* INTERRUPT REQUEST CAUSE SELECT REGISTER */

#pragma ADDRESS		S3TRR_ADDR	0360H			/* SI/O3 TRANSMIT/RECEIVE REGISTER */

#pragma ADDRESS		S3C_ADDR	0362H			/* SI/O3 CONTROL REGISTER */

#pragma ADDRESS		S3BRG_ADDR	0363H			/* SI/O3 BIT RATE GENERATOR */

#pragma ADDRESS		S4TRR_ADDR	0364H			/* SI/O4 TRANSMIT/RECEIVE REGISTER */

#pragma ADDRESS		S4C_ADDR	0366H			/* SI/O4 CONTROL REGISTER */

#pragma ADDRESS		S4BRG_ADDR	0367H			/* SI/O4 BIT RATE GENERATOR */

#pragma ADDRESS		U0SMR4_ADDR	036CH			/* UART0 SPECIAL MODE REGISTER 4 */

#pragma ADDRESS		U0SMR3_ADDR	036DH			/* UART0 SPECIAL MODE REGISTER 3 */

#pragma ADDRESS		U0SMR2_ADDR	036EH			/* UART0 SPECIAL MODE REGISTER 2 */

#pragma ADDRESS		U0SMR_ADDR	036FH			/* UART0 SPECIAL MODE REGISTER */

#pragma ADDRESS		U1SMR4_ADDR	0370H			/* UART1 SPECIAL MODE REGISTER 4 */

#pragma ADDRESS		U1SMR3_ADDR	0371H			/* UART1 SPECIAL MODE REGISTER 3 */

#pragma ADDRESS		U1SMR2_ADDR	0372H			/* UART1 SPECIAL MODE REGISTER 2 */

#pragma ADDRESS		U1SMR_ADDR	0373H			/* UART1 SPECIAL MODE REGISTER */

#pragma ADDRESS		U2SMR4_ADDR	0374H			/* UART2 SPECIAL MODE REGISTER 4 */

#pragma ADDRESS		U2SMR3_ADDR 0375H			/* UART2 SPECIAL MODE REGISTER 3 */

#pragma ADDRESS		U2SMR2_ADDR 0376H			/* UART2 SPECIAL MODE REGISTER 2 */

#pragma ADDRESS		U2SMR_ADDR	0377H			/* UART2 SPECIAL MODE REGISTER */

#pragma ADDRESS		U2MR_ADDR	0378H			/* UART2 TRANSMIT/RECEIVE MODE REGISTER */

#pragma ADDRESS		U2BRG_ADDR	0379H			/* UART2 BIT RATE GENERATOR */

#pragma ADDRESS		U2TB_ADDR	037AH			/* UART2 TRANSMIT BUFFER REGISTER */

#pragma ADDRESS		U2C0_ADDR	037CH			/* UART2 TRANSMIT/RECEIVE CONTROL REGISTER 0 */

#pragma ADDRESS		U2C1_ADDR	037DH			/* UART2 TRANSMIT/RECEIVE CONTROL REGISTER 1 */

#pragma ADDRESS		U2RB_ADDR	037EH			/* UART2 RECEIVE BUFFER REGISTER */

#pragma ADDRESS		TABSR_ADDR	0380H			/* COUNT START FLAG */

#pragma ADDRESS		CPSRF_ADDR	0381H			/* CLOCK PRESCALER RESET FLAG */

#pragma ADDRESS		ONSF_ADDR	0382H			/* ONE-SHOT START FLAG */

#pragma ADDRESS		TRGSR_ADDR	0383H			/* TRIGGER SELECT REGISTER */

#pragma ADDRESS		UDF_ADDR	0384H			/* UP/DOWN FLAG */

#pragma ADDRESS		TA0_ADDR	0386H			/* TIMER A0 REGISTER */

#pragma ADDRESS		TA1_ADDR	0388H			/* TIMER A1 REGISTER */

#pragma ADDRESS		TA2_ADDR	038AH			/* TIMER A2 REGISTER */

#pragma ADDRESS		TA3_ADDR	038CH			/* TIMER A3 REGISTER */

#pragma ADDRESS		TA4_ADDR	038EH			/* TIMER A4 REGISTER */

#pragma ADDRESS		TB0_ADDR	0390H			/* TIMER B0 REGISTER */

#pragma ADDRESS		TB1_ADDR	0392H			/* TIMER B1 REGISTER */

#pragma ADDRESS		TB2_ADDR	0394H			/* TIMER B2 REGISTER */

#pragma ADDRESS		TA0MR_ADDR	0396H			/* TIMER A0 MODE REGISTER */

#pragma ADDRESS		TA1MR_ADDR	0397H			/* TIMER A1 MODE REGISTER */

#pragma ADDRESS		TA2MR_ADDR	0398H			/* TIMER A2 MODE REGISTER */

#pragma ADDRESS		TA3MR_ADDR	0399H			/* TIMER A3 MODE REGISTER */

#pragma ADDRESS		TA4MR_ADDR	039AH			/* TIMER A4 MODE REGISTER */

#pragma ADDRESS		TB0MR_ADDR	039BH			/* TIMER B0 MODE REGISTER */

#pragma ADDRESS		TB1MR_ADDR	039CH			/* TIMER B1 MODE REGISTER */

#pragma ADDRESS		TB2MR_ADDR	039DH			/* TIMER B2 MODE REGISTER */

#pragma ADDRESS		TB2SC_ADDR	039EH			/* TIMER B2 SPECIAL MODE REGISTER */

#pragma ADDRESS		U0MR_ADDR	03A0H			/* UART0 TRANSMIT/RECEIVE MODE REGISTER */

#pragma ADDRESS		U0BRG_ADDR	03A1H			/* UART0 BIT RATE GENERATOR */

#pragma ADDRESS		U0TB_ADDR	03A2H			/* UART0 TRANSMIT BUFFER REGISTER */

#pragma ADDRESS		U0C0_ADDR	03A4H			/* UART0 TRANSMIT/RECEIVE CONTROL REGISTER 0 */

#pragma ADDRESS		U0C1_ADDR	03A5H			/* UART0 TRANSMIT/RECEIVE CONTROL REGISTER 1 */

#pragma ADDRESS		U0RB_ADDR	03A6H			/* UART0 RECEIVE BUFFER REGISTER */

#pragma ADDRESS		U1MR_ADDR	03A8H			/* UART1 TRANSMIT/RECEIVE MODE REGISTER */

#pragma ADDRESS		U1BRG_ADDR	03A9H			/* UART1 BIT RATE GENERATOR */

#pragma ADDRESS		U1TB_ADDR	03AAH			/* UART1 TRANSMIT BUFFER REGISTER */

#pragma ADDRESS		U1C0_ADDR	03ACH			/* UART1 TRANSMIT/RECEIVE CONTROL REGISTER 0 */

#pragma ADDRESS		U1C1_ADDR	03ADH			/* UART1 TRANSMIT/RECEIVE CONTROL REGISTER 1 */

#pragma ADDRESS		U1RB_ADDR	03AEH			/* UART1 RECEIVE BUFFER REGISTER */

#pragma ADDRESS		UCON_ADDR	03B0H			/* UART TRANSMIT/RECEIVE CONTROL REGISTER 2 */

#pragma ADDRESS		FIDR_ADDR	03B4H			/* FLASH IDENTIFICATION REGISTER */

#pragma ADDRESS		DM0SL_ADDR	03B8H			/* DMA0 CAUSE SELECT REGISTER */

#pragma ADDRESS		DM1SL_ADDR	03BAH			/* DMA1 CAUSE SELECT REGISTER */

#pragma ADDRESS		CRCD_ADDR	03BCH			/* CRC DATA REGISTER */

#pragma ADDRESS		CRCIN_ADDR	03BEH			/* CRC INPUT REGISTER */

#pragma ADDRESS		AD0_ADDR	03C0H			/* A-D REGISTER 0 */

#pragma ADDRESS		AD1_ADDR	03C2H			/* A-D REGISTER 1 */

#pragma ADDRESS		AD2_ADDR	03C4H			/* A-D REGISTER 2 */

#pragma ADDRESS		AD3_ADDR	03C6H			/* A-D REGISTER 3 */

#pragma ADDRESS		AD4_ADDR	03C8H			/* A-D REGISTER 4 */

#pragma ADDRESS		AD5_ADDR	03CAH			/* A-D REGISTER 5 */

#pragma ADDRESS		AD6_ADDR	03CCH			/* A-D REGISTER 6 */

#pragma ADDRESS		AD7_ADDR	03CEH			/* A-D REGISTER 7 */

#pragma ADDRESS		ADCON2_ADDR 03D4H			/* A-D CONTROL REGISTER 2 */

#pragma ADDRESS		ADCON0_ADDR 03D6H			/* A-D CONTROL REGISTER 0 */

#pragma ADDRESS		ADCON1_ADDR 03D7H			/* A-D CONTROL REGISTER 1 */

#pragma ADDRESS		DA0_ADDR	03D8H			/* D-A REGISTER 0 */

#pragma ADDRESS		DA1_ADDR	03DAH			/* D-A REGISTER 1 */

#pragma ADDRESS		DACON_ADDR	03DCH			/* D-A CONTROL REGISTER */

#pragma ADDRESS		PC14_ADDR	03DEH			/* PORT P14 CONTROL REGISTER */

#pragma ADDRESS		PUR3_ADDR	03DFH			/* PULL-UP CONTROL REGISTER 3 */

#pragma ADDRESS		P0_ADDR		03E0H			/* PORT P0 REGISTER */

#pragma ADDRESS		P1_ADDR		03E1H			/* PORT P1 REGISTER */

#pragma ADDRESS		P0D_ADDR	03E2H			/* PORT P0 DIRECTION REGISTER */

#pragma ADDRESS		P1D_ADDR	03E3H			/* PORT P1 DIRECTION REGISTER */

#pragma ADDRESS		P2_ADDR		03E4H			/* PORT P2 REGISTER */

#pragma ADDRESS		P3_ADDR		03E5H			/* PORT P3 REGISTER */

#pragma ADDRESS		P2D_ADDR	03E6H			/* PORT P2 DIRECTION REGISTER */

#pragma ADDRESS		P3D_ADDR	03E7H			/* PORT P3 DIRECTION REGISTER */

#pragma ADDRESS		P4_ADDR		03E8H			/* PORT P4 REGISTER */

#pragma ADDRESS		P5_ADDR		03E9H			/* PORT P5 REGISTER */

#pragma ADDRESS		P4D_ADDR	03EAH			/* PORT P4 DIRECTION REGISTER */

#pragma ADDRESS		P5D_ADDR	03EBH			/* PORT P5 DIRECTION REGISTER */

#pragma ADDRESS		P6_ADDR		03ECH			/* PORT P6 REGISTER */

#pragma ADDRESS		P7_ADDR		03EDH			/* PORT P7 REGISTER */

#pragma ADDRESS		P6D_ADDR	03EEH			/* PORT P6 DIRECTION REGISTER */

#pragma ADDRESS		P7D_ADDR	03EFH			/* PORT P7 DIRECTION REGISTER */

#pragma ADDRESS		P8_ADDR		03F0H			/* PORT P8 REGISTER */

#pragma ADDRESS		P9_ADDR		03F1H			/* PORT P9 REGISTER */

#pragma ADDRESS		P8D_ADDR	03F2H			/* PORT P8 DIRECTION REGISTER */

#pragma ADDRESS		P9D_ADDR	03F3H			/* PORT P9 DIRECTION REGISTER */

#pragma ADDRESS		P10_ADDR	03F4H			/* PORT P10 REGISTER */

#pragma ADDRESS		P11_ADDR	03F5H			/* PORT P11 REGISTER */

#pragma ADDRESS		P10D_ADDR	03F6H			/* PORT P10 DIRECTION REGISTER */

#pragma ADDRESS		P1D1_ADDR	03F7H			/* PORT P11 DIRECTION REGISTER */

#pragma ADDRESS		P12_ADDR	03F8H			/* PORT P12 REGISTER */

#pragma ADDRESS		P13_ADDR	03F9H			/* PORT P13 REGISTER */

#pragma ADDRESS		P1D2_ADDR	03FAH			/* PORT P12 DIRECTION REGISTER */

#pragma ADDRESS		P1D3_ADDR	03FBH			/* PORT P13 DIRECTION REGISTER */

#pragma ADDRESS		PUR0_ADDR	03FCH			/* PULL-UP CONTROL REGISTER 0 */

#pragma ADDRESS		PUR1_ADDR	03FDH			/* PULL-UP CONTROL REGISTER 1 */

#pragma ADDRESS		PUR2_ADDR	03FEH			/* PULL-UP CONTROL REGISTER 2 */

#pragma ADDRESS		PCR_ADDR	03FFH			/* PORT CONTROL REGISTER */

/********************************************************
*	DECLARE	 SFR char									*
********************************************************/
unsigned char	DA0_ADDR;						/* D-A REGISTER 0 */
#define		DA0		DA0_ADDR

unsigned char	DA1_ADDR;						/* D-A REGISTER 1 */
#define		DA1		DA1_ADDR

/*--------------------------------------------------------
	UP/DOWN FLAG ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
--------------------------------------------------------*/
unsigned char	UDF_ADDR;
#define		UDF		UDF_ADDR

/********************************************************
*	DECLARE	 SFR SHORT									*
********************************************************/
/*--------------------------------------------------------
	TIMER REGISTERS : READ AND WRITE DATA IN 16-BIT UNITS.
--------------------------------------------------------*/
unsigned short	 TA11_ADDR;						/* TIMER A1-1 REGISTER */
#define		TA11	TA11_ADDR

unsigned short	 TA21_ADDR;						/* TIMER A2-1 REGISTER */
#define		TA21	TA21_ADDR

unsigned short	 TA41_ADDR;						/* TIMER A4-1 REGISTER */
#define		TA41	TA41_ADDR

unsigned short	 TB3_ADDR;						/* TIMER B3 REGISTER */
#define		TB3		TB3_ADDR

unsigned short	 TB4_ADDR;						/* TIMER B4 REGISTER */
#define		TB4		TB4_ADDR

unsigned short	 TB5_ADDR;						/* TIMER B5 REGISTER */
#define		TB5		TB5_ADDR

unsigned short	 TA0_ADDR;						/* TIMER A0 REGISTER */
#define		TA0		TA0_ADDR

unsigned short	 TA1_ADDR;						/* TIMER A1 REGISTER */
#define		TA1		TA1_ADDR

unsigned short	 TA2_ADDR;						/* TIMER A2 REGISTER */
#define		TA2		TA2_ADDR

unsigned short	 TA3_ADDR;						/* TIMER A3 REGISTER */
#define		TA3		TA3_ADDR

unsigned short	 TA4_ADDR;						/* TIMER A4 REGISTER */
#define		TA4		TA4_ADDR

unsigned short	 TB0_ADDR;						/* TIMER B0 REGISTER */
#define		TB0		TB0_ADDR

unsigned short	 TB1_ADDR;						/* TIMER B1 REGISTER */
#define		TB1		TB1_ADDR

unsigned short	 TB2_ADDR;						/* TIMER B2 REGISTER */
#define		TB2		TB2_ADDR

/********************************************************
*	DECLARE SFR BIT										*
********************************************************/
struct BIT_DEF {
		char	B0:1;
		char	B1:1;
		char	B2:1;
		char	B3:1;
		char	B4:1;
		char	B5:1;
		char	B6:1;
		char	B7:1;
};
union BYTE_DEF{
	struct BIT_DEF BIT;
	char	BYTE;
};

/*------------------------------------------------------
	PROCESSOR MODE REGISTER 0
------------------------------------------------------*/
union BYTE_DEF PM0_ADDR;
#define		PM0				PM0_ADDR.BYTE

#define		PM00			PM0_ADDR.BIT.B0		/* PROCESSOR MODE BIT */
#define		PM01			PM0_ADDR.BIT.B1		/* PROCESSOR MODE BIT */
#define		PM02			PM0_ADDR.BIT.B2		/* R/W MODE SELECT BIT */
#define		PM03			PM0_ADDR.BIT.B3		/* SOFTWARE RESET BIT */
#define		PM04			PM0_ADDR.BIT.B4		/* MULTIPLEXED BUS SPACE SELECT BIT */
#define		PM05			PM0_ADDR.BIT.B5		/* MULTIPLEXED BUS SPACE SELECT BIT */
#define		PM06			PM0_ADDR.BIT.B6		/* PORT P4_0 TO P4_3 FUNCTION SELECT BIT */
#define		PM07			PM0_ADDR.BIT.B7		/* BCLK OUTPUT DISABLE BIT */

/*------------------------------------------------------
	PROCESSOR MODE REGISTER 1
------------------------------------------------------*/
union BYTE_DEF PM1_ADDR;
#define		PM1				PM1_ADDR.BYTE

#define		PM10			PM1_ADDR.BIT.B0		/* CS2 AREA SWITCHING BIT */
#define		PM11			PM1_ADDR.BIT.B1		/* PORT P3_4 TO P3_7 FUNCTION SELECT BIT */
#define		PM12			PM1_ADDR.BIT.B2		/* WATCH DOG TIMER FUNCTION SELECT BIT */
#define		PM13			PM1_ADDR.BIT.B3		/* INTERMAL RESERVED AREA EXPANSION BIT */
#define		PM14			PM1_ADDR.BIT.B4		/* MEMORY AREA EXPANSION BIT */
#define		PM15			PM1_ADDR.BIT.B5		/* MEMORY AREA EXPANSION BIT */
#define		PM17			PM1_ADDR.BIT.B7		/* WAIT BIT */

/*------------------------------------------------------
	SYSTEM CLOCK CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF CM0_ADDR;
#define		CM0				CM0_ADDR.BYTE

#define		CM0_0			CM0_ADDR.BIT.B0		/* CLOCK OUTPUT FUNCTION SELECT BIT */
#define		CM0_1			CM0_ADDR.BIT.B1		/* CLOCK OUTPUT FUNCTION SELECT BIT */
#define		CM0_2			CM0_ADDR.BIT.B2		/* WAIT PERIPHERAL FUNCTION CLOCK STOP BIT */
#define 	CM0_3			CM0_ADDR.BIT.B3 	/* XCIN-XCOUT DRIVE CAPACITY SELECT BIT */
#define		CM0_4			CM0_ADDR.BIT.B4		/* PORT XC SELECT BIT */
#define		CM0_5			CM0_ADDR.BIT.B5		/* MAIN CLOCK STOP BIT */
#define		CM0_6			CM0_ADDR.BIT.B6		/* MAIN CLOCK DIVISION SELECT BIT 0 */
#define		CM0_7			CM0_ADDR.BIT.B7		/* SYSTEM CLOCK SELECT BIT */

/*------------------------------------------------------
	SYSTEM CLOCK CONTROL REGISTER 1
------------------------------------------------------*/
union BYTE_DEF CM1_ADDR;
#define		CM1				CM1_ADDR.BYTE

#define		CM10			CM1_ADDR.BIT.B0		/* ALL CLOCK STOP CONTROL BIT */
#define		CM11			CM1_ADDR.BIT.B1		/* SYSTEM CLOCK SELECT BIT */
#define		CM15			CM1_ADDR.BIT.B5		/* XIN-XOUT DRIVE CAPACITY SELECT BIT */
#define		CM16			CM1_ADDR.BIT.B6		/* MAIN CLOCK DIVISION SELECT BIT 1 */
#define		CM17			CM1_ADDR.BIT.B7		/* MAIN CLOCK DIVISION SELECT BIT 1 */

/*------------------------------------------------------
	CHIP SELECT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF CSR_ADDR;
#define		CSR				CSR_ADDR.BYTE

#define		CS0				CSR_ADDR.BIT.B0		/* CS0~ OUTPUT ENABLE BIT */
#define		CS1				CSR_ADDR.BIT.B1		/* CS1~ OUTPUT ENABLE BIT */
#define		CS2				CSR_ADDR.BIT.B2		/* CS2~ OUTPUT ENABLE BIT */
#define		CS3				CSR_ADDR.BIT.B3		/* CS3~ OUTPUT ENABLE BIT */
#define		CS0W			CSR_ADDR.BIT.B4		/* CS0~ WAIT BIT */
#define		CS1W			CSR_ADDR.BIT.B5		/* CS1~ WAIT BIT */
#define		CS2W			CSR_ADDR.BIT.B6		/* CS2~ WAIT BIT */
#define		CS3W			CSR_ADDR.BIT.B7		/* CS3~ WAIT BIT */

/*------------------------------------------------------
	ADDRESS MATCH INTERRUPT ENABLE REGISTER
------------------------------------------------------*/
union BYTE_DEF AIER_ADDR;
#define		AIER			AIER_ADDR.BYTE

#define		AIER0			AIER_ADDR.BIT.B0	/* ADDRESS MATCH INTERRUPT 0 ENABLE BIT */
#define		AIER1			AIER_ADDR.BIT.B1	/* ADDRESS MATCH INTERRUPT 1 ENABLE BIT */

/*------------------------------------------------------
	PROTECT REGISTER
------------------------------------------------------*/
union BYTE_DEF PRCR_ADDR;
#define		PRCR			PRCR_ADDR.BYTE

#define		PRCR_0			PRCR_ADDR.BIT.B0	/* ENABLE WRITTING TO SYSTEM CLOCK CONTROL REGISTERS 0 AND 1 */
#define		PRCR_1			PRCR_ADDR.BIT.B1	/* ENABLE WRITTING TO PROCESSOR MODE REGISTERS 0 AND 1 */
#define		PRCR_2			PRCR_ADDR.BIT.B2	/* ENABLE WRITTING TO PORT P9 DIRECTION REGISTER AND SI/OI CONTROL REGISTER(I=3,4) */

/*------------------------------------------------------
	DATA BANK REGISTER
------------------------------------------------------*/
union BYTE_DEF DBR_ADDR;
#define		DBR				DBR_ADDR.BYTE

#define		OFS				DBR_ADDR.BIT.B2		/* OFFSET BIT */
#define		BSR0			DBR_ADDR.BIT.B3		/* BANK SELECT BIT 0 */
#define		BSR1			DBR_ADDR.BIT.B4		/* BANK SELECT BIT 1 */
#define		BSR2			DBR_ADDR.BIT.B5		/* BANK SELECT BIT 2 */

/*------------------------------------------------------
	OSCILLATION STOP DETECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF CM2_ADDR;
#define		CM2				CM2_ADDR.BYTE

#define		CM20			CM2_ADDR.BIT.B0		/* OSCILLATION STOP DETECTION BIT */
#define		CM21			CM2_ADDR.BIT.B1		/* MAIN CLOCK SWITCH BIT */
#define		CM22			CM2_ADDR.BIT.B2		/* OSCILLATION STOP DETECTION STATUS */
#define		CM23			CM2_ADDR.BIT.B3		/* CLOCK MONITOR BIT */
#define		CM27			CM2_ADDR.BIT.B7		/* OPERATION SELECT BIT(WHEN AN OSCILLATION STOP IS DETECTED) */

/*------------------------------------------------------
	WATCHDOG TIMER START REGISTER
------------------------------------------------------*/
union BYTE_DEF WDTS_ADDR;
#define		WDTS			WDTS_ADDR.BYTE

/*------------------------------------------------------
	WATCHDOG TIMER CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF WDC_ADDR;
#define		WDC				WDC_ADDR.BYTE

#define		WDC7			WDC_ADDR.BIT.B7		/* PRESCALER SELECT BIT */

/*------------------------------------------------------
	CHIP SELECT EXPANSION CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF CSE_ADDR;
#define		CSE				CSE_ADDR.BYTE

#define		CSE00W			CSE_ADDR.BIT.B0		/* CS0~ WAIT EXPANSION BIT */
#define		CSE01W			CSE_ADDR.BIT.B1		/* CS0~ WAIT EXPANSION BIT */
#define		CSE10W			CSE_ADDR.BIT.B2		/* CS1~ WAIT EXPANSION BIT */
#define		CSE11W			CSE_ADDR.BIT.B3		/* CS1~ WAIT EXPANSION BIT */
#define		CSE20W			CSE_ADDR.BIT.B4		/* CS2~ WAIT EXPANSION BIT */
#define		CSE21W			CSE_ADDR.BIT.B5		/* CS2~ WAIT EXPANSION BIT */
#define		CSE30W			CSE_ADDR.BIT.B6		/* CS3~ WAIT EXPANSION BIT */
#define		CSE31W			CSE_ADDR.BIT.B7		/* CS3~ WAIT EXPANSION BIT */

/*------------------------------------------------------
	PLL CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF PLC0_ADDR;
#define		PLC0			PLC0_ADDR.BYTE

#define		PLC00			PLC0_ADDR.BIT.B0	/* PROGRAMMABLE COUNTER SELECT BIT */
#define		PLC01			PLC0_ADDR.BIT.B1	/* PROGRAMMABLE COUNTER SELECT BIT */
#define		PLC02			PLC0_ADDR.BIT.B2	/* PROGRAMMABLE COUNTER SELECT BIT */
#define		PLC06			PLC0_ADDR.BIT.B6	/* EXTERNAL LOW-PASS FILTER CONNECTING BIT */
#define		PLC07			PLC0_ADDR.BIT.B7	/* OPERATION ENABLE BIT */

/*------------------------------------------------------
	PROCESSOR MODE REGISTER 2
------------------------------------------------------*/
union BYTE_DEF PM2_ADDR;
#define		PM2				PM2_ADDR.BYTE

#define		PM20			PM2_ADDR.BIT.B0		/* SPECIFYING WAIT WHEN ACCESSING SFR AT PLL OPERATION */

/*------------------------------------------------------
	 DMA0 CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF DM0CON_ADDR;
#define		DM0CON			DM0CON_ADDR.BYTE

#define		DMBIT_DM0CON	DM0CON_ADDR.BIT.B0	/* TRANSFER UNIT BIT SELECT BIT */
#define		DMASL_DM0CON	DM0CON_ADDR.BIT.B1	/* REPEAT TRANSFER MODE SELECT BIT */
#define		DMAS_DM0CON		DM0CON_ADDR.BIT.B2	/* DMA REQUEST BIT */
#define		DMAE_DM0CON		DM0CON_ADDR.BIT.B3	/* DMA ENABLE BIT */
#define		DSD_DM0CON		DM0CON_ADDR.BIT.B4	/* SOURCE ADDRESS DIRECTION SELECT BIT */
#define		DAD_DM0CON		DM0CON_ADDR.BIT.B5	/* DESTINATION ADDRESS DIRECTION SELECT BIT */

/*------------------------------------------------------
	 DMA1 CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF	DM1CON_ADDR;
#define		DM1CON			DM1CON_ADDR.BYTE

#define		DMBIT_DM1CON	DM1CON_ADDR.BIT.B0	/* TRANSFER UNIT BIT SELECT BIT */
#define		DMASL_DM1CON	DM1CON_ADDR.BIT.B1	/* REPEAT TRANSFER MODE SELECT BIT */
#define		DMAS_DM1CON		DM1CON_ADDR.BIT.B2	/* DMA REQUEST BIT */
#define		DMAE_DM1CON		DM1CON_ADDR.BIT.B3	/* DMA ENABLE BIT */
#define		DSD_DM1CON		DM1CON_ADDR.BIT.B4	/* SOURCE ADDRESS DIRECTION SELECT BIT */
#define		DAD_DM1CON		DM1CON_ADDR.BIT.B5	/* DESTINATION ADDRESS DIRECTION SELECT BIT */

/*------------------------------------------------------
	INT3 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF INT3IC_ADDR;
#define		INT3IC			INT3IC_ADDR.BYTE

#define		ILVL0_INT3IC	INT3IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_INT3IC	INT3IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_INT3IC	INT3IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_INT3IC		INT3IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_INT3IC		INT3IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	TIMER B5 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TB5IC_ADDR;
#define		TB5IC			TB5IC_ADDR.BYTE

#define		ILVL0_TB5IC		TB5IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TB5IC		TB5IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TB5IC		TB5IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TB5IC		TB5IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER B4 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TB4IC_ADDR;
#define		TB4IC			TB4IC_ADDR.BYTE

#define		ILVL0_TB4IC		TB4IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TB4IC		TB4IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TB4IC		TB4IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TB4IC		TB4IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER B3 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TB3IC_ADDR;
#define		TB3IC			TB3IC_ADDR.BYTE

#define		ILVL0_TB3IC		TB3IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TB3IC		TB3IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TB3IC		TB3IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TB3IC		TB3IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	SI/O4 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S4IC_ADDR;
#define		S4IC			S4IC_ADDR.BYTE

#define		ILVL0_S4IC		S4IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S4IC		S4IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S4IC		S4IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S4IC			S4IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_S4IC		S4IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	SI/O3 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S3IC_ADDR;
#define		S3IC			S3IC_ADDR.BYTE

#define		ILVL0_S3IC		S3IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S3IC		S3IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S3IC		S3IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S3IC			S3IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_S3IC		S3IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	INT5 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF INT5IC_ADDR;
#define		INT5IC			INT5IC_ADDR.BYTE

#define		ILVL0_INT5IC	INT5IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_INT5IC	INT5IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_INT5IC	INT5IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_INT5IC		INT5IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_INT5IC		INT5IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	INT4 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF INT4IC_ADDR;
#define		INT4IC			INT4IC_ADDR.BYTE

#define		ILVL0_INT4IC	INT4IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_INT4IC	INT4IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_INT4IC	INT4IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_INT4IC		INT4IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_INT4IC		INT4IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	BUS COLLISION DETECTION INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF BCNIC_ADDR;
#define		BCNIC			BCNIC_ADDR.BYTE

#define		ILVL0_BCNIC		BCNIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_BCNIC		BCNIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_BCNIC		BCNIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_BCNIC		BCNIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	DMA0 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF DM0IC_ADDR;
#define		DM0IC			DM0IC_ADDR.BYTE

#define		ILVL0_DM0IC		DM0IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_DM0IC		DM0IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_DM0IC		DM0IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_DM0IC		DM0IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	DMA1 INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF DM1IC_ADDR;
#define		DM1IC			DM1IC_ADDR.BYTE

#define		ILVL0_DM1IC		DM1IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_DM1IC		DM1IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_DM1IC		DM1IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_DM1IC		DM1IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	KEY INPUT INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF KUPIC_ADDR;
#define		KUPIC			KUPIC_ADDR.BYTE

#define		KUPIC_0		KUPIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		KUPIC_1		KUPIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		KUPIC_2		KUPIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		KUPIC_3		KUPIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	A-D CONVERSION INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF ADIC_ADDR;
#define		ADIC			ADIC_ADDR.BYTE

#define		ILVL0_ADIC		ADIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_ADIC		ADIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_ADIC		ADIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_ADIC			ADIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	UART2 TRANSMIT INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S2TIC_ADDR;
#define		S2TIC			S2TIC_ADDR.BYTE

#define		ILVL0_S2TIC		S2TIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S2TIC		S2TIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S2TIC		S2TIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S2TIC		S2TIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	UART2 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S2RIC_ADDR;
#define		S2RIC			S2RIC_ADDR.BYTE

#define		ILVL0_S2RIC		S2RIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S2RIC		S2RIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S2RIC		S2RIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S2RIC		S2RIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	UART0 TRANSMIT INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S0TIC_ADDR;
#define		S0TIC			S0TIC_ADDR.BYTE

#define		ILVL0_S0TIC		S0TIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S0TIC		S0TIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S0TIC		S0TIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S0TIC		S0TIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	UART0 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S0RIC_ADDR;
#define		S0RIC			S0RIC_ADDR.BYTE

#define		ILVL0_S0RIC		S0RIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S0RIC		S0RIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S0RIC		S0RIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S0RIC		S0RIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	UART1 TRANSMIT INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S1TIC_ADDR;
#define		S1TIC			S1TIC_ADDR.BYTE

#define		ILVL0_S1TIC		S1TIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S1TIC		S1TIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S1TIC		S1TIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S1TIC		S1TIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	UART1 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF S1RIC_ADDR;
#define		S1RIC			S1RIC_ADDR.BYTE

#define		ILVL0_S1RIC		S1RIC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_S1RIC		S1RIC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_S1RIC		S1RIC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_S1RIC		S1RIC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER A0 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TA0IC_ADDR;
#define		TA0IC			TA0IC_ADDR.BYTE

#define		ILVL0_TA0IC		TA0IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TA0IC		TA0IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TA0IC		TA0IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TA0IC		TA0IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER A1 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TA1IC_ADDR;
#define		TA1IC			TA1IC_ADDR.BYTE

#define		TA1IC_0		TA1IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		TA1IC_1		TA1IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		TA1IC_2		TA1IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		TA1IC_3		TA1IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER A2 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TA2IC_ADDR;
#define		TA2IC			TA2IC_ADDR.BYTE

#define		ILVL0_TA2IC		TA2IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TA2IC		TA2IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TA2IC		TA2IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TA2IC		TA2IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER A3 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TA3IC_ADDR;
#define		TA3IC			TA3IC_ADDR.BYTE

#define		TA3IC_0		TA3IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		TA3IC_1		TA3IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		TA3IC_2		TA3IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		TA3IC_3		TA3IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER A4 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TA4IC_ADDR;
#define		TA4IC			TA4IC_ADDR.BYTE

#define		ILVL0_TA4IC		TA4IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TA4IC		TA4IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TA4IC		TA4IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TA4IC		TA4IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER B0 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TB0IC_ADDR;
#define		TB0IC			TB0IC_ADDR.BYTE

#define		ILVL0_TB0IC		TB0IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TB0IC		TB0IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TB0IC		TB0IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TB0IC		TB0IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER B1 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TB1IC_ADDR;
#define		TB1IC			TB1IC_ADDR.BYTE

#define		ILVL0_TB1IC		TB1IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TB1IC		TB1IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TB1IC		TB1IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TB1IC		TB1IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	TIMER B2 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF TB2IC_ADDR;
#define		TB2IC			TB2IC_ADDR.BYTE

#define		ILVL0_TB2IC		TB2IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_TB2IC		TB2IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_TB2IC		TB2IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_TB2IC		TB2IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */

/*------------------------------------------------------
	INT0 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF INT0IC_ADDR;
#define		INT0IC			INT0IC_ADDR.BYTE

#define		ILVL0_INT0IC	INT0IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_INT0IC	INT0IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_INT0IC	INT0IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_INT0IC		INT0IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_INT0IC		INT0IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	INT1 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF INT1IC_ADDR;
#define		INT1IC			INT1IC_ADDR.BYTE

#define		ILVL0_INT1IC	INT1IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_INT1IC	INT1IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_INT1IC	INT1IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_INT1IC		INT1IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_INT1IC		INT1IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	INT2 RECEIVE INTERRUPT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF INT2IC_ADDR;
#define		INT2IC			INT2IC_ADDR.BYTE

#define		ILVL0_INT2IC	INT2IC_ADDR.BIT.B0	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL1_INT2IC	INT2IC_ADDR.BIT.B1	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		ILVL2_INT2IC	INT2IC_ADDR.BIT.B2	/* INTERRUPT PRIORITY LEVEL SELECT BIT */
#define		IR_INT2IC		INT2IC_ADDR.BIT.B3	/* INTERRUPT REQUEST BIT */
#define		POL_INT2IC		INT2IC_ADDR.BIT.B4	/* POLARITY SELECT BIT */

/*------------------------------------------------------
	FLASH MEMORY CONTROL REGISTER 1 
------------------------------------------------------*/
union BYTE_DEF FMR1_ADDR;
#define		FMR1			FMR1_ADDR.BYTE

#define		FMR11			FMR1_ADDR.BIT.B1	/* EW1 MODE SELECT BIT */
#define		FMR16			FMR1_ADDR.BIT.B6	/* LOCK BIT STATUS FLAG */

/*------------------------------------------------------
	 FLASH MEMORY CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF FMR0_ADDR;
#define		FMR0			FMR0_ADDR.BYTE

#define		FMR00			FMR0_ADDR.BIT.B0	/* RY/BY~ STATUS FLAG */
#define		FMR01			FMR0_ADDR.BIT.B1	/* EW0 MODE SELECT BIT */
#define		FMR02			FMR0_ADDR.BIT.B2	/* LOCK BIT DISABLE BIT */
#define		FMR03			FMR0_ADDR.BIT.B3	/* FLASH MEMORY RESET BIT */
#define		FMR05			FMR0_ADDR.BIT.B5	/* USER ROM AREA SELECT BIT */
#define		FMR06			FMR0_ADDR.BIT.B6	/* PROGRAM STATUS FLAG */
#define		FMR07			FMR0_ADDR.BIT.B7	/* ERASE STATUS FLAG */

/*------------------------------------------------------
	ADDRESS MATCH INTERRUPT ENABLE REGISTER 2
------------------------------------------------------*/
union BYTE_DEF AIER2_ADDR;
#define		AIER2			AIER2_ADDR.BYTE

#define		AIER20			AIER2_ADDR.BIT.B0	/* ADDRESS MATCH INTERRUPT 2 ENABLE BIT */
#define		AIER21			AIER2_ADDR.BIT.B1	/* ADDRESS MATCH INTERRUPT 3 ENABLE BIT */

/*------------------------------------------------------
	PERIPHERAL CLOCK SELECT REGISTER
------------------------------------------------------*/
union BYTE_DEF PCLKR_ADDR;
#define		PCLKR			PCLKR_ADDR.BYTE

#define		PCLK0			PCLKR_ADDR.BIT.B0	/* TIMERA,B CLOCK SELECT BIT */
#define		PCLK1			PCLKR_ADDR.BIT.B1	/* SI/O CLOCK SELECT BIT */

/*------------------------------------------------------
	TIMER B3,4,5 COUNT START FLAG
------------------------------------------------------*/
union BYTE_DEF TBSR_ADDR;
#define		TBSR			TBSR_ADDR.BYTE

#define		TB3S			TBSR_ADDR.BIT.B5	/* TIMER B3 COUNT START FLAG */
#define		TB4S			TBSR_ADDR.BIT.B6	/* TIMER B4 COUNT START FLAG */
#define		TB5S			TBSR_ADDR.BIT.B7	/* TIMER B5 COUNT START FLAG */

/*------------------------------------------------------
	THREE-PHASE PWM CONTROL REGESTER 0 
------------------------------------------------------*/
union BYTE_DEF INVC0_ADDR;
#define		INVC0			INVC0_ADDR.BYTE

#define		INV00			INVC0_ADDR.BIT.B0	/* EFFECTIVE INTERRUPT OUTPUT POLARITY SELECT BIT */
#define		INV01			INVC0_ADDR.BIT.B1	/* EFFECTIVE INTERRUPT OUTPUT SPECIFICATION BIT */
#define		INV02			INVC0_ADDR.BIT.B2	/* MODE SELECT BIT */
#define		INV03			INVC0_ADDR.BIT.B3	/* OUTPUT CONTROL BIT */
#define		INV04			INVC0_ADDR.BIT.B4	/* POSITIVE AND NEGATIVE PHASES CONCURRENT L OUTPUT DISABLE FUNCTION ENABLE BIT */
#define		INV05			INVC0_ADDR.BIT.B5	/* POSITIVE AND NEGATIVE PHASES CONCURRENT L OUTPUT DETECT FLAG */
#define		INV06			INVC0_ADDR.BIT.B6	/* MODULATION MODE SELECT BIT */
#define		INV07			INVC0_ADDR.BIT.B7	/* SOFTWARE TRIGGER BIT */

/*------------------------------------------------------
	THREE-PHASE PWM CONTROL REGESTER 1
------------------------------------------------------*/
union BYTE_DEF INVC1_ADDR;
#define		INVC1			INVC1_ADDR.BYTE

#define		INV10			INVC1_ADDR.BIT.B0	/* TIMER AI START TRIGGER SIGNAL SELECT BIT */
#define		INV11			INVC1_ADDR.BIT.B1	/* TIMER A1-1,A2-1,A4-1 CONTROL BIT */
#define		INV12			INVC1_ADDR.BIT.B2	/* DEAD TIME TIMER COUNT SOURCE SELECT BIT */
#define		INV13			INVC1_ADDR.BIT.B3	/* CARRIER WAVE DETECT FLAG */
#define		INV14			INVC1_ADDR.BIT.B4	/* OUTPUT PORALITY CONTROL BIT */
#define		INV15			INVC1_ADDR.BIT.B5	/* DEAD TIME INVALID BIT */
#define		INV16			INVC1_ADDR.BIT.B6	/* DEAD TIME TIMER TRIGGER SELECT BIT */
#define		INV17			INVC1_ADDR.BIT.B7	/* WAVEFORM REFLECT TIMING SELECT BIT */

/*------------------------------------------------------
	THREE-PHASE OUTPUT BUFFER REGISTER 0
------------------------------------------------------*/
union BYTE_DEF IDB0_ADDR;
#define		IDB0			IDB0_ADDR.BYTE

#define		DU0				IDB0_ADDR.BIT.B0	/* U  PHASE OUTPUT BUFFER 0 */
#define		DUB0			IDB0_ADDR.BIT.B1	/* U~ PHASE OUTPUT BUFFER 0 */
#define		DV0				IDB0_ADDR.BIT.B2	/* V  PHASE OUTPUT BUFFER 0 */
#define		DVB0			IDB0_ADDR.BIT.B3	/* V~ PHASE OUTPUT BUFFER 0 */
#define		DW0				IDB0_ADDR.BIT.B4	/* W  PHASE OUTPUT BUFFER 0 */
#define		DWB0			IDB0_ADDR.BIT.B5	/* W~ PHASE OUTPUT BUFFER 0 */

/*------------------------------------------------------
	THREE-PHASE OUTPUT BUFFER REGISTER 1
------------------------------------------------------*/
union BYTE_DEF IDB1_ADDR;
#define		IDB1			IDB1_ADDR.BYTE

#define		DU1				IDB1_ADDR.BIT.B0	/* U  PHASE OUTPUT BUFFER 1 */
#define		DUB1			IDB1_ADDR.BIT.B1	/* U~ PHASE OUTPUT BUFFER 1 */
#define		DV1				IDB1_ADDR.BIT.B2	/* V  PHASE OUTPUT BUFFER 1 */
#define		DVB1			IDB1_ADDR.BIT.B3	/* V~ PHASE OUTPUT BUFFER 1 */
#define		DW1				IDB1_ADDR.BIT.B4	/* W  PHASE OUTPUT BUFFER 1 */
#define		DWB1			IDB1_ADDR.BIT.B5	/* W~ PHASE OUTPUT BUFFER 1 */

/*------------------------------------------------------
	 DEAD TIME TIMER ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
union BYTE_DEF DTT_ADDR;
#define		DTT				DTT_ADDR.BYTE

/*------------------------------------------------------------------
	 TIMER B2 INTERRUPT OCCURRENCES FREQUENCY SET COUNTER ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
-------------------------------------------------------------------*/
union BYTE_DEF ICTB2_ADDR;
#define		ICTB2			ICTB2_ADDR.BYTE

/*------------------------------------------------------
	 TIMER B3 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB3MR_ADDR;
#define		TB3MR			TB3MR_ADDR.BYTE

#define		TMOD0_TB3MR		TB3MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TB3MR		TB3MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TB3MR		TB3MR_ADDR.BIT.B2
#define		MR1_TB3MR		TB3MR_ADDR.BIT.B3
#define		MR2_TB3MR		TB3MR_ADDR.BIT.B4
#define		MR3_TB3MR		TB3MR_ADDR.BIT.B5
#define		TCK0_TB3MR		TB3MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TB3MR		TB3MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER B4 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB4MR_ADDR;
#define		TB4MR			TB4MR_ADDR.BYTE

#define		TMOD0_TB4MR		TB4MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TB4MR		TB4MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TB4MR		TB4MR_ADDR.BIT.B2
#define		MR1_TB4MR		TB4MR_ADDR.BIT.B3
#define		MR3_TB4MR		TB4MR_ADDR.BIT.B5
#define		TCK0_TB4MR		TB4MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TB4MR		TB4MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER B5 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB5MR_ADDR;
#define		TB5MR			TB5MR_ADDR.BYTE

#define		TMOD0_TB5MR		TB5MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TB5MR		TB5MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TB5MR		TB5MR_ADDR.BIT.B2
#define		MR1_TB5MR		TB5MR_ADDR.BIT.B3
#define		MR3_TB5MR		TB5MR_ADDR.BIT.B5
#define		TCK0_TB5MR		TB5MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TB5MR		TB5MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 INTERRUPT REQUEST CAUSE SELECT REGISTER 2
------------------------------------------------------*/
union BYTE_DEF IFSR2A_ADDR;
#define		IFSR2A			IFSR2A_ADDR.BYTE

#define		IFSR26			IFSR2A_ADDR.BIT.B6	/* INTERRUPT REQUEST CAUSE SELECT BIT */
#define		IFSR27			IFSR2A_ADDR.BIT.B7	/* INTERRUPT REQUEST CAUSE SELECT BIT */

/*------------------------------------------------------
	 INTERRUPT REQUEST CAUSE SELECT REGISTER
------------------------------------------------------*/
union BYTE_DEF IFSR_ADDR;
#define		IFSR			IFSR_ADDR.BYTE

#define		IFSR0			IFSR_ADDR.BIT.B0	/* INT0~ INTERRUPT POLARITY SWITCHING BIT */
#define		IFSR1			IFSR_ADDR.BIT.B1	/* INT1~ INTERRUPT POLARITY SWITCHING BIT */
#define		IFSR2			IFSR_ADDR.BIT.B2	/* INT2~ INTERRUPT POLARITY SWITCHING BIT */
#define		IFSR3			IFSR_ADDR.BIT.B3	/* INT3~ INTERRUPT POLARITY SWITCHING BIT */
#define		IFSR4			IFSR_ADDR.BIT.B4	/* INT4~ INTERRUPT POLARITY SWITCHING BIT */
#define		IFSR5			IFSR_ADDR.BIT.B5	/* INT5~ INTERRUPT POLARITY SWITCHING BIT */
#define		IFSR6			IFSR_ADDR.BIT.B6	/* INTERRUPT REQUEST CAUSE SELECT BIT */
#define		IFSR7			IFSR_ADDR.BIT.B7	/* INTERRUPT REQUEST CAUSE SELECT BIT */

/*------------------------------------------------------
	SI/O3 TRANSMIT/RECEIVE REGISTER
------------------------------------------------------*/
union BYTE_DEF S3TRR_ADDR;
#define		S3TRR			S3TRR_ADDR.BYTE

/*------------------------------------------------------
	SI/O3 CONTROL REGISTER 
------------------------------------------------------*/
union BYTE_DEF S3C_ADDR;
#define		S3C				S3C_ADDR.BYTE

#define		SM30			S3C_ADDR.BIT.B0		/* INTERNAL SYNCHRONOUS CLOCK SELECT BIT */
#define		SM31			S3C_ADDR.BIT.B1		/* INTERNAL SYNCHRONOUS CLOCK SELECT BIT */
#define		SM32			S3C_ADDR.BIT.B2		/* SOUT3 OUTPUT DISABLE BIT */
#define		SM33			S3C_ADDR.BIT.B3		/* SI/O3 PORT SELECT BIT */
#define		SM34			S3C_ADDR.BIT.B4		/* CLK POLARITY SELECT BIT */
#define		SM35			S3C_ADDR.BIT.B5		/* TRANSFER DIRECTION SELECT BIT */
#define		SM36			S3C_ADDR.BIT.B6		/* SYNCHRONOUS CLOCK SELECT BIT */
#define		SM37			S3C_ADDR.BIT.B7		/* SOUT3 INITIAL VALUE SET BIT */

/*------------------------------------------------------
	SI/O3 BIT RATE GENERATOR ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
union BYTE_DEF S3BRG_ADDR;
#define		S3BRG			S3BRG_ADDR.BYTE

/*------------------------------------------------------
	SI/O4 TRANSMIT/RECEIVE REGISTER
------------------------------------------------------*/
union BYTE_DEF S4TRR_ADDR;
#define		S4TRR			S4TRR_ADDR.BYTE

/*------------------------------------------------------
	SI/O4 CONTROL REGISTER 
------------------------------------------------------*/
union BYTE_DEF S4C_ADDR;
#define		S4C				S4C_ADDR.BYTE

#define		SM40			S4C_ADDR.BIT.B0		/* INTERNAL SYNCHRONOUS CLOCK SELECT BIT */
#define		SM41			S4C_ADDR.BIT.B1		/* INTERNAL SYNCHRONOUS CLOCK SELECT BIT */
#define		SM42			S4C_ADDR.BIT.B2		/* SOUT4 OUTPUT DISABLE BIT */
#define		SM43			S4C_ADDR.BIT.B3		/* SI/O4 PORT SELECT BIT */
#define		SM44			S4C_ADDR.BIT.B4		/* CLK POLARITY SELECT BIT */
#define		SM45			S4C_ADDR.BIT.B5		/* TRANSFER DIRECTION SELECT BIT */
#define		SM46			S4C_ADDR.BIT.B6		/* SYNCHRONOUS CLOCK SELECT BIT */
#define		SM47			S4C_ADDR.BIT.B7		/* SOUT4 INITIAL VALUE SET BIT */

/*------------------------------------------------------
	SI/O4 BIT RATE GENERATOR ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
union BYTE_DEF S4BRG_ADDR;
#define		S4BRG			S4BRG_ADDR.BYTE

/*------------------------------------------------------
	UART0 SPECIAL MODE REGISTER 4
------------------------------------------------------*/
union BYTE_DEF U0SMR4_ADDR;
#define		U0SMR4			U0SMR4_ADDR.BYTE

#define		STAREQ_U0SMR4	U0SMR4_ADDR.BIT.B0	/* START CONDITION GENERATE BIT */
#define		RSTAREQ_U0SMR4	U0SMR4_ADDR.BIT.B1	/* RESTART CONDITION GENERATE BIT */
#define		STPREQ_U0SMR4	U0SMR4_ADDR.BIT.B2	/* STOP CONDITION GENERATE BIT */
#define		STSPSEL_U0SMR4	U0SMR4_ADDR.BIT.B3	/* SCL,SDA OUTPUT SELECT BIT */
#define		ACKD_U0SMR4		U0SMR4_ADDR.BIT.B4	/* ACK DATA BIT */
#define		ACKC_U0SMR4		U0SMR4_ADDR.BIT.B5	/* ACK DATA OUTPUT ENABLE BIT */
#define		SCLHI_U0SMR4	U0SMR4_ADDR.BIT.B6	/* SCL OUTPUT STOP ENABLE BIT */
#define		SWC9_U0SMR4		U0SMR4_ADDR.BIT.B7	/* FINAL BIT L HOLD ENABLE BIT */

/*------------------------------------------------------
	UART0 SPECIAL MODE REGISTER 3
------------------------------------------------------*/
union BYTE_DEF U0SMR3_ADDR;
#define		U0SMR3			U0SMR3_ADDR.BYTE

#define		CKPH_U0SMR3		U0SMR3_ADDR.BIT.B1	/* CLOCK PHASE SET BIT */
#define		NODC_U0SMR3		U0SMR3_ADDR.BIT.B3	/* CLOCK OUTPUT SET BIT */
#define		DL0_U0SMR3		U0SMR3_ADDR.BIT.B5	/* SDA0(TXD0) DIGITAL DELAY SETUP BIT */
#define		DL1_U0SMR3		U0SMR3_ADDR.BIT.B6	/* SDA0(TXD0) DIGITAL DELAY SETUP BIT */
#define		DL2_U0SMR3		U0SMR3_ADDR.BIT.B7	/* SDA0(TXD0) DIGITAL DELAY SETUP BIT */

/*------------------------------------------------------
	UART0 SPECIAL MODE REGISTER 2
------------------------------------------------------*/
union BYTE_DEF U0SMR2_ADDR;
#define		U0SMR2			U0SMR2_ADDR.BYTE

#define		IICM2_U0SMR2	U0SMR2_ADDR.BIT.B0	/* IIC MODE SELECTION BIT 2 */
#define		CSC_U0SMR2		U0SMR2_ADDR.BIT.B1	/* CLOCK-SYNCHRONOUS BIT */
#define		SWC_U0SMR2		U0SMR2_ADDR.BIT.B2	/* SCL WAIT OUTPUT BIT */
#define		ALS_U0SMR2		U0SMR2_ADDR.BIT.B3	/* SDA OUTPUT STOP BIT */
#define		STAC_U0SMR2		U0SMR2_ADDR.BIT.B4	/* UART0 INITIALIZATION BIT */
#define		SWC2_U0SMR2		U0SMR2_ADDR.BIT.B5	/* SCL WAIT OUTPUT BIT 2 */
#define		SDHI_U0SMR2		U0SMR2_ADDR.BIT.B6	/* SDA OUTPUT DISABLE BIT */

/*------------------------------------------------------
	UART0 SPECIAL MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF U0SMR_ADDR;
#define		U0SMR			U0SMR_ADDR.BYTE

#define		IICM_U0SMR		U0SMR_ADDR.BIT.B0	/* IIC MODE SELECTION BIT */
#define		ABC_U0SMR		U0SMR_ADDR.BIT.B1	/* ARBITRATION LOST DETECTING FLAG CONTROL BIT */
#define		BBS_U0SMR		U0SMR_ADDR.BIT.B2	/* BUS BUSY FLAG */
#define		LSYN_U0SMR		U0SMR_ADDR.BIT.B3	/* SCLL SYNC OUTPUT ENABLE BIT */
#define		ABSCS_U0SMR		U0SMR_ADDR.BIT.B4	/* BUS COLLISION DETECT SAMPLING CLOCK SELECT BIT */
#define		ACSE_U0SMR		U0SMR_ADDR.BIT.B5	/* AUTO CLEAR FUNCTION SELECT BIT OF TRANSMIT ENABLE BIT */
#define		SSS_U0SMR		U0SMR_ADDR.BIT.B6	/* TRANSMIT START CONDITION SELECT BIT */

/*------------------------------------------------------
	UART1 SPECIAL MODE REGISTER 4
------------------------------------------------------*/
union BYTE_DEF U1SMR4_ADDR;
#define		U1SMR4			U1SMR4_ADDR.BYTE

#define		STAREQ_U1SMR4	U1SMR4_ADDR.BIT.B0	/* START CONDITION GENERATE BIT */
#define		RSTAREQ_U1SMR4	U1SMR4_ADDR.BIT.B1	/* RESTART CONDITION GENERATE BIT */
#define		STPREQ_U1SMR4	U1SMR4_ADDR.BIT.B2	/* STOP CONDITION GENERATE BIT */
#define		STSPSEL_U1SMR4	U1SMR4_ADDR.BIT.B3	/* SCL,SDA OUTPUT SELECT BIT */
#define		ACKD_U1SMR4		U1SMR4_ADDR.BIT.B4	/* ACK DATA BIT */
#define		ACKC_U1SMR4		U1SMR4_ADDR.BIT.B5	/* ACK DATA OUTPUT ENABLE BIT */
#define		SCLHI_U1SMR4	U1SMR4_ADDR.BIT.B6	/* SCL OUTPUT STOP ENABLE BIT */
#define		SWC9_U1SMR4		U1SMR4_ADDR.BIT.B7	/* FINAL BIT L HOLD ENABLE BIT */

/*------------------------------------------------------
	UART1 SPECIAL MODE REGISTER 3
------------------------------------------------------*/
union BYTE_DEF U1SMR3_ADDR;
#define		U1SMR3			U1SMR3_ADDR.BYTE

#define		CKPH_U1SMR3		U1SMR3_ADDR.BIT.B1	/* CLOCK PHASE SET BIT */
#define		NODC_U1SMR3		U1SMR3_ADDR.BIT.B3	/* CLOCK OUTPUT SET BIT */
#define		DL0_U1SMR3		U1SMR3_ADDR.BIT.B5	/* SDA1(TXD1) DIGITAL DELAY SETUP BIT */
#define		DL1_U1SMR3		U1SMR3_ADDR.BIT.B6	/* SDA1(TXD1) DIGITAL DELAY SETUP BIT */
#define		DL2_U1SMR3		U1SMR3_ADDR.BIT.B7	/* SDA1(TXD1) DIGITAL DELAY SETUP BIT */

/*------------------------------------------------------
	UART1 SPECIAL MODE REGISTER 2
------------------------------------------------------*/
union BYTE_DEF U1SMR2_ADDR;
#define		U1SMR2			U1SMR2_ADDR.BYTE

#define		IICM2_U1SMR2	U1SMR2_ADDR.BIT.B0	/* IIC MODE SELECTION BIT 2 */
#define		CSC_U1SMR2		U1SMR2_ADDR.BIT.B1	/* CLOCK-SYNCHRONOUS BIT */
#define		SWC_U1SMR2		U1SMR2_ADDR.BIT.B2	/* SCL WAIT OUTPUT BIT */
#define		ALS_U1SMR2		U1SMR2_ADDR.BIT.B3	/* SDA OUTPUT STOP BIT */
#define		STAC_U1SMR2		U1SMR2_ADDR.BIT.B4	/* UART0 INITIALIZATION BIT */
#define		SWC2_U1SMR2		U1SMR2_ADDR.BIT.B5	/* SCL WAIT OUTPUT BIT 2 */
#define		SDHI_U1SMR2		U1SMR2_ADDR.BIT.B6	/* SDA OUTPUT DISABLE BIT */

/*------------------------------------------------------
	UART1 SPECIAL MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF U1SMR_ADDR;
#define		U1SMR			U1SMR_ADDR.BYTE

#define		IICM_U1SMR		U1SMR_ADDR.BIT.B0	/* IIC MODE SELECTION BIT */
#define		ABC_U1SMR		U1SMR_ADDR.BIT.B1	/* ARBITRATION LOST DETECTING FLAG CONTROL BIT */
#define		BBS_U1SMR		U1SMR_ADDR.BIT.B2	/* BUS BUSY FLAG */
#define		LSYN_U1SMR		U1SMR_ADDR.BIT.B3	/* SCLL SYNC OUTPUT ENABLE BIT */
#define		ABSCS_U1SMR		U1SMR_ADDR.BIT.B4	/* BUS COLLISION DETECT SAMPLING CLOCK SELECT BIT */
#define		ACSE_U1SMR		U1SMR_ADDR.BIT.B5	/* AUTO CLEAR FUNCTION SELECT BIT OF TRANSMIT ENABLE BIT */
#define		SSS_U1SMR		U1SMR_ADDR.BIT.B6	/* TRANSMIT START CONDITION SELECT BIT */

/*------------------------------------------------------
	UART2 SPECIAL MODE REGISTER 4
------------------------------------------------------*/
union BYTE_DEF U2SMR4_ADDR;
#define		U2SMR4			U2SMR4_ADDR.BYTE

#define		STAREQ_U2SMR4	U2SMR4_ADDR.BIT.B0	/* START CONDITION GENERATE BIT */
#define		RSTAREQ_U2SMR4	U2SMR4_ADDR.BIT.B1	/* RESTART CONDITION GENERATE BIT */
#define		STPREQ_U2SMR4	U2SMR4_ADDR.BIT.B2	/* STOP CONDITION GENERATE BIT */
#define		STSPSEL_U2SMR4	U2SMR4_ADDR.BIT.B3	/* SCL,SDA OUTPUT SELECT BIT */
#define		ACKD_U2SMR4		U2SMR4_ADDR.BIT.B4	/* ACK DATA BIT */
#define		ACKC_U2SMR4		U2SMR4_ADDR.BIT.B5	/* ACK DATA OUTPUT ENABLE BIT */
#define		SCLHI_U2SMR4	U2SMR4_ADDR.BIT.B6	/* SCL OUTPUT STOP ENABLE BIT */
#define		SWC9_U2SMR4		U2SMR4_ADDR.BIT.B7	/* FINAL BIT L HOLD ENABLE BIT */

/*------------------------------------------------------
	UART2 SPECIAL MODE REGISTER 3
------------------------------------------------------*/
union BYTE_DEF U2SMR3_ADDR;
#define		U2SMR3			U2SMR3_ADDR.BYTE

#define		CKPH_U2SMR3		U2SMR3_ADDR.BIT.B1	/* CLOCK PHASE SET BIT */
#define		NODC_U2SMR3		U2SMR3_ADDR.BIT.B3	/* CLOCK OUTPUT SET BIT */
#define		DL0_U2SMR3		U2SMR3_ADDR.BIT.B5	/* SDA2(TXD2) DIGITAL DELAY SETUP BIT */
#define		DL1_U2SMR3		U2SMR3_ADDR.BIT.B6	/* SDA2(TXD2) DIGITAL DELAY SETUP BIT */
#define		DL2_U2SMR3		U2SMR3_ADDR.BIT.B7	/* SDA2(TXD2) DIGITAL DELAY SETUP BIT */

/*------------------------------------------------------
	UART2 SPECIAL MODE REGISTER 2
------------------------------------------------------*/
union BYTE_DEF U2SMR2_ADDR;
#define		U2SMR2			U2SMR2_ADDR.BYTE

#define		IICM2_U2SMR2	U2SMR2_ADDR.BIT.B0	/* IIC MODE SELECTION BIT 2 */
#define		CSC_U2SMR2		U2SMR2_ADDR.BIT.B1	/* CLOCK-SYNCHRONOUS BIT */
#define		SWC_U2SMR2		U2SMR2_ADDR.BIT.B2	/* SCL WAIT OUTPUT BIT */
#define		ALS_U2SMR2		U2SMR2_ADDR.BIT.B3	/* SDA OUTPUT STOP BIT */
#define		STAC_U2SMR2		U2SMR2_ADDR.BIT.B4	/* UART0 INITIALIZATION BIT */
#define		SWC2_U2SMR2		U2SMR2_ADDR.BIT.B5	/* SCL WAIT OUTPUT BIT 2 */
#define		SDHI_U2SMR2		U2SMR2_ADDR.BIT.B6	/* SDA OUTPUT DISABLE BIT */

/*------------------------------------------------------
	UART2 SPECIAL MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF U2SMR_ADDR;
#define		U2SMR			U2SMR_ADDR.BYTE

#define		IICM_U2SMR		U2SMR_ADDR.BIT.B0	/* IIC MODE SELECTION BIT */
#define		ABC_U2SMR		U2SMR_ADDR.BIT.B1	/* ARBITRATION LOST DETECTING FLAG CONTROL BIT */
#define		BBS_U2SMR		U2SMR_ADDR.BIT.B2	/* BUS BUSY FLAG */
#define		LSYN_U2SMR		U2SMR_ADDR.BIT.B3	/* SCLL SYNC OUTPUT ENABLE BIT */
#define		ABSCS_U2SMR		U2SMR_ADDR.BIT.B4	/* BUS COLLISION DETECT SAMPLING CLOCK SELECT BIT */
#define		ACSE_U2SMR		U2SMR_ADDR.BIT.B5	/* AUTO CLEAR FUNCTION SELECT BIT OF TRANSMIT ENABLE BIT */
#define		SSS_U2SMR		U2SMR_ADDR.BIT.B6	/* TRANSMIT START CONDITION SELECT BIT */

/*------------------------------------------------------
	UART2 TRANSMIT/RECEIVE MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF U2MR_ADDR;
#define		U2MR			U2MR_ADDR.BYTE

#define		SMD0_U2MR		U2MR_ADDR.BIT.B0	/* SERIAL I/O MODE SELECT BIT */
#define		SMD1_U2MR		U2MR_ADDR.BIT.B1	/* SERIAL I/O MODE SELECT BIT */
#define		SMD2_U2MR		U2MR_ADDR.BIT.B2	/* SERIAL I/O MODE SELECT BIT */
#define		CKDIR_U2MR		U2MR_ADDR.BIT.B3	/* INTERNAL/EXTERNAL CLOCK SELECT BIT */
#define		STPS_U2MR		U2MR_ADDR.BIT.B4	/* STOP BIT LENGTH SELECT BIT */
#define		PRY_U2MR		U2MR_ADDR.BIT.B5	/* ODD/EVEN PARITY SELECT BIT */
#define		PRYE_U2MR		U2MR_ADDR.BIT.B6	/* PARITY ENABLE BIT */
#define		IOPOL_U2MR		U2MR_ADDR.BIT.B7	/* TXD RXD I/O POLARITY REVERSE BIT */

/*------------------------------------------------------
	UART2 BIT RATE GENERATOR ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
union BYTE_DEF U2BRG_ADDR;
#define		U2BRG			U2BRG_ADDR.BYTE

/*------------------------------------------------------
	UART2 TRANSMIT/RECEIVE CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF U2C0_ADDR;
#define		U2C0			U2C0_ADDR.BYTE

#define		CLK0_U2C0		U2C0_ADDR.BIT.B0	/* BRG COUNT SOURCE SELECT BIT */
#define		CLK1_U2C0		U2C0_ADDR.BIT.B1	/* BRG COUNT SOURCE SELECT BIT */
#define		CRS_U2C0		U2C0_ADDR.BIT.B2	/* CTS~/RTS~ FUNCTION SELECT BIT */
#define		TXEPT_U2C0		U2C0_ADDR.BIT.B3	/* TRANSMIT REGISTER EMPTY FLAG */
#define		CRD_U2C0		U2C0_ADDR.BIT.B4	/* CTS~/RTS~ DISABLE BIT */
#define		NCH_U2C0		U2C0_ADDR.BIT.B5	/* DATA OUTPUT SELECT BIT */
#define		CKPOL_U2C0		U2C0_ADDR.BIT.B6	/* CLK POLARITY SELECT BIT */
#define		UFORM_U2C0		U2C0_ADDR.BIT.B7	/* TRANSFER FORMAT SELECT BIT */

/*------------------------------------------------------
	UART2 TRANSMIT/RECEIVE CONTROL REGISTER 1			
------------------------------------------------------*/
union BYTE_DEF U2C1_ADDR;
#define		U2C1			U2C1_ADDR.BYTE

#define		TE_U2C1			U2C1_ADDR.BIT.B0	/* TRANSMIT ENABLE BIT */
#define		TI_U2C1			U2C1_ADDR.BIT.B1	/* TRANSMIT BUFFER EMPTY FLAG */
#define		RE_U2C1			U2C1_ADDR.BIT.B2	/* RECEIVE ENABLE BIT */
#define		RI_U2C1			U2C1_ADDR.BIT.B3	/* RECEIVE COMPLETE FLAG */
#define		U2IRS			U2C1_ADDR.BIT.B4	/* UART2 TRANSMIT INTERRUPT CAUSE SELECT BIT */
#define		U2RRM			U2C1_ADDR.BIT.B5	/* UART2 CONTINUOUS RECEIVE MODE ENABLE BIT */
#define		U2LCH			U2C1_ADDR.BIT.B6	/* DATA LOGIC SELECT BIT */
#define		U2ERE			U2C1_ADDR.BIT.B7	/* ERROR SIGNAL OUTPUT ENABLE BIT */

/*------------------------------------------------------
	COUNT START FLAG
------------------------------------------------------*/
union BYTE_DEF TABSR_ADDR;
#define		TABSR			TABSR_ADDR.BYTE

#define		TABSR_0			TABSR_ADDR.BIT.B0	/* TIMER A0 COUNT START FLAG */
#define		TABSR_1			TABSR_ADDR.BIT.B1	/* TIMER A1 COUNT START FLAG */
#define		TABSR_2			TABSR_ADDR.BIT.B2	/* TIMER A2 COUNT START FLAG */
#define		TABSR_3			TABSR_ADDR.BIT.B3	/* TIMER A3 COUNT START FLAG */
#define		TABSR_4			TABSR_ADDR.BIT.B4	/* TIMER A4 COUNT START FLAG */
#define		TABSR_5			TABSR_ADDR.BIT.B5	/* TIMER B0 COUNT START FLAG */
#define		TABSR_6			TABSR_ADDR.BIT.B6	/* TIMER B1 COUNT START FLAG */
#define		TABSR_7			TABSR_ADDR.BIT.B7	/* TIMER B2 COUNT START FLAG */

/*------------------------------------------------------
	CLOCK PRESCALER RESET FLAG
------------------------------------------------------*/
union BYTE_DEF CPSRF_ADDR;
#define		CPSRF			CPSRF_ADDR.BYTE

#define		CPSR			CPSRF_ADDR.BIT.B7	/* CLOCK PRESCALER RESET FLAG */

/*------------------------------------------------------
	ONE-SHOT START FLAG
------------------------------------------------------*/
union BYTE_DEF ONSF_ADDR;
#define		ONSF			ONSF_ADDR.BYTE

#define		ONSF_0			ONSF_ADDR.BIT.B0	/* TIMER A0 ONE-SHOT START FLAG */
#define		ONSF_1			ONSF_ADDR.BIT.B1	/* TIMER A1 ONE-SHOT START FLAG */
#define		ONSF_2			ONSF_ADDR.BIT.B2	/* TIMER A2 ONE-SHOT START FLAG */
#define		ONSF_3			ONSF_ADDR.BIT.B3	/* TIMER A3 ONE-SHOT START FLAG */
#define		ONSF_4			ONSF_ADDR.BIT.B4	/* TIMER A4 ONE-SHOT START FLAG */
#define		TAZIE			ONSF_ADDR.BIT.B5	/* Z PHASE INPUT ENABLE BIT */
#define		TA0TGL			ONSF_ADDR.BIT.B6	/* TIMER A0 EVENT/TRIGGER SELECT BIT */
#define		TA0TGH			ONSF_ADDR.BIT.B7	/* TIMER A0 EVENT/TRIGGER SELECT BIT */

/*------------------------------------------------------
	TRIGGER SELECT REGISTER
------------------------------------------------------*/
union BYTE_DEF TRGSR_ADDR;
#define		TRGSR			TRGSR_ADDR.BYTE

#define		TA1TGL			TRGSR_ADDR.BIT.B0	/* TIMER A1 EVENT/TRIGGER SELECT BIT */
#define		TA1TGH			TRGSR_ADDR.BIT.B1	/* TIMER A1 EVENT/TRIGGER SELECT BIT */
#define		TA2TGL			TRGSR_ADDR.BIT.B2	/* TIMER A2 EVENT/TRIGGER SELECT BIT */
#define		TA2TGH			TRGSR_ADDR.BIT.B3	/* TIMER A2 EVENT/TRIGGER SELECT BIT */
#define		TA3TGL			TRGSR_ADDR.BIT.B4	/* TIMER A3 EVENT/TRIGGER SELECT BIT */
#define		TA3TGH			TRGSR_ADDR.BIT.B5	/* TIMER A3 EVENT/TRIGGER SELECT BIT */
#define		TA4TGL			TRGSR_ADDR.BIT.B6	/* TIMER A4 EVENT/TRIGGER SELECT BIT */
#define		TA4TGH			TRGSR_ADDR.BIT.B7	/* TIMER A4 EVENT/TRIGGER SELECT BIT */

/*------------------------------------------------------
	 TIMER A0 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TA0MR_ADDR;
#define		TA0MR			TA0MR_ADDR.BYTE

#define		TMOD0_TA0MR		TA0MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TA0MR		TA0MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TA0MR		TA0MR_ADDR.BIT.B2
#define		MR1_TA0MR		TA0MR_ADDR.BIT.B3
#define		MR2_TA0MR		TA0MR_ADDR.BIT.B4
#define		MR3_TA0MR		TA0MR_ADDR.BIT.B5
#define		TCK0_TA0MR		TA0MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TA0MR		TA0MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER A1 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TA1MR_ADDR;
#define		TA1MR			TA1MR_ADDR.BYTE

#define		TMOD0_TA1MR		TA1MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TA1MR		TA1MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TA1MR		TA1MR_ADDR.BIT.B2
#define		MR1_TA1MR		TA1MR_ADDR.BIT.B3
#define		MR2_TA1MR		TA1MR_ADDR.BIT.B4
#define		MR3_TA1MR		TA1MR_ADDR.BIT.B5
#define		TCK0_TA1MR		TA1MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TA1MR		TA1MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER A2 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TA2MR_ADDR;
#define		TA2MR			TA2MR_ADDR.BYTE

#define		TMOD0_TA2MR		TA2MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TA2MR		TA2MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TA2MR		TA2MR_ADDR.BIT.B2
#define		MR1_TA2MR		TA2MR_ADDR.BIT.B3
#define		MR2_TA2MR		TA2MR_ADDR.BIT.B4
#define		MR3_TA2MR		TA2MR_ADDR.BIT.B5
#define		TCK0_TA2MR		TA2MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TA2MR		TA2MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER A3 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TA3MR_ADDR;
#define		TA3MR			TA3MR_ADDR.BYTE

#define		TMOD0_TA3MR		TA3MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TA3MR		TA3MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TA3MR		TA3MR_ADDR.BIT.B2
#define		MR1_TA3MR		TA3MR_ADDR.BIT.B3
#define		MR2_TA3MR		TA3MR_ADDR.BIT.B4
#define		MR3_TA3MR		TA3MR_ADDR.BIT.B5
#define		TCK0_TA3MR		TA3MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TA3MR		TA3MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER A4 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TA4MR_ADDR;
#define		TA4MR			TA4MR_ADDR.BYTE

#define		TMOD0_TA4MR		TA4MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TA4MR		TA4MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TA4MR		TA4MR_ADDR.BIT.B2
#define		MR1_TA4MR		TA4MR_ADDR.BIT.B3
#define		MR2_TA4MR		TA4MR_ADDR.BIT.B4
#define		MR3_TA4MR		TA4MR_ADDR.BIT.B5
#define		TCK0_TA4MR		TA4MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TA4MR		TA4MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER B0 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB0MR_ADDR;
#define		TB0MR			TB0MR_ADDR.BYTE

#define		TMOD0_TB0MR		TB0MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TB0MR		TB0MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TB0MR		TB0MR_ADDR.BIT.B2
#define		MR1_TB0MR		TB0MR_ADDR.BIT.B3
#define		MR2_TB0MR		TB0MR_ADDR.BIT.B4
#define		MR3_TB0MR		TB0MR_ADDR.BIT.B5
#define		TCK0_TB0MR		TB0MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TB0MR		TB0MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER B1 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB1MR_ADDR;
#define		TB1MR			TB1MR_ADDR.BYTE

#define		TMOD0_TB1MR		TB1MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TB1MR		TB1MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TB1MR		TB1MR_ADDR.BIT.B2
#define		MR1_TB1MR		TB1MR_ADDR.BIT.B3
#define		MR3_TB1MR		TB1MR_ADDR.BIT.B5
#define		TCK0_TB1MR		TB1MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TB1MR		TB1MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	 TIMER B2 MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB2MR_ADDR;
#define		TB2MR			TB2MR_ADDR.BYTE

#define		TMOD0_TB2MR		TB2MR_ADDR.BIT.B0	/* OPERATION MODE SELECT BIT */
#define		TMOD1_TB2MR		TB2MR_ADDR.BIT.B1	/* OPERATION MODE SELECT BIT */
#define		MR0_TB2MR		TB2MR_ADDR.BIT.B2
#define		MR1_TB2MR		TB2MR_ADDR.BIT.B3
#define		MR3_TB2MR		TB2MR_ADDR.BIT.B5
#define		TCK0_TB2MR		TB2MR_ADDR.BIT.B6	/* COUNT SOURCE SELECT BIT */
#define		TCK1_TB2MR		TB2MR_ADDR.BIT.B7	/* COUNT SOURCE SELECT BIT */

/*------------------------------------------------------
	TIMER B2 SPECIAL MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF TB2SC_ADDR;
#define		TB2SC			TB2SC_ADDR.BYTE

#define		PWCON			TB2SC_ADDR.BIT.B0	/* TIMER B2 RELOAD TIMING SWITCHING BIT */
#define		IVPCR1			TB2SC_ADDR.BIT.B1	/* THREE PHASE OUTPUT PORT NMI CONTROL BIT 1 */

/*------------------------------------------------------
	UART0 TRANSMIT/RECEIVE MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF U0MR_ADDR;
#define		U0MR			U0MR_ADDR.BYTE

#define		SMD0_U0MR		U0MR_ADDR.BIT.B0	/* SERIAL I/O MODE SELECT BIT */
#define		SMD1_U0MR		U0MR_ADDR.BIT.B1	/* SERIAL I/O MODE SELECT BIT */
#define		SMD2_U0MR		U0MR_ADDR.BIT.B2	/* SERIAL I/O MODE SELECT BIT */
#define		CKDIR_U0MR		U0MR_ADDR.BIT.B3	/* INTERNAL/EXTERNAL CLOCK SELECT BIT */
#define		STPS_U0MR		U0MR_ADDR.BIT.B4	/* STOP BIT LENGTH SELECT BIT */
#define		PRY_U0MR		U0MR_ADDR.BIT.B5	/* ODD/EVEN PARITY SELECT BIT */
#define		PRYE_U0MR		U0MR_ADDR.BIT.B6	/* PARITY ENABLE BIT */
#define		IOPOL_U0MR		U0MR_ADDR.BIT.B7	/* TXD,RXD I/O POLARITY REVERSE BIT */

/*------------------------------------------------------
	UART0 BIT RATE GENERATOR ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
union BYTE_DEF U0BRG_ADDR;
#define		U0BRG			U0BRG_ADDR.BYTE

/*------------------------------------------------------
	UART0 TRANSMIT/RECEIVE CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF U0C0_ADDR;
#define		U0C0			U0C0_ADDR.BYTE

#define		CLK0_U0C0		U0C0_ADDR.BIT.B0	/* BRG COUNT SOURCE SELECT BIT */
#define		CLK1_U0C0		U0C0_ADDR.BIT.B1	/* BRG COUNT SOURCE SELECT BIT */
#define		CRS_U0C0		U0C0_ADDR.BIT.B2	/* CTS~/RTS~ FUNCTION SELECT BIT */
#define		TXEPT_U0C0		U0C0_ADDR.BIT.B3	/* TRANSMIT REGISTER EMPTY FLAG */
#define		CRD_U0C0		U0C0_ADDR.BIT.B4	/* CTS~/RTS~ DISABLE BIT */
#define		NCH_U0C0		U0C0_ADDR.BIT.B5	/* DATA OUTPUT SELECT BIT */
#define		CKPOL_U0C0		U0C0_ADDR.BIT.B6	/* CLK POLARITY SELECT BIT */
#define		UFORM_U0C0		U0C0_ADDR.BIT.B7	/* TRANSFER FORMAT SELECT BIT */

/*------------------------------------------------------
	UART0 TRANSMIT/RECEIVE CONTROL REGISTER 1
------------------------------------------------------*/
union BYTE_DEF U0C1_ADDR;
#define		U0C1			U0C1_ADDR.BYTE

#define		TE_U0C1			U0C1_ADDR.BIT.B0	/* TRANSMIT ENABLE BIT */
#define		TI_U0C1			U0C1_ADDR.BIT.B1	/* TRANSMIT BUFFER EMPTY FLAG */
#define		RE_U0C1			U0C1_ADDR.BIT.B2	/* RECEIVE ENABLE BIT */
#define		RI_U0C1			U0C1_ADDR.BIT.B3	/* RECEIVE COMPLETE FLAG */
#define		U0LCH			U0C1_ADDR.BIT.B6	/* DATA LOGIC SELECT BIT */
#define		U0ERE			U0C1_ADDR.BIT.B7	/* ERROR SIGNAL OUTPUT ENABLE BIT */

/*------------------------------------------------------
	UART0 TRANSMIT/RECEIVE MODE REGISTER
------------------------------------------------------*/
union BYTE_DEF U1MR_ADDR;
#define		U1MR			U1MR_ADDR.BYTE

#define		SMD0_U1MR		U1MR_ADDR.BIT.B0	/* SERIAL I/O MODE SELECT BIT */
#define		SMD1_U1MR		U1MR_ADDR.BIT.B1	/* SERIAL I/O MODE SELECT BIT */
#define		SMD2_U1MR		U1MR_ADDR.BIT.B2	/* SERIAL I/O MODE SELECT BIT */
#define		CKDIR_U1MR		U1MR_ADDR.BIT.B3	/* INTERNAL/EXTERNAL CLOCK SELECT BIT */
#define		STPS_U1MR		U1MR_ADDR.BIT.B4	/* STOP BIT LENGTH SELECT BIT */
#define		PRY_U1MR		U1MR_ADDR.BIT.B5	/* ODD/EVEN PARITY SELECT BIT */
#define		PRYE_U1MR		U1MR_ADDR.BIT.B6	/* PARITY ENABLE BIT */
#define		IOPOL_U1MR		U1MR_ADDR.BIT.B7	/* TXD,RXD I/O POLARITY REVERSE BIT */

/*------------------------------------------------------
	UART1 BIT RATE GENERATOR ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
union BYTE_DEF U1BRG_ADDR;
#define		U1BRG			U1BRG_ADDR.BYTE

/*------------------------------------------------------
	UART1 TRANSMIT/RECEIVE CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF U1C0_ADDR;
#define		U1C0			U1C0_ADDR.BYTE

#define		CLK0_U1C0		U1C0_ADDR.BIT.B0	/* BRG COUNT SOURCE SELECT BIT */
#define		CLK1_U1C0		U1C0_ADDR.BIT.B1	/* BRG COUNT SOURCE SELECT BIT */
#define		CRS_U1C0		U1C0_ADDR.BIT.B2	/* CTS~/RTS~ FUNCTION SELECT BIT */
#define		TXEPT_U1C0		U1C0_ADDR.BIT.B3	/* TRANSMIT REGISTER EMPTY FLAG */
#define		CRD_U1C0		U1C0_ADDR.BIT.B4	/* CTS~/RTS~ DISABLE BIT */
#define		NCH_U1C0		U1C0_ADDR.BIT.B5	/* DATA OUTPUT SELECT BIT */
#define		CKPOL_U1C0		U1C0_ADDR.BIT.B6	/* CLK POLARITY SELECT BIT */
#define		UFORM_U1C0		U1C0_ADDR.BIT.B7	/* TRANSFER FORMAT SELECT BIT */

/*------------------------------------------------------
	UART1 TRANSMIT/RECEIVE CONTROL REGISTER 1
------------------------------------------------------*/
union BYTE_DEF U1C1_ADDR;
#define		U1C1			U1C1_ADDR.BYTE

#define		TE_U1C1			U1C1_ADDR.BIT.B0	/* TRANSMIT ENABLE BIT */
#define		TI_U1C1			U1C1_ADDR.BIT.B1	/* TRANSMIT BUFFER EMPTY FLAG */
#define		RE_U1C1			U1C1_ADDR.BIT.B2	/* RECEIVE ENABLE BIT */
#define		RI_U1C1			U1C1_ADDR.BIT.B3	/* RECEIVE COMPLETE FLAG */
#define		U1LCH			U1C1_ADDR.BIT.B6	/* DATA LOGIC SELECT BIT */
#define		U1ERE			U1C1_ADDR.BIT.B7	/* ERROR SIGNAL OUTPUT ENABLE BIT */

/*------------------------------------------------------
	UART TRANSMIT/RECEIVE CONTROL REGISTER 2
------------------------------------------------------*/
union BYTE_DEF UCON_ADDR;
#define		UCON			UCON_ADDR.BYTE

#define		U0IRS			UCON_ADDR.BIT.B0	/* UART0 TRANSMIT INTERRUPT CAUSE SELECT BIT */
#define		U1IRS			UCON_ADDR.BIT.B1	/* UART1 TRANSMIT INTERRUPT CAUSE SELECT BIT */
#define		U0RRM			UCON_ADDR.BIT.B2	/* UART0 CONTINUOUS RECEIVE MODE ENABLE BIT */
#define		U1RRM			UCON_ADDR.BIT.B3	/* UART1 CONTINUOUS RECEIVE MODE ENABLE BIT */
#define		CLKMD0			UCON_ADDR.BIT.B4	/* CLK/CLKS SELECT BIT 0 */
#define		CLKMD1			UCON_ADDR.BIT.B5	/* CLK/CLKS SELECT BIT 1 */
#define		RCSP			UCON_ADDR.BIT.B6	/* SEPARATE CTS~/RTS~ BIT */

/*------------------------------------------------------
	FLASH IDENTIFICATION REGISTER
------------------------------------------------------*/
union BYTE_DEF FIDR_ADDR;
#define		FIDR			FIDR_ADDR.BYTE

#define		FIDR0			FIDR_ADDR.BIT.B0	/* FLASH IDENTIFICATION VALUE */
#define		FIDR1			FIDR_ADDR.BIT.B1	/* FLASH IDENTIFICATION VALUE */

/*------------------------------------------------------
	DMA0 REQUEST CAUSE SELECT REGISTER
------------------------------------------------------*/
union BYTE_DEF DM0SL_ADDR;
#define		DM0SL			DM0SL_ADDR.BYTE

#define		DSEL0_DM0SL		DM0SL_ADDR.BIT.B0	/* DMA REQUEST CAUSE SELECT BIT */
#define		DSEL1_DM0SL		DM0SL_ADDR.BIT.B1	/* DMA REQUEST CAUSE SELECT BIT */
#define		DSEL2_DM0SL		DM0SL_ADDR.BIT.B2	/* DMA REQUEST CAUSE SELECT BIT */
#define		DSEL3_DM0SL		DM0SL_ADDR.BIT.B3	/* DMA REQUEST CAUSE SELECT BIT */
#define		DMS_DM0SL		DM0SL_ADDR.BIT.B6	/* DMA REQUEST CAUSE EXPANSION SELECT BIT */
#define		DSR_DM0SL		DM0SL_ADDR.BIT.B7	/* SOFTWARE DMA REQUEST BIT */

/*------------------------------------------------------
	DMA1 REQUEST CAUSE SELECT REGISTER
------------------------------------------------------*/
union BYTE_DEF DM1SL_ADDR;
#define		DM1SL			DM1SL_ADDR.BYTE

#define		DSEL0_DM1SL		DM1SL_ADDR.BIT.B0	/* DMA REQUEST CAUSE SELECT BIT */
#define		DSEL1_DM1SL		DM1SL_ADDR.BIT.B1	/* DMA REQUEST CAUSE SELECT BIT */
#define		DSEL2_DM1SL 	DM1SL_ADDR.BIT.B2	/* DMA REQUEST CAUSE SELECT BIT */
#define		DSEL3_DM1SL 	DM1SL_ADDR.BIT.B3	/* DMA REQUEST CAUSE SELECT BIT */
#define		DMS_DM1SL		DM1SL_ADDR.BIT.B6	/* DMA REQUEST CAUSE EXPANSION SELECT BIT */
#define		DSR_DM1SL		DM1SL_ADDR.BIT.B7	/* SOFTWARE DMA REQUEST BIT */

/*------------------------------------------------------
	CRC INPUT REGISTER
------------------------------------------------------*/
union BYTE_DEF CRCIN_ADDR;
#define		CRCIN			CRCIN_ADDR.BYTE

/*------------------------------------------------------
	A-D CONTROL REGISTER 2
------------------------------------------------------*/
union BYTE_DEF ADCON2_ADDR;
#define		ADCON2			ADCON2_ADDR.BYTE

#define		SMP				ADCON2_ADDR.BIT.B0	/* A-D CONVERSION METHOD SELECT BIT */
#define		ADGSEL0			ADCON2_ADDR.BIT.B1	/* A-D INPUT GROUP SELECT BIT */
#define		ADGSEL1			ADCON2_ADDR.BIT.B2	/* A-D INPUT GROUP SELECT BIT */
#define		CKS2			ADCON2_ADDR.BIT.B4	/* FREQUENCY SELECT BIT 2 */

/*------------------------------------------------------
	A-D CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF ADCON0_ADDR;
#define		ADCON0			ADCON0_ADDR.BYTE

#define		CH0				ADCON0_ADDR.BIT.B0	/* ANALOG INPUT PIN SELECT BIT */
#define		CH1				ADCON0_ADDR.BIT.B1	/* ANALOG INPUT PIN SELECT BIT */
#define		CH2				ADCON0_ADDR.BIT.B2	/* ANALOG INPUT PIN SELECT BIT */
#define		MD0				ADCON0_ADDR.BIT.B3	/* A-D OPERATION MODE SELECT BIT 0 */
#define		MD1				ADCON0_ADDR.BIT.B4	/* A-D OPERATION MODE SELECT BIT 0 */
#define		TRG				ADCON0_ADDR.BIT.B5	/* TRIGGER SELECT BIT */
#define		ADST			ADCON0_ADDR.BIT.B6	/* A-D CONVERSION START FLAG */
#define		CKS0			ADCON0_ADDR.BIT.B7	/* FREQUENCY SELECT BIT 0 */

/*------------------------------------------------------
	A-D CONTROL REGISTER 1
------------------------------------------------------*/
union BYTE_DEF ADCON1_ADDR;
#define		ADCON1			ADCON1_ADDR.BYTE

#define		SCAN0			ADCON1_ADDR.BIT.B0	/* A-D SWEEP PIN SELECT BIT */
#define		SCAN1			ADCON1_ADDR.BIT.B1	/* A-D SWEEP PIN SELECT BIT */
#define		MD2				ADCON1_ADDR.BIT.B2	/* A-D OPERATION MODE SELECT BIT 1 */
#define		BITS			ADCON1_ADDR.BIT.B3	/* 8/10-BIT MODE SELECT BIT */
#define		CKS1			ADCON1_ADDR.BIT.B4	/* FREQUENCY SELECT BIT 1 */
#define		VCUT			ADCON1_ADDR.BIT.B5	/* VREF CONNECT BIT */
#define		OPA0			ADCON1_ADDR.BIT.B6	/* EXTERNAL OP-AMP CONNECTION MODE BIT */
#define		OPA1			ADCON1_ADDR.BIT.B7	/* EXTERNAL OP-AMP CONNECTION MODE BIT */

/*------------------------------------------------------
	D-A CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF DACON_ADDR;
#define		DACON			DACON_ADDR.BYTE

#define		DA0E			DACON_ADDR.BIT.B0	/* D-A0 OUTPUT ENABLE BIT */
#define		DA1E			DACON_ADDR.BIT.B1	/* D-A1 OUTPUT ENABLE BIT */

/*------------------------------------------------------
	PORT P14 CONTROL REGISTER (128-PIN VERSION)
------------------------------------------------------*/
union BYTE_DEF PC14_ADDR;
#define		PC14			PC14_ADDR.BYTE

#define		P140			PC14_ADDR.BIT.B0	/* PORT P14_0 REGISTER */
#define		P141			PC14_ADDR.BIT.B1	/* PORT P14_1 REGISTER */
#define		P1D40			PC14_ADDR.BIT.B4	/* PORT P14_0 DIRECTION REGISTER */
#define		P1D41			PC14_ADDR.BIT.B5	/* PORT P14_1 DIRECTION REGISTER */

/*------------------------------------------------------
	PULL-UP CONTROL REGISTER 3 (128-PIN VERSION)
------------------------------------------------------*/
union BYTE_DEF PUR3_ADDR;
#define		PUR3			PUR3_ADDR.BYTE

#define		PU30			PUR3_ADDR.BIT.B0	/* P11_0 TO P11_3 PULL-UP */
#define		PU31			PUR3_ADDR.BIT.B1	/* P11_4 TO P11_7 PULL-UP */
#define		PU32			PUR3_ADDR.BIT.B2	/* P12_0 TO P12_3 PULL-UP */
#define		PU33			PUR3_ADDR.BIT.B3	/* P12_4 TO P12_7 PULL-UP */
#define		PU34			PUR3_ADDR.BIT.B4	/* P13_0 TO P13_3 PULL-UP */
#define		PU35			PUR3_ADDR.BIT.B5	/* P13_4 TO P13_7 PULL-UP */
#define		PU36			PUR3_ADDR.BIT.B6	/* P14_0,P14_1 PULL-UP */
#define		PU37			PUR3_ADDR.BIT.B7	/* P11 TO P14 EFFECTIVE BIT */

/*------------------------------------------------------
	PORT P0 REGISTER
------------------------------------------------------*/
union BYTE_DEF P0_ADDR;
#define		P0				P0_ADDR.BYTE

#define		P0_0			P0_ADDR.BIT.B0		/* PORT P0_0 REGISTER */
#define		P0_1			P0_ADDR.BIT.B1		/* PORT P0_1 REGISTER */
#define		P0_2			P0_ADDR.BIT.B2		/* PORT P0_2 REGISTER */
#define		P0_3			P0_ADDR.BIT.B3		/* PORT P0_3 REGISTER */
#define		P0_4			P0_ADDR.BIT.B4		/* PORT P0_4 REGISTER */
#define		P0_5			P0_ADDR.BIT.B5		/* PORT P0_5 REGISTER */
#define		P0_6			P0_ADDR.BIT.B6		/* PORT P0_6 REGISTER */
#define		P0_7			P0_ADDR.BIT.B7		/* PORT P0_7 REGISTER */

/*------------------------------------------------------
	PORT P1 REGISTER
------------------------------------------------------*/
union BYTE_DEF P1_ADDR;
#define		P1				P1_ADDR.BYTE

#define		P1_0			P1_ADDR.BIT.B0		/* PORT P1_0 REGISTER */
#define		P1_1			P1_ADDR.BIT.B1		/* PORT P1_1 REGISTER */
#define		P1_2			P1_ADDR.BIT.B2		/* PORT P1_2 REGISTER */
#define		P1_3			P1_ADDR.BIT.B3		/* PORT P1_3 REGISTER */
#define		P1_4			P1_ADDR.BIT.B4		/* PORT P1_4 REGISTER */
#define		P1_5			P1_ADDR.BIT.B5		/* PORT P1_5 REGISTER */
#define		P1_6			P1_ADDR.BIT.B6		/* PORT P1_6 REGISTER */
#define		P1_7			P1_ADDR.BIT.B7		/* PORT P1_7 REGISTER */

/*------------------------------------------------------
	PORT P0 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P0D_ADDR;
#define		P0D				P0D_ADDR.BYTE

#define		P0D_0			P0D_ADDR.BIT.B0		/* PORT P0_0 DIRECTION REGISTER */
#define		P0D_1			P0D_ADDR.BIT.B1		/* PORT P0_1 DIRECTION REGISTER */
#define		P0D_2			P0D_ADDR.BIT.B2		/* PORT P0_2 DIRECTION REGISTER */
#define		P0D_3			P0D_ADDR.BIT.B3		/* PORT P0_3 DIRECTION REGISTER */
#define		P0D_4			P0D_ADDR.BIT.B4		/* PORT P0_4 DIRECTION REGISTER */
#define		P0D_5			P0D_ADDR.BIT.B5		/* PORT P0_5 DIRECTION REGISTER */
#define		P0D_6			P0D_ADDR.BIT.B6		/* PORT P0_6 DIRECTION REGISTER */
#define		P0D_7			P0D_ADDR.BIT.B7		/* PORT P0_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P1 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P1D_ADDR;
#define		P1D				P1D_ADDR.BYTE

#define		P1D_0			P1D_ADDR.BIT.B0		/* PORT P1_0 DIRECTION REGISTER */
#define		P1D_1			P1D_ADDR.BIT.B1		/* PORT P1_1 DIRECTION REGISTER */
#define		P1D_2			P1D_ADDR.BIT.B2		/* PORT P1_2 DIRECTION REGISTER */
#define		P1D_3			P1D_ADDR.BIT.B3		/* PORT P1_3 DIRECTION REGISTER */
#define		P1D_4			P1D_ADDR.BIT.B4		/* PORT P1_4 DIRECTION REGISTER */
#define		P1D_5			P1D_ADDR.BIT.B5		/* PORT P1_5 DIRECTION REGISTER */
#define		P1D_6			P1D_ADDR.BIT.B6		/* PORT P1_6 DIRECTION REGISTER */
#define		P1D_7			P1D_ADDR.BIT.B7		/* PORT P1_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P2 REGISTER
------------------------------------------------------*/
union BYTE_DEF P2_ADDR;
#define		P2				P2_ADDR.BYTE

#define		P2_0			P2_ADDR.BIT.B0		/* PORT P2_0 REGISTER */
#define		P2_1			P2_ADDR.BIT.B1		/* PORT P2_1 REGISTER */
#define		P2_2			P2_ADDR.BIT.B2		/* PORT P2_2 REGISTER */
#define		P2_3			P2_ADDR.BIT.B3		/* PORT P2_3 REGISTER */
#define		P2_4			P2_ADDR.BIT.B4		/* PORT P2_4 REGISTER */
#define		P2_5			P2_ADDR.BIT.B5		/* PORT P2_5 REGISTER */
#define		P2_6			P2_ADDR.BIT.B6		/* PORT P2_6 REGISTER */
#define		P2_7			P2_ADDR.BIT.B7		/* PORT P2_7 REGISTER */

/*------------------------------------------------------
	PORT P3 REGISTER
------------------------------------------------------*/
union BYTE_DEF P3_ADDR;
#define		P3				P3_ADDR.BYTE

#define		P3_0			P3_ADDR.BIT.B0		/* PORT P3_0 REGISTER */
#define		P3_1			P3_ADDR.BIT.B1		/* PORT P3_1 REGISTER */
#define		P3_2			P3_ADDR.BIT.B2		/* PORT P3_2 REGISTER */
#define		P3_3			P3_ADDR.BIT.B3		/* PORT P3_3 REGISTER */
#define		P3_4			P3_ADDR.BIT.B4		/* PORT P3_4 REGISTER */
#define		P3_5			P3_ADDR.BIT.B5		/* PORT P3_5 REGISTER */
#define		P3_6			P3_ADDR.BIT.B6		/* PORT P3_6 REGISTER */
#define		P3_7			P3_ADDR.BIT.B7		/* PORT P3_7 REGISTER */

/*------------------------------------------------------
	PORT P2 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P2D_ADDR;
#define		P2D				P2D_ADDR.BYTE

#define		P2D_0			P2D_ADDR.BIT.B0		/* PORT P2_0 DIRECTION REGISTER */
#define		P2D_1			P2D_ADDR.BIT.B1		/* PORT P2_1 DIRECTION REGISTER */
#define		P2D_2			P2D_ADDR.BIT.B2		/* PORT P2_2 DIRECTION REGISTER */
#define		P2D_3			P2D_ADDR.BIT.B3		/* PORT P2_3 DIRECTION REGISTER */
#define		P2D_4			P2D_ADDR.BIT.B4		/* PORT P2_4 DIRECTION REGISTER */
#define		P2D_5			P2D_ADDR.BIT.B5		/* PORT P2_5 DIRECTION REGISTER */
#define		P2D_6			P2D_ADDR.BIT.B6		/* PORT P2_6 DIRECTION REGISTER */
#define		P2D_7			P2D_ADDR.BIT.B7		/* PORT P2_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P3 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P3D_ADDR;
#define		P3D				P3D_ADDR.BYTE

#define		P3D_0			P3D_ADDR.BIT.B0		/* PORT P3_0 DIRECTION REGISTER */
#define		P3D_1			P3D_ADDR.BIT.B1		/* PORT P3_1 DIRECTION REGISTER */
#define		P3D_2			P3D_ADDR.BIT.B2		/* PORT P3_2 DIRECTION REGISTER */
#define		P3D_3			P3D_ADDR.BIT.B3		/* PORT P3_3 DIRECTION REGISTER */
#define		P3D_4			P3D_ADDR.BIT.B4		/* PORT P3_4 DIRECTION REGISTER */
#define		P3D_5			P3D_ADDR.BIT.B5		/* PORT P3_5 DIRECTION REGISTER */
#define		P3D_6			P3D_ADDR.BIT.B6		/* PORT P3_6 DIRECTION REGISTER */
#define		P3D_7			P3D_ADDR.BIT.B7		/* PORT P3_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P4 REGISTER
------------------------------------------------------*/
union BYTE_DEF P4_ADDR;
#define		P4				P4_ADDR.BYTE

#define		P4_0			P4_ADDR.BIT.B0		/* PORT P4_0 REGISTER */
#define		P4_1			P4_ADDR.BIT.B1		/* PORT P4_1 REGISTER */
#define		P4_2			P4_ADDR.BIT.B2		/* PORT P4_2 REGISTER */
#define		P4_3			P4_ADDR.BIT.B3		/* PORT P4_3 REGISTER */
#define		P4_4			P4_ADDR.BIT.B4		/* PORT P4_4 REGISTER */
#define		P4_5			P4_ADDR.BIT.B5		/* PORT P4_5 REGISTER */
#define		P4_6			P4_ADDR.BIT.B6		/* PORT P4_6 REGISTER */
#define		P4_7			P4_ADDR.BIT.B7		/* PORT P4_7 REGISTER */

/*------------------------------------------------------
	PORT P5 REGISTER
------------------------------------------------------*/
union BYTE_DEF P5_ADDR;
#define		P5				P5_ADDR.BYTE

#define		P5_0			P5_ADDR.BIT.B0		/* PORT P5_0 REGISTER */
#define		P5_1			P5_ADDR.BIT.B1		/* PORT P5_1 REGISTER */
#define		P5_2			P5_ADDR.BIT.B2		/* PORT P5_2 REGISTER */
#define		P5_3			P5_ADDR.BIT.B3		/* PORT P5_3 REGISTER */
#define		P5_4			P5_ADDR.BIT.B4		/* PORT P5_4 REGISTER */
#define		P5_5			P5_ADDR.BIT.B5		/* PORT P5_5 REGISTER */
#define		P5_6			P5_ADDR.BIT.B6		/* PORT P5_6 REGISTER */
#define		P5_7			P5_ADDR.BIT.B7		/* PORT P5_7 REGISTER */

/*------------------------------------------------------
	PORT P4 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P4D_ADDR;
#define		P4D				P4D_ADDR.BYTE

#define		P4D_0			P4D_ADDR.BIT.B0		/* PORT P4_0 DIRECTION REGISTER */
#define		P4D_1			P4D_ADDR.BIT.B1		/* PORT P4_1 DIRECTION REGISTER */
#define		P4D_2			P4D_ADDR.BIT.B2		/* PORT P4_2 DIRECTION REGISTER */
#define		P4D_3			P4D_ADDR.BIT.B3		/* PORT P4_3 DIRECTION REGISTER */
#define		P4D_4			P4D_ADDR.BIT.B4		/* PORT P4_4 DIRECTION REGISTER */
#define		P4D_5			P4D_ADDR.BIT.B5		/* PORT P4_5 DIRECTION REGISTER */
#define		P4D_6			P4D_ADDR.BIT.B6		/* PORT P4_6 DIRECTION REGISTER */
#define		P4D_7			P4D_ADDR.BIT.B7		/* PORT P4_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P5 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P5D_ADDR;
#define		P5D				P5D_ADDR.BYTE

#define		P5D_0			P5D_ADDR.BIT.B0		/* PORT P5_0 DIRECTION REGISTER */
#define		P5D_1			P5D_ADDR.BIT.B1		/* PORT P5_1 DIRECTION REGISTER */
#define		P5D_2			P5D_ADDR.BIT.B2		/* PORT P5_2 DIRECTION REGISTER */
#define		P5D_3			P5D_ADDR.BIT.B3		/* PORT P5_3 DIRECTION REGISTER */
#define		P5D_4			P5D_ADDR.BIT.B4		/* PORT P5_4 DIRECTION REGISTER */
#define		P5D_5			P5D_ADDR.BIT.B5		/* PORT P5_5 DIRECTION REGISTER */
#define		P5D_6			P5D_ADDR.BIT.B6		/* PORT P5_6 DIRECTION REGISTER */
#define		P5D_7			P5D_ADDR.BIT.B7		/* PORT P5_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P6 REGISTER
------------------------------------------------------*/
union BYTE_DEF P6_ADDR;
#define		P6				P6_ADDR.BYTE

#define		P6_0			P6_ADDR.BIT.B0		/* PORT P6_0 REGISTER */
#define		P6_1			P6_ADDR.BIT.B1		/* PORT P6_1 REGISTER */
#define		P6_2			P6_ADDR.BIT.B2		/* PORT P6_2 REGISTER */
#define		P6_3			P6_ADDR.BIT.B3		/* PORT P6_3 REGISTER */
#define		P6_4			P6_ADDR.BIT.B4		/* PORT P6_4 REGISTER */
#define		P6_5			P6_ADDR.BIT.B5		/* PORT P6_5 REGISTER */
#define		P6_6			P6_ADDR.BIT.B6		/* PORT P6_6 REGISTER */
#define		P6_7			P6_ADDR.BIT.B7		/* PORT P6_7 REGISTER */

/*------------------------------------------------------
	PORT P7 REGISTER
------------------------------------------------------*/
union BYTE_DEF P7_ADDR;
#define		P7				P7_ADDR.BYTE

#define		P7_0			P7_ADDR.BIT.B0		/* PORT P7_0 REGISTER */
#define		P7_1			P7_ADDR.BIT.B1		/* PORT P7_1 REGISTER */
#define		P7_2			P7_ADDR.BIT.B2		/* PORT P7_2 REGISTER */
#define		P7_3			P7_ADDR.BIT.B3		/* PORT P7_3 REGISTER */
#define		P7_4			P7_ADDR.BIT.B4		/* PORT P7_4 REGISTER */
#define		P7_5			P7_ADDR.BIT.B5		/* PORT P7_5 REGISTER */
#define		P7_6			P7_ADDR.BIT.B6		/* PORT P7_6 REGISTER */
#define		P7_7			P7_ADDR.BIT.B7		/* PORT P7_7 REGISTER */

/*------------------------------------------------------
	PORT P6 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P6D_ADDR;
#define		P6D				P6D_ADDR.BYTE

#define		P6D_0			P6D_ADDR.BIT.B0		/* PORT P6_0 DIRECTION REGISTER */
#define		P6D_1			P6D_ADDR.BIT.B1		/* PORT P6_1 DIRECTION REGISTER */
#define		P6D_2			P6D_ADDR.BIT.B2		/* PORT P6_2 DIRECTION REGISTER */
#define		P6D_3			P6D_ADDR.BIT.B3		/* PORT P6_3 DIRECTION REGISTER */
#define		P6D_4			P6D_ADDR.BIT.B4		/* PORT P6_4 DIRECTION REGISTER */
#define		P6D_5			P6D_ADDR.BIT.B5		/* PORT P6_5 DIRECTION REGISTER */
#define		P6D_6			P6D_ADDR.BIT.B6		/* PORT P6_6 DIRECTION REGISTER */
#define		P6D_7			P6D_ADDR.BIT.B7		/* PORT P6_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P7 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P7D_ADDR;
#define		P7D				P7D_ADDR.BYTE

#define		P7D_0			P7D_ADDR.BIT.B0		/* PORT P7_0 DIRECTION REGISTER */
#define		P7D_1			P7D_ADDR.BIT.B1		/* PORT P7_1 DIRECTION REGISTER */
#define		P7D_2			P7D_ADDR.BIT.B2		/* PORT P7_2 DIRECTION REGISTER */
#define		P7D_3			P7D_ADDR.BIT.B3		/* PORT P7_3 DIRECTION REGISTER */
#define		P7D_4			P7D_ADDR.BIT.B4		/* PORT P7_4 DIRECTION REGISTER */
#define		P7D_5			P7D_ADDR.BIT.B5		/* PORT P7_5 DIRECTION REGISTER */
#define		P7D_6			P7D_ADDR.BIT.B6		/* PORT P7_6 DIRECTION REGISTER */
#define		P7D_7			P7D_ADDR.BIT.B7		/* PORT P7_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P8 REGISTER
------------------------------------------------------*/
union BYTE_DEF P8_ADDR;
#define		P8				P8_ADDR.BYTE

#define		P8_0			P8_ADDR.BIT.B0		/* PORT P8_0 REGISTER */
#define		P8_1			P8_ADDR.BIT.B1		/* PORT P8_1 REGISTER */
#define		P8_2			P8_ADDR.BIT.B2		/* PORT P8_2 REGISTER */
#define		P8_3			P8_ADDR.BIT.B3		/* PORT P8_3 REGISTER */
#define		P8_4			P8_ADDR.BIT.B4		/* PORT P8_4 REGISTER */
#define		P8_5			P8_ADDR.BIT.B5		/* PORT P8_5 REGISTER */
#define		P8_6			P8_ADDR.BIT.B6		/* PORT P8_6 REGISTER */
#define		P8_7			P8_ADDR.BIT.B7		/* PORT P8_7 REGISTER */

/*------------------------------------------------------
	PORT P9 REGISTER
------------------------------------------------------*/
union BYTE_DEF P9_ADDR;
#define		P9				P9_ADDR.BYTE

#define		P9_0			P9_ADDR.BIT.B0		/* PORT P9_0 REGISTER */
#define		P9_1			P9_ADDR.BIT.B1		/* PORT P9_1 REGISTER */
#define		P9_2			P9_ADDR.BIT.B2		/* PORT P9_2 REGISTER */
#define		P9_3			P9_ADDR.BIT.B3		/* PORT P9_3 REGISTER */
#define		P9_4			P9_ADDR.BIT.B4		/* PORT P9_4 REGISTER */
#define		P9_5			P9_ADDR.BIT.B5		/* PORT P9_5 REGISTER */
#define		P9_6			P9_ADDR.BIT.B6		/* PORT P9_6 REGISTER */
#define		P9_7			P9_ADDR.BIT.B7		/* PORT P9_7 REGISTER */

/*------------------------------------------------------
	PORT P8 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P8D_ADDR;
#define		P8D				P8D_ADDR.BYTE

#define		P8D_0			P8D_ADDR.BIT.B0		/* PORT P8_0 DIRECTION REGISTER */
#define		P8D_1			P8D_ADDR.BIT.B1		/* PORT P8_1 DIRECTION REGISTER */
#define		P8D_2			P8D_ADDR.BIT.B2		/* PORT P8_2 DIRECTION REGISTER */
#define		P8D_3			P8D_ADDR.BIT.B3		/* PORT P8_3 DIRECTION REGISTER */
#define		P8D_4			P8D_ADDR.BIT.B4		/* PORT P8_4 DIRECTION REGISTER */
#define		P8D_6			P8D_ADDR.BIT.B6		/* PORT P8_6 DIRECTION REGISTER */
#define		P8D_7			P8D_ADDR.BIT.B7		/* PORT P8_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P9 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P9D_ADDR;
#define		P9D				P9D_ADDR.BYTE

#define		P9D_0			P9D_ADDR.BIT.B0		/* PORT P9_0 DIRECTION REGISTER */
#define		P9D_1			P9D_ADDR.BIT.B1		/* PORT P9_1 DIRECTION REGISTER */
#define		P9D_2			P9D_ADDR.BIT.B2		/* PORT P9_2 DIRECTION REGISTER */
#define		P9D_3			P9D_ADDR.BIT.B3		/* PORT P9_3 DIRECTION REGISTER */
#define		P9D_4			P9D_ADDR.BIT.B4		/* PORT P9_4 DIRECTION REGISTER */
#define		P9D_5			P9D_ADDR.BIT.B5		/* PORT P9_5 DIRECTION REGISTER */
#define		P9D_6			P9D_ADDR.BIT.B6		/* PORT P9_6 DIRECTION REGISTER */
#define		P9D_7			P9D_ADDR.BIT.B7		/* PORT P9_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P10 REGISTER
------------------------------------------------------*/
union BYTE_DEF P10_ADDR;
#define		P10				P10_ADDR.BYTE

#define		P10_0			P10_ADDR.BIT.B0		/* PORT P10_0 REGISTER */
#define		P10_1			P10_ADDR.BIT.B1		/* PORT P10_1 REGISTER */
#define		P10_2			P10_ADDR.BIT.B2		/* PORT P10_2 REGISTER */
#define		P10_3			P10_ADDR.BIT.B3		/* PORT P10_3 REGISTER */
#define		P10_4			P10_ADDR.BIT.B4		/* PORT P10_4 REGISTER */
#define		P10_5			P10_ADDR.BIT.B5		/* PORT P10_5 REGISTER */
#define		P10_6			P10_ADDR.BIT.B6		/* PORT P10_6 REGISTER */
#define		P10_7			P10_ADDR.BIT.B7		/* PORT P10_7 REGISTER */

/*------------------------------------------------------
	PORT P11 REGISTER
------------------------------------------------------*/
union BYTE_DEF P11_ADDR;
#define		P11				P11_ADDR.BYTE

#define		P11_0			P11_ADDR.BIT.B0		/* PORT P11_0 REGISTER */
#define		P11_1			P11_ADDR.BIT.B1		/* PORT P11_1 REGISTER */
#define		P11_2			P11_ADDR.BIT.B2		/* PORT P11_2 REGISTER */
#define		P11_3			P11_ADDR.BIT.B3		/* PORT P11_3 REGISTER */
#define		P11_4			P11_ADDR.BIT.B4		/* PORT P11_4 REGISTER */
#define		P11_5			P11_ADDR.BIT.B5		/* PORT P11_5 REGISTER */
#define		P11_6			P11_ADDR.BIT.B6		/* PORT P11_6 REGISTER */
#define		P11_7			P11_ADDR.BIT.B7		/* PORT P11_7 REGISTER */

/*------------------------------------------------------
	PORT P10 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P10D_ADDR;
#define		P10D			P10D_ADDR.BYTE

#define		P10D_0			P10D_ADDR.BIT.B0	/* PORT P10_0 DIRECTION REGISTER */
#define		P10D_1			P10D_ADDR.BIT.B1	/* PORT P10_1 DIRECTION REGISTER */
#define		P10D_2			P10D_ADDR.BIT.B2	/* PORT P10_2 DIRECTION REGISTER */
#define		P10D_3			P10D_ADDR.BIT.B3	/* PORT P10_3 DIRECTION REGISTER */
#define		P10D_4			P10D_ADDR.BIT.B4	/* PORT P10_4 DIRECTION REGISTER */
#define		P10D_5			P10D_ADDR.BIT.B5	/* PORT P10_5 DIRECTION REGISTER */
#define		P10D_6			P10D_ADDR.BIT.B6	/* PORT P10_6 DIRECTION REGISTER */
#define		P10D_7			P10D_ADDR.BIT.B7	/* PORT P10_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P11 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P1D1_ADDR;
#define		P1D1			P1D1_ADDR.BYTE

#define		P1D1_0			P1D1_ADDR.BIT.B0	/* PORT P11_0 DIRECTION REGISTER */
#define		P1D1_1			P1D1_ADDR.BIT.B1	/* PORT P11_1 DIRECTION REGISTER */
#define		P1D1_2			P1D1_ADDR.BIT.B2	/* PORT P11_2 DIRECTION REGISTER */
#define		P1D1_3			P1D1_ADDR.BIT.B3	/* PORT P11_3 DIRECTION REGISTER */
#define		P1D1_4			P1D1_ADDR.BIT.B4	/* PORT P11_4 DIRECTION REGISTER */
#define		P1D1_5			P1D1_ADDR.BIT.B5	/* PORT P11_5 DIRECTION REGISTER */
#define		P1D1_6			P1D1_ADDR.BIT.B6	/* PORT P11_6 DIRECTION REGISTER */
#define		P1D1_7			P1D1_ADDR.BIT.B7	/* PORT P11_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P12 REGISTER
------------------------------------------------------*/
union BYTE_DEF P12_ADDR;
#define		P12				P12_ADDR.BYTE

#define		P12_0			P12_ADDR.BIT.B0		/* PORT P12_0 REGISTER */
#define		P12_1			P12_ADDR.BIT.B1		/* PORT P12_1 REGISTER */
#define		P12_2			P12_ADDR.BIT.B2		/* PORT P12_2 REGISTER */
#define		P12_3			P12_ADDR.BIT.B3		/* PORT P12_3 REGISTER */
#define		P12_4			P12_ADDR.BIT.B4		/* PORT P12_4 REGISTER */
#define		P12_5			P12_ADDR.BIT.B5		/* PORT P12_5 REGISTER */
#define		P12_6			P12_ADDR.BIT.B6		/* PORT P12_6 REGISTER */
#define		P12_7			P12_ADDR.BIT.B7		/* PORT P12_7 REGISTER */

/*------------------------------------------------------
	PORT P13 REGISTER
------------------------------------------------------*/
union BYTE_DEF P13_ADDR;
#define		P13				P13_ADDR.BYTE

#define		P13_0			P13_ADDR.BIT.B0		/* PORT P13_0 REGISTER */
#define		P13_1			P13_ADDR.BIT.B1		/* PORT P13_1 REGISTER */
#define		P13_2			P13_ADDR.BIT.B2		/* PORT P13_2 REGISTER */
#define		P13_3			P13_ADDR.BIT.B3		/* PORT P13_3 REGISTER */
#define		P13_4			P13_ADDR.BIT.B4		/* PORT P13_4 REGISTER */
#define		P13_5			P13_ADDR.BIT.B5		/* PORT P13_5 REGISTER */
#define		P13_6			P13_ADDR.BIT.B6		/* PORT P13_6 REGISTER */
#define		P13_7			P13_ADDR.BIT.B7		/* PORT P13_7 REGISTER */

/*------------------------------------------------------
	PORT P12 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P1D2_ADDR;
#define		P1D2			P1D2_ADDR.BYTE

#define		P1D2_0			P1D2_ADDR.BIT.B0	/* PORT P12_0 DIRECTION REGISTER */
#define		P1D2_1			P1D2_ADDR.BIT.B1	/* PORT P12_1 DIRECTION REGISTER */
#define		P1D2_2			P1D2_ADDR.BIT.B2	/* PORT P12_2 DIRECTION REGISTER */
#define		P1D2_3			P1D2_ADDR.BIT.B3	/* PORT P12_3 DIRECTION REGISTER */
#define		P1D2_4			P1D2_ADDR.BIT.B4	/* PORT P12_4 DIRECTION REGISTER */
#define		P1D2_5			P1D2_ADDR.BIT.B5	/* PORT P12_5 DIRECTION REGISTER */
#define		P1D2_6			P1D2_ADDR.BIT.B6	/* PORT P12_6 DIRECTION REGISTER */
#define		P1D2_7			P1D2_ADDR.BIT.B7	/* PORT P12_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PORT P13 DIRECTION REGISTER
------------------------------------------------------*/
union BYTE_DEF P1D3_ADDR;
#define		P1D3			P1D3_ADDR.BYTE

#define		P1D3_0			P1D3_ADDR.BIT.B0	/* PORT P13_0 DIRECTION REGISTER */
#define		P1D3_1			P1D3_ADDR.BIT.B1	/* PORT P13_1 DIRECTION REGISTER */
#define		P1D3_2			P1D3_ADDR.BIT.B2	/* PORT P13_2 DIRECTION REGISTER */
#define		P1D3_3			P1D3_ADDR.BIT.B3	/* PORT P13_3 DIRECTION REGISTER */
#define		P1D3_4			P1D3_ADDR.BIT.B4	/* PORT P13_4 DIRECTION REGISTER */
#define		P1D3_5			P1D3_ADDR.BIT.B5	/* PORT P13_5 DIRECTION REGISTER */
#define		P1D3_6			P1D3_ADDR.BIT.B6	/* PORT P13_6 DIRECTION REGISTER */
#define		P1D3_7			P1D3_ADDR.BIT.B7	/* PORT P13_7 DIRECTION REGISTER */

/*------------------------------------------------------
	PULL-UP CONTROL REGISTER 0
------------------------------------------------------*/
union BYTE_DEF PUR0_ADDR;
#define		PUR0			PUR0_ADDR.BYTE

#define		PU00			PUR0_ADDR.BIT.B0	/* P0_0 TO P0_3 PULL-UP */
#define		PU01			PUR0_ADDR.BIT.B1	/* P0_4 TO P0_7 PULL-UP */
#define		PU02			PUR0_ADDR.BIT.B2	/* P1_0 TO P1_3 PULL-UP */
#define		PU03			PUR0_ADDR.BIT.B3	/* P1_4 TO P1_7 PULL-UP */
#define		PU04			PUR0_ADDR.BIT.B4	/* P2_0 TO P2_3 PULL-UP */
#define		PU05			PUR0_ADDR.BIT.B5	/* P2_4 TO P2_7 PULL-UP */
#define		PU06			PUR0_ADDR.BIT.B6	/* P3_0 TO P3_3 PULL-UP */
#define		PU07			PUR0_ADDR.BIT.B7	/* P3_4 TO P3_7 PULL-UP */

/*------------------------------------------------------
	PULL-UP CONTROL REGISTER 1
------------------------------------------------------*/
union BYTE_DEF PUR1_ADDR;
#define		PUR1			PUR1_ADDR.BYTE

#define		PU10			PUR1_ADDR.BIT.B0	/* P4_0 TO P4_3 PULL-UP */
#define		PU11			PUR1_ADDR.BIT.B1	/* P4_4 TO P4_7 PULL-UP */
#define		PU12			PUR1_ADDR.BIT.B2	/* P5_0 TO P5_3 PULL-UP */
#define		PU13			PUR1_ADDR.BIT.B3	/* P5_4 TO P5_7 PULL-UP */
#define		PU14			PUR1_ADDR.BIT.B4	/* P6_0 TO P6_3 PULL-UP */
#define		PU15			PUR1_ADDR.BIT.B5	/* P6_4 TO P6_7 PULL-UP */
#define		PU16			PUR1_ADDR.BIT.B6	/* P7_0 TO P7_3 PULL-UP (EXCEPT P7_0,P7_1 ; P7_0,P7_1->N-CHANNEL OPEN DRAIN PORTS) */
#define		PU17			PUR1_ADDR.BIT.B7	/* P7_4 TO P7_7 PULL-UP */

/*------------------------------------------------------
	PULL-UP CONTROL REGISTER 2
------------------------------------------------------*/
union BYTE_DEF PUR2_ADDR;
#define		PUR2			PUR2_ADDR.BYTE

#define		PU20			PUR2_ADDR.BIT.B0	/* P8_0 TO P8_3 PULL-UP */
#define		PU21			PUR2_ADDR.BIT.B1	/* P8_4 TO P8_7 PULL-UP (EXCEPT P8_5) */
#define		PU22			PUR2_ADDR.BIT.B2	/* P9_0 TO P9_3 PULL-UP */
#define		PU23			PUR2_ADDR.BIT.B3	/* P9_4 TO P9_7 PULL-UP */
#define		PU24			PUR2_ADDR.BIT.B4	/* P10_0 TO P10_3 PULL-UP */
#define		PU25			PUR2_ADDR.BIT.B5	/* P10_4 TO P10_7 PULL-UP */

/*------------------------------------------------------
	PORT CONTROL REGISTER
------------------------------------------------------*/
union BYTE_DEF PCR_ADDR;
#define		PCR				PCR_ADDR.BYTE

#define		PCR0			PCR_ADDR.BIT.B0		/* PORT P1 CONTROL REGISTER */

/********************************************************
*	DECLARE SFR union									*
********************************************************/
union{
	struct{
		char	B0:1;
		char	B1:1;
		char	B2:1;
		char	B3:1;
		char	B4:1;
		char	B5:1;
		char	B6:1;
		char	B7:1;
		char	B8:1;
		char	B9:1;
		char	B10:1;
		char	B11:1;
		char	B12:1;
		char	B13:1;
		char	B14:1;
		char	B15:1;
	}BIT;
	struct{
		char	LOW;							/* LOW	8 BIT */
		char	HIGH;							/* HIGH 8 BIT */
	}BYTE;
	unsigned short	WORD;
}TCR0_ADDR,TCR1_ADDR,
 U0TB_ADDR,U1TB_ADDR,U2TB_ADDR,U0RB_ADDR,U1RB_ADDR,U2RB_ADDR,
 CRCD_ADDR,
 AD0_ADDR,AD1_ADDR,AD2_ADDR,AD3_ADDR,AD4_ADDR,AD5_ADDR,AD6_ADDR,AD7_ADDR;

/*------------------------------------------------------
	 DMA0 TRANSFER COUNTER 16 BIT
------------------------------------------------------*/
#define		TCR0		TCR0_ADDR.WORD
#define		TCR0L		TCR0_ADDR.BYTE.LOW		/* DMA0 TRANSFER COUNTER LOW  8 BIT */
#define		TCR0H		TCR0_ADDR.BYTE.HIGH		/* DMA0 TRANSFER COUNTER HIGH 8 BIT */

/*------------------------------------------------------
	 DMA1 TRANSFER COUNTER 16 BIT
------------------------------------------------------*/
#define		TCR1		TCR1_ADDR.WORD
#define		TCR1L		TCR1_ADDR.BYTE.LOW		/* DMA1 TRANSFER COUNTER LOW  8 BIT */
#define		TCR1H		TCR1_ADDR.BYTE.HIGH		/* DMA1 TRANSFER COUNTER HIGH 8 BIT */

/*------------------------------------------------------
	UART0 TRANSMIT BUFFER REGISTER 16 BIT ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
#define		U0TB		U0TB_ADDR.WORD
#define		U0TBL		U0TB_ADDR.BYTE.LOW		/* UART0 TRANSMIT BUFFER REGISTER LOW  8 BIT */
#define		U0TBH		U0TB_ADDR.BYTE.HIGH		/* UART0 TRANSMIT BUFFER REGISTER HIGH 8 BIT */

/*------------------------------------------------------
	UART TRANSMIT BUFFER REGISTER 16 BIT ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
#define		U1TB		U1TB_ADDR.WORD
#define		U1TBL		U1TB_ADDR.BYTE.LOW		/* UART1 TRANSMIT BUFFER REGISTER LOW  8 BIT */
#define		U1TBH		U1TB_ADDR.BYTE.HIGH		/* UART1 TRANSMIT BUFFER REGISTER HIGH 8 BIT */

/*------------------------------------------------------
	UART2 TRANSMIT BUFFER REGISTER 16 BIT ; USE "MOV" INstructION WHEN WRITING TO THIS REGISTER.
------------------------------------------------------*/
#define		U2TB		U2TB_ADDR.WORD
#define		U2TBL		U2TB_ADDR.BYTE.LOW		/* UART2 TRANSMIT BUFFER REGISTER LOW  8 BIT */
#define		U2TBH		U2TB_ADDR.BYTE.HIGH		/* UART2 TRANSMIT BUFFER REGISTER HIGH 8 BIT */

/*------------------------------------------------------
	UART0 RECEIVE BUFFER REGISTER
------------------------------------------------------*/
#define		U0RB		U0RB_ADDR.WORD
#define		U0RBL		U0RB_ADDR.BYTE.LOW		/* UART0 RECEIVE BUFFER REGISTER LOW  8 BIT */
#define		U0RBH		U0RB_ADDR.BYTE.HIGH		/* UART0 RECEIVE BUFFER REGISTER HIGH 8 BIT */

#define		ABT_U0RB	U0RB_ADDR.BIT.B11		/* ARBITRATION LOST DETECTING FLAG */
#define		OER_U0RB	U0RB_ADDR.BIT.B12		/* OVERRUN ERROR FLAG */
#define		FER_U0RB	U0RB_ADDR.BIT.B13		/* FRAMING ERROR FLAG*/
#define		PER_U0RB	U0RB_ADDR.BIT.B14		/* PARITY ERROR FLAG */
#define		SUM_U0RB	U0RB_ADDR.BIT.B15		/* ERROR SUM FLAG */

/*------------------------------------------------------
	UART1 RECEIVE BUFFER REGISTER
------------------------------------------------------*/
#define		U1RB		U1RB_ADDR.WORD
#define		U1RBL		U1RB_ADDR.BYTE.LOW		/* UART1 RECEIVE BUFFER REGISTER LOW  8 BIT */
#define		U1RBH		U1RB_ADDR.BYTE.HIGH		/* UART1 RECEIVE BUFFER REGISTER HIGH 8 BIT */

#define		ABT_U1RB	U1RB_ADDR.BIT.B11		/* ARBITRATION LOST DETECTING FLAG */
#define		OER_U1RB	U1RB_ADDR.BIT.B12		/* OVERRUN ERROR FLAG */
#define		FER_U1RB	U1RB_ADDR.BIT.B13		/* FRAMING ERROR FLAG*/
#define		PER_U1RB	U1RB_ADDR.BIT.B14		/* PARITY ERROR FLAG */
#define		SUM_U1RB	U1RB_ADDR.BIT.B15		/* ERROR SUM FLAG */

/*------------------------------------------------------
	UART2 RECEIVE BUFFER REGISTER
------------------------------------------------------*/
#define		U2RB		U2RB_ADDR.WORD
#define		U2RBL		U2RB_ADDR.BYTE.LOW		/* UART2 RECEIVE BUFFER REGISTER LOW  8 BIT */
#define		U2RBH		U2RB_ADDR.BYTE.HIGH		/* UART2 RECEIVE BUFFER REGISTER HIGH 8 BIT */

#define		ABT_U2RB	U2RB_ADDR.BIT.B11		/* ARBITRATION LOST DETECTING FLAG */
#define		ABT_U2RB	U2RB_ADDR.BIT.B11		/* ARBITRATION LOST DETECTING FLAG */
#define		OER_U2RB	U2RB_ADDR.BIT.B12		/* OVERRUN ERROR FLAG */
#define		FER_U2RB	U2RB_ADDR.BIT.B13		/* FRAMING ERROR FLAG*/
#define		PER_U2RB	U2RB_ADDR.BIT.B14		/* PARITY ERROR FLAG */
#define		SUM_U2RB	U2RB_ADDR.BIT.B15		/* ERROR SUM FLAG */

/*------------------------------------------------------
	 CRC DATA REGISTER 16 BIT
------------------------------------------------------*/
#define		CRCD		CRCD_ADDR.WORD
#define		CRCDL		CRCD_ADDR.BYTE.LOW		/* CRC DATA REGISTER LOW  8 BIT */
#define		CRCDH		CRCD_ADDR.BYTE.HIGH		/* CRC DATA REGISTER HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 0 16 BIT
------------------------------------------------------*/
#define		AD0			AD0_ADDR.WORD
#define		AD0L		AD0_ADDR.BYTE.LOW		/* A-D REGISTER 0 LOW  8 BIT */
#define		AD0H		AD0_ADDR.BYTE.HIGH		/* A-D REGISTER 0 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 1 16 BIT
------------------------------------------------------*/
#define		AD1			AD1_ADDR.WORD
#define		AD1L		AD1_ADDR.BYTE.LOW		/* A-D REGISTER 1 LOW  8 BIT */
#define		AD1H		AD1_ADDR.BYTE.HIGH		/* A-D REGISTER 1 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 2 16 BIT
------------------------------------------------------*/
#define		AD2			AD2_ADDR.WORD
#define		AD2L		AD2_ADDR.BYTE.LOW		/* A-D REGISTER 2 LOW  8 BIT */
#define		AD2H		AD2_ADDR.BYTE.HIGH		/* A-D REGISTER 2 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 3 16 BIT
------------------------------------------------------*/
#define		AD3			AD3_ADDR.WORD
#define		AD3L		AD3_ADDR.BYTE.LOW		/* A-D REGISTER 3 LOW  8 BIT */
#define		AD3H		AD3_ADDR.BYTE.HIGH		/* A-D REGISTER 3 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 4 16 BIT
------------------------------------------------------*/
#define		AD4			AD4_ADDR.WORD
#define		AD4L		AD4_ADDR.BYTE.LOW		/* A-D REGISTER 4 LOW  8 BIT */
#define		AD4H		AD4_ADDR.BYTE.HIGH		/* A-D REGISTER 4 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 5 16 BIT
------------------------------------------------------*/
#define		AD5			AD5_ADDR.WORD
#define		AD5L		AD5_ADDR.BYTE.LOW		/* A-D REGISTER 5 LOW  8 BIT */
#define		AD5H		AD5_ADDR.BYTE.HIGH		/* A-D REGISTER 5 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 6 16 BIT
------------------------------------------------------*/
#define		AD6			AD6_ADDR.WORD
#define		AD6L		AD6_ADDR.BYTE.LOW		/* A-D REGISTER 6 LOW  8 BIT */
#define		AD6H		AD6_ADDR.BYTE.HIGH		/* A-D REGISTER 6 HIGH 8 BIT */

/*------------------------------------------------------
	 A-D REGISTER 7 16 BIT
------------------------------------------------------*/
#define		AD7			AD7_ADDR.WORD
#define		AD7L		AD7_ADDR.BYTE.LOW		/* A-D REGISTER 7 LOW  8 BIT */
#define		AD7H		AD7_ADDR.BYTE.HIGH		/* A-D REGISTER 7 HIGH 8 BIT */

/********************************************************
*	DECLARE SFR union									*
********************************************************/
union{
	struct{
		char	B0:1;
		char	B1:1;
		char	B2:1;
		char	B3:1;
		char	B4:1;
		char	B5:1;
		char	B6:1;
		char	B7:1;
		char	B8:1;
		char	B9:1;
		char	B10:1;
		char	B11:1;
		char	B12:1;
		char	B13:1;
		char	B14:1;
		char	B15:1;
		char	B16:1;
		char	B17:1;
		char	B18:1;
		char	B19:1;
	}BIT;
	struct{
		char	LOW;							/* LOW	8 BIT */
		char	MID;							/* MID	8 BIT */
		char	HIGH;							/* HIGH 8 BIT */
		char	NC;								/* NON USE */
	}BYTE;
	unsigned long	DWORD;
}RMAD0_ADDR,RMAD1_ADDR,RMAD2_ADDR,RMAD3_ADDR,
 SAR0_ADDR,SAR1_ADDR,
 DAR0_ADDR,DAR1_ADDR;

/*------------------------------------------------------
	 ADDRESS MATCH INTERRUPT REGISTER 0 32 BIT
------------------------------------------------------*/
#define		RMAD0		RMAD0_ADDR.DWORD
#define		RMAD0L		RMAD0_ADDR.BYTE.LOW		/* ADDRESS MATCH INTERRUPT REGISTER 0 LOW  8 BIT */
#define		RMAD0M		RMAD0_ADDR.BYTE.MID		/* ADDRESS MATCH INTERRUPT REGISTER 0 MID  8 BIT */
#define		RMAD0H		RMAD0_ADDR.BYTE.HIGH	/* ADDRESS MATCH INTERRUPT REGISTER 0 HIGH 8 BIT */

/*------------------------------------------------------
	 ADDRESS MATCH INTERRUPT REGISTER 1 32 BIT
------------------------------------------------------*/
#define		RMAD1		RMAD1_ADDR.DWORD
#define		RMAD1L		RMAD1_ADDR.BYTE.LOW		/* ADDRESS MATCH INTERRUPT REGISTER 1 LOW  8 BIT */
#define		RMAD1M		RMAD1_ADDR.BYTE.MID		/* ADDRESS MATCH INTERRUPT REGISTER 1 MID  8 BIT */
#define		RMAD1H		RMAD1_ADDR.BYTE.HIGH	/* ADDRESS MATCH INTERRUPT REGISTER 1 HIGH 8 BIT */

/*------------------------------------------------------
	 ADDRESS MATCH INTERRUPT REGISTER 2 32 BIT
------------------------------------------------------*/
#define		RMAD2		RMAD2_ADDR.DWORD
#define		RMAD2L		RMAD2_ADDR.BYTE.LOW		/* ADDRESS MATCH INTERRUPT REGISTER 2 LOW  8 BIT */
#define		RMAD2M		RMAD2_ADDR.BYTE.MID		/* ADDRESS MATCH INTERRUPT REGISTER 2 MID  8 BIT */
#define		RMAD2H		RMAD2_ADDR.BYTE.HIGH	/* ADDRESS MATCH INTERRUPT REGISTER 2 HIGH 8 BIT */

/*------------------------------------------------------
	 ADDRESS MATCH INTERRUPT REGISTER 3 32 BIT
------------------------------------------------------*/
#define		RMAD3		RMAD3_ADDR.DWORD
#define		RMAD3L		RMAD3_ADDR.BYTE.LOW		/* ADDRESS MATCH INTERRUPT REGISTER 3 LOW  8 BIT */
#define		RMAD3M		RMAD3_ADDR.BYTE.MID		/* ADDRESS MATCH INTERRUPT REGISTER 3 MID  8 BIT */
#define		RMAD3H		RMAD3_ADDR.BYTE.HIGH	/* ADDRESS MATCH INTERRUPT REGISTER 3 HIGH 8 BIT */

/*------------------------------------------------------
	 DMA0 SOURCE POINTER 32 BIT
------------------------------------------------------*/
#define		SAR0		SAR0_ADDR.DWORD
#define		SAR0L		SAR0_ADDR.BYTE.LOW		/* DMA0 SOURCE POINTER LOW	8 BIT */
#define		SAR0M		SAR0_ADDR.BYTE.MID		/* DMA0 SOURCE POINTER MID	8 BIT */
#define		SAR0H		SAR0_ADDR.BYTE.HIGH		/* DMA0 SOURCE POINTER HIGH 8 BIT */

/*------------------------------------------------------
	 DMA1 SOURCE POINTER 32 BIT
------------------------------------------------------*/
#define		SAR1		SAR1_ADDR.DWORD
#define		SAR1L		SAR1_ADDR.BYTE.LOW		/* DMA1 SOURCE POINTER LOW	8 BIT */
#define		SAR1M		SAR1_ADDR.BYTE.MID		/* DMA1 SOURCE POINTER MID	8 BIT */
#define		SAR1H		SAR1_ADDR.BYTE.HIGH		/* DMA1 SOURCE POINTER HIGH 8 BIT */

/*------------------------------------------------------
	 DMA0 DESTINATION POINTER 32 BIT
------------------------------------------------------*/
#define		DAR0		DAR0_ADDR.DWORD
#define		DAR0L		DAR0_ADDR.BYTE.LOW		/* DMA0 DESTINATION POINTER LOW	 8 BIT */
#define		DAR0M		DAR0_ADDR.BYTE.MID		/* DMA0 DESTINATION POINTER MID	 8 BIT */
#define		DAR0H		DAR0_ADDR.BYTE.HIGH		/* DMA0 DESTINATION POINTER HIGH 8 BIT */

/*------------------------------------------------------
	 DMA1 DESTINATION POINTER 32 BIT
------------------------------------------------------*/
#define		DAR1		DAR1_ADDR.DWORD
#define		DAR1L		DAR1_ADDR.BYTE.LOW		/* DMA1 DESTINATION POINTER LOW	 8 BIT */
#define		DAR1M		DAR1_ADDR.BYTE.MID		/* DMA1 DESTINATION POINTER MID	 8 BIT */
#define		DAR1H		DAR1_ADDR.BYTE.HIGH		/* DMA1 DESTINATION POINTER HIGH 8 BIT */

void Initialise( void );
