Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a8f8782e4b6b479199c8e35050433560 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_adder_8_bits_behav xil_defaultlib.tb_adder_8_bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001110")(0,7)\]
Compiling architecture behavioral of entity xil_defaultlib.onebitadder [onebitadder_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_four_bits [adder_four_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.onebitadder_accurate [onebitadder_accurate_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_four_bits2 [adder_four_bits2_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_8_bits [adder_8_bits_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_adder_8_bits
Built simulation snapshot tb_adder_8_bits_behav
