// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module comparator (
A0,B0,A1,B1,A2,B2,A3,B3,A4,B4,Out,GND,Vdd );
input  A0;
input  B0;
input  A1;
input  B1;
input  A2;
input  B2;
input  A3;
input  B3;
input  A4;
input  B4;
input  Out;
input  GND;
input  Vdd;
wire net29;
wire A0;
wire net39;
wire net53;
wire GND;
wire A3;
wire B1;
wire net41;
wire net50;
wire A1;
wire net40;
wire A4;
wire B2;
wire Vdd;
wire net52;
wire net51;
wire net43;
wire A2;
wire net28;
wire net54;
wire B0;
wire net42;
wire B4;
wire Out;
wire net30;
wire B3;

COMP_mod2    
 I7  ( .Vdd( Vdd ), .A( A0 ), .GND( GND ), .B( B0 ), .Out( net54 ) );

COMP_mod1    
 I11  ( .Vdd( Vdd ), .A( A4 ), .GND( GND ), .B( B4 ), .Out( net30 ), .Carry( net39 ) );

COMP_mod1    
 I10  ( .Vdd( Vdd ), .A( A3 ), .GND( GND ), .B( B3 ), .Out( net29 ), .Carry( net40 ) );

COMP_mod1    
 I9  ( .Vdd( Vdd ), .A( A2 ), .GND( GND ), .B( B2 ), .Out( net28 ), .Carry( net42 ) );

COMP_mod1    
 I8  ( .Vdd( Vdd ), .A( A1 ), .GND( GND ), .B( B1 ), .Out( net41 ), .Carry( net43 ) );

\5AND     
 I13  ( .Vdd( Vdd ), .C( net28 ), .A( net30 ), .GND( GND ), .E( net54 ), .D( net41 ), .B( net29 ), .Out( net53 ) );

\4AND     
 I14  ( .Vdd( Vdd ), .C( net28 ), .A( net30 ), .GND( GND ), .D( net43 ), .B( net29 ), .Out( net50 ) );

\3AND     
 I15  ( .Vdd( Vdd ), .C( net42 ), .A( net30 ), .GND( GND ), .B( net29 ), .Out( net52 ) );

AND    
 I18  ( .Vdd( Vdd ), .A( net30 ), .GND( GND ), .B( net40 ), .Out( net51 ) );

\5OR     
 I17  ( .Vdd( Vdd ), .C( net52 ), .A( net39 ), .GND( GND ), .E( net53 ), .D( net50 ), .B( net51 ), .Out( Out ) );

endmodule

