// Seed: 3081009318
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wand id_25, id_26;
  assign id_20 = 1;
  id_27 :
  assert property (@(*) -1) $display(1);
  tri id_28;
  localparam id_29 = -1 === -1;
  wire id_30;
  assign module_1.id_9 = 0;
  for (id_31 = id_3 & id_21; -1; id_24 = -1) assign id_28 = -1;
  assign id_22 = id_26;
  assign id_26 = id_28;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    id_14,
    output supply1 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    output wor id_7,
    output tri1 id_8,
    input tri0 id_9,
    input wire id_10,
    output tri0 id_11,
    input wire id_12
);
  assign id_0 = -1;
  generate
    parameter id_15 = -1;
    if (-1'b0) wire id_16;
  endgenerate
  assign id_15 = id_10;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_16,
      id_14,
      id_16,
      id_16,
      id_16,
      id_14,
      id_14,
      id_16,
      id_14,
      id_16,
      id_14,
      id_14,
      id_16,
      id_16,
      id_14,
      id_16,
      id_14
  );
endmodule
