{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-Eight-Zynq-DMA-Adam-Taylor-s-MicroZed/ba-p/441092\n\nWhile the Zynq DMAC allows bidirectional transfer between system memories and PL (including the Zynq peripherals in the PL), it does not support DMA for peripherals in the Zynq PS because these have no flow-control signals to support DMA operations. However, several of the IO peripherals in the Zynq SoC have their own DMA Controllers to support high data rate transfers to or from the IOP and system memory. These peripherals are:\n\nGigE Controller\nSDIO Controller\nUSB Controller\nDevice Configuration Controller\n\n\nIOP\u306f\u901a\u5e38DMA\u5bfe\u5fdc\u3067\u306f\u306a\u3044\u304c\u3001\u4e00\u90e8\u306eIOP(\u4e0a\u8a18\u306e\u30ea\u30b9\u30c8)\u306fDMA\u5bfe\u5fdc\u3057\u3066\u3044\u308b\u3068\u306e\u3053\u3068\u3002\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/The-Zynq-PS-PL-Part-Eight-Zynq-DMA-Adam-Taylor-s-MicroZed/ba-p/441092\n\n\n> While the Zynq DMAC allows bidirectional transfer between system memories and PL (including the Zynq peripherals in the PL), it does not support DMA for peripherals in the Zynq PS because these have no flow-control signals to support DMA operations. However, several of the IO peripherals in the Zynq SoC have their own DMA Controllers to support high data rate transfers to or from the IOP and system memory. These peripherals are:\n \n>- GigE Controller\n- SDIO Controller\n- USB Controller\n- Device Configuration Controller\n\nIOP\u306f\u901a\u5e38DMA\u5bfe\u5fdc\u3067\u306f\u306a\u3044\u304c\u3001\u4e00\u90e8\u306eIOP(\u4e0a\u8a18\u306e\u30ea\u30b9\u30c8)\u306fDMA\u5bfe\u5fdc\u3057\u3066\u3044\u308b\u3068\u306e\u3053\u3068\u3002\n\n", "tags": ["adamTaylor"]}