---
title: "CS137-lecture-20210415"
# date: 2021-04-15T18:54:56-07:00
draft: false
bookToc: true
tags: ["memory"]
---

## Memory technology

![image_2021-04-15-19-17-13](/notes/image_2021-04-15-19-17-13.png)

IM = instruction memory, DM = data memory

![image_2021-04-15-19-17-25](/notes/image_2021-04-15-19-17-25.png)

RAM = random access memory, ROM = read only memory

EEPROM = electrically erasable programmable read only memory

![image_2021-04-15-19-27-03](/notes/image_2021-04-15-19-27-03.png)

SRAM = static RAM, DRAM = dynamic RAM

### Peak memory bandwidth example

![image_2021-04-15-19-34-37](/notes/image_2021-04-15-19-34-37.png)

{{<k>}} 32\text{ bits} \cdot \frac{1\text{ byte} }{8\text{ bits} } = 4 \text{ bytes} \\ {{</k>}}   
{{<k>}} 1\text{ MB} = 1,000,000 \text{ bytes} \\ {{</k>}}
{{<k>}} 1 \text{ Hz} = 1 \text{ cycle/second}\\  {{</k>}}
{{<k>}} 1 \text{ MHz} = 1,000,000 \text{ cycles/second}  \\{{</k>}}
{{<k>}} 100 \text{ MHz} = 100,000,000 \text{ cycles/second}  \\{{</k>}}

So,

{{<k display>}}
\begin{aligned}
     100 \text{ MHz} \cdot 4 \text{ bytes/cycle} &= 400,000,000 \text{ bytes/sec}  \\
     &= 400 \text{ MB/sec}
\end{aligned}
{{</k>}}

### SRAM cycle diagrams

![image_2021-04-15-19-46-00](/notes/image_2021-04-15-19-46-00.png)

Anything beginning with an underscore `_` means it is active low, activated when 0.

`_ce` = chip enable, `_we 1` = write enable (determines whether in read cycle or write cycle), `_oe` = output enable.

![image_2021-04-15-19-53-10](/notes/image_2021-04-15-19-53-10.png)

### Tri-state buffer

![image_2021-04-15-19-52-33](/notes/image_2021-04-15-19-52-33.png)

hi-Z = high impedance

