module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    reg [7:0] q0,q1,q2;
    
    my_dff8 U0(clk,d,q0);
    my_dff8 U1(clk,q0,q1);
    my_dff8 U2(clk,q1,q2);
    
    always@(*)begin
        case(sel)
            2'd0 : q = d;
            2'd1 : q = q0;
            2'd2 : q = q1;
            2'd3 : q = q2;
        endcase
    end

endmodule
