{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 18 20:44:40 2014 " "Info: Processing started: Tue Nov 18 20:44:40 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7 -c Lab7 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lab7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7 " "Info: Found entity 1: Lab7" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 create_pulse_clock " "Info: Found entity 2: create_pulse_clock" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 28 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pyramid_counter " "Info: Found entity 3: pyramid_counter" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 56 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab7.v(6) " "Critical Warning (10846): Verilog HDL Instantiation warning at Lab7.v(6): instance has no name" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Lab7.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at Lab7.v(7): instance has no name" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7 " "Info: Elaborating entity \"Lab7\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "create_pulse_clock create_pulse_clock:comb_3 " "Info: Elaborating entity \"create_pulse_clock\" for hierarchy \"create_pulse_clock:comb_3\"" {  } { { "Lab7.v" "comb_3" { Text "U:/ECE450/Lab7/Lab7.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Lab7.v(36) " "Info (10264): Verilog HDL Case Statement information at Lab7.v(36): all case item expressions in this case statement are onehot" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 36 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pyramid_counter pyramid_counter:comb_4 " "Info: Elaborating entity \"pyramid_counter\" for hierarchy \"pyramid_counter:comb_4\"" {  } { { "Lab7.v" "comb_4" { Text "U:/ECE450/Lab7/Lab7.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab7.v(64) " "Warning (10230): Verilog HDL assignment warning at Lab7.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Lab7.v(70) " "Warning (10230): Verilog HDL assignment warning at Lab7.v(70): truncated value with size 32 to match size of target (4)" {  } { { "Lab7.v" "" { Text "U:/ECE450/Lab7/Lab7.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 18 20:44:40 2014 " "Info: Processing ended: Tue Nov 18 20:44:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
