{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1522002603156 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_control EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"uart_control\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522002603277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522002603364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522002603365 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1522002603463 ""}  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/pll_altpll.v" 47 -1 0 } } { "" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1522002603463 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522002603879 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1522002604005 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1522002604005 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 5693 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522002604013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 5695 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522002604013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 5697 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522002604013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 5699 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522002604013 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 5701 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1522002604013 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1522002604013 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522002604015 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522002604157 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 47 " "No exact pin location assignment(s) for 1 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1522002605296 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1522002605690 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_control.sdc " "Synopsys Design Constraints File file not found: 'uart_control.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1522002605692 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522002605693 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1522002605701 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|d0\|Mux7~0  from: dataa  to: combout " "Cell: bcd\|d0\|Mux7~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|d0\|Mux7~0  from: datac  to: combout " "Cell: bcd\|d0\|Mux7~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: dataa  to: combout " "Cell: bcd\|shifter~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: datab  to: combout " "Cell: bcd\|shifter~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: datac  to: combout " "Cell: bcd\|shifter~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~0  from: datad  to: combout " "Cell: bcd\|shifter~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~13  from: dataa  to: combout " "Cell: bcd\|shifter~13  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~13  from: datab  to: combout " "Cell: bcd\|shifter~13  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~13  from: datac  to: combout " "Cell: bcd\|shifter~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~14  from: datab  to: combout " "Cell: bcd\|shifter~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~14  from: datac  to: combout " "Cell: bcd\|shifter~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~14  from: datad  to: combout " "Cell: bcd\|shifter~14  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~15  from: datab  to: combout " "Cell: bcd\|shifter~15  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~15  from: datac  to: combout " "Cell: bcd\|shifter~15  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~15  from: datad  to: combout " "Cell: bcd\|shifter~15  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: dataa  to: combout " "Cell: bcd\|shifter~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: datab  to: combout " "Cell: bcd\|shifter~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: datac  to: combout " "Cell: bcd\|shifter~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~1  from: datad  to: combout " "Cell: bcd\|shifter~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: dataa  to: combout " "Cell: bcd\|shifter~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: datab  to: combout " "Cell: bcd\|shifter~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: datac  to: combout " "Cell: bcd\|shifter~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~2  from: datad  to: combout " "Cell: bcd\|shifter~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~3  from: dataa  to: combout " "Cell: bcd\|shifter~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~3  from: datab  to: combout " "Cell: bcd\|shifter~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~3  from: datac  to: combout " "Cell: bcd\|shifter~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~4  from: datab  to: combout " "Cell: bcd\|shifter~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~4  from: datac  to: combout " "Cell: bcd\|shifter~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~4  from: datad  to: combout " "Cell: bcd\|shifter~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~5  from: datab  to: combout " "Cell: bcd\|shifter~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~5  from: datac  to: combout " "Cell: bcd\|shifter~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: bcd\|shifter~5  from: datad  to: combout " "Cell: bcd\|shifter~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~0  from: dataa  to: combout " "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~1  from: datab  to: combout " "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~1  from: datac  to: combout " "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~2  from: datac  to: combout " "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~3  from: datac  to: combout " "Cell: data_ram\|d2\|altsyncram_component\|auto_generated\|mux2\|_~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~0  from: datac  to: combout " "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~1  from: datac  to: combout " "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~2  from: datac  to: combout " "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~3  from: datac  to: combout " "Cell: data_ram\|d4\|altsyncram_component\|auto_generated\|mux2\|_~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~118  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~118  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~119  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~119  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~119  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~119  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~120  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~120  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~121  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~121  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~122  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~122  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~123  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~123  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~123  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~123  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~125  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~125  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~126  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~126  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~127  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~127  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~134  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~134  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~137  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[1\]~137  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~100  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~100  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~101  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~101  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~102  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~102  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~104  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~104  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~105  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~105  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~105  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~105  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~106  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~113  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~116  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~116  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~116  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~116  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~97  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~97  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~98  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~98  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~98  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~98  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~99  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[2\]~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~76  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~76  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~77  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~77  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~77  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~77  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~78  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~78  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~79  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~79  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~80  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~80  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~81  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~81  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~81  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~81  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~83  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~83  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~84  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~84  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~85  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~85  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~92  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~92  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~95  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[3\]~95  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~0  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~16  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~19  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~19  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~19  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~19  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~1  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~1  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~2  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~3  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~4  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~5  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~7  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~8  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~8  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~9  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[4\]~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~42  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~43  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~43  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~44  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~44  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~45  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~45  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~46  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~46  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~47  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~47  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~49  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~49  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~50  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~50  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~51  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~51  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~58  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~58  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~61  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[5\]~61  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~63  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~63  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~64  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~64  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~65  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~65  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~66  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~66  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~67  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~67  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~68  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~68  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~70  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~70  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~71  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~71  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~72  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[6\]~72  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~21  from: dataa  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~21  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~22  from: datab  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~22  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~23  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~23  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~24  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~24  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~25  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~25  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~26  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~28  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~28  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~29  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~29  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~30  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~37  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~40  from: datac  to: combout " "Cell: data_ram\|mux\|LPM_MUX_component\|auto_generated\|result_node\[7\]~40  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1522002605733 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1522002605733 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1522002605759 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1522002605760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1522002605761 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522002605882 ""}  } { { "db/pll_altpll.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/db/pll_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 94 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522002605882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bi2bcd:bcd\|decoder:d0\|Mux7~0  " "Automatically promoted node bi2bcd:bcd\|decoder:d0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1522002605882 ""}  } { { "../Test/Rukshan/Seven segment/decoder.v" "" { Text "D:/downsampling_processor_fpga/Verilog_Design/Test/Rukshan/Seven segment/decoder.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 0 { 0 ""} 0 975 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1522002605882 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522002606506 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522002606509 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1522002606509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522002606511 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522002606513 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522002606515 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522002606515 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522002606516 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522002606663 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1522002606664 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522002606664 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1522002606689 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1522002606689 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1522002606689 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 3 68 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  68 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 31 34 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 6 66 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1522002606692 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1522002606692 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1522002606692 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002606916 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1522002606924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522002612632 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002613062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522002613143 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522002628450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002628450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522002629093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1522002637345 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522002637345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:31 " "Fitter routing operations ending: elapsed time is 00:00:31" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002664322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1522002664323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522002664323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.29 " "Total time spent on timing analysis during the Fitter is 3.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522002664421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522002664545 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522002665052 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522002665123 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522002665600 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522002666490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/output_files/uart_control.fit.smsg " "Generated suppressed messages file D:/downsampling_processor_fpga/Verilog_Design/Check uart 512/output_files/uart_control.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522002667255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1548 " "Peak virtual memory: 1548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522002668146 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 00:01:08 2018 " "Processing ended: Mon Mar 26 00:01:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522002668146 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522002668146 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522002668146 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522002668146 ""}
