{
  "sha": "a0a1771e895e6606a2a795c407e20aed73f69bd9",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6YTBhMTc3MWU4OTVlNjYwNmEyYTc5NWM0MDdlMjBhZWQ3M2Y2OWJkOQ==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-07-01T06:31:14Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2019-07-01T06:31:14Z"
    },
    "message": "x86: optimize EVEX packed integer logical instructions\n\nAs long as there's no write mask as well as no broadcast, and as long\nas the scaled Disp8 wouldn't result in a shorter EVEX encoding, encode\nVPAND{D,Q}, VPANDN{D,Q}, VPOR{D,Q}, and VPXOR{D,Q} acting on only the\nlower 16 XMM/YMM registers using their VEX equivalents with -O1.\n\nAlso take the opportunity and avoid looping twice over all operands\nwhen dealing with memory-with-displacement ones.",
    "tree": {
      "sha": "9b75ffcdaa3d8b5f343c148821ddb4da987aa88d",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/9b75ffcdaa3d8b5f343c148821ddb4da987aa88d"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/a0a1771e895e6606a2a795c407e20aed73f69bd9",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a0a1771e895e6606a2a795c407e20aed73f69bd9",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/a0a1771e895e6606a2a795c407e20aed73f69bd9",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/a0a1771e895e6606a2a795c407e20aed73f69bd9/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "cd546e7bd2832c882e69809fdbeb7b376b62039e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/cd546e7bd2832c882e69809fdbeb7b376b62039e",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/cd546e7bd2832c882e69809fdbeb7b376b62039e"
    }
  ],
  "stats": {
    "total": 994,
    "additions": 969,
    "deletions": 25
  },
  "files": [
    {
      "sha": "b969177059893e12809290385018a716aeb1e175",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 29,
      "deletions": 0,
      "changes": 29,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -1,3 +1,32 @@\n+2019-07-01  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* config/tc-i386.c (optimize_encoding): Make j unsigned.  Handle\n+\tvpand{d,q}, vpandn{d,q}, vpor{d,q}, and vpxor{d,q}.  Also check/\n+\tclear broadcast.  Eliminate a loop.\n+\t* doc/c-i386.texi: Update -O1 documentation.\n+\t* testsuite/gas/i386/optimize-1.s,\n+\ttestsuite/gas/i386/optimize-2.s,\n+\ttestsuite/gas/i386/optimize-3.s,\n+\ttestsuite/gas/i386/optimize-5.s,\n+\ttestsuite/gas/i386/x86-64-optimize-2.s,\n+\ttestsuite/gas/i386/x86-64-optimize-3.s,\n+\ttestsuite/gas/i386/x86-64-optimize-4.s,\n+\ttestsuite/gas/i386/x86-64-optimize-6.s: Add vpand{d,q},\n+\tvpandn{d,q}, vpor{d,q}, and vpxor{d,q} cases.\n+\ttestsuite/gas/i386/optimize-1.d,\n+\ttestsuite/gas/i386/optimize-1a.d,\n+\ttestsuite/gas/i386/optimize-2.d,\n+\ttestsuite/gas/i386/optimize-3.d,\n+\ttestsuite/gas/i386/optimize-4.d,\n+\ttestsuite/gas/i386/optimize-5.d,\n+\ttestsuite/gas/i386/x86-64-optimize-2.d,\n+\ttestsuite/gas/i386/x86-64-optimize-2a.d,\n+\ttestsuite/gas/i386/x86-64-optimize-2b.d,\n+\ttestsuite/gas/i386/x86-64-optimize-3.d,\n+\ttestsuite/gas/i386/x86-64-optimize-4.d,\n+\ttestsuite/gas/i386/x86-64-optimize-5.d,\n+\ttestsuite/gas/i386/x86-64-optimize-6.d: Adjust expectations.\n+\n 2019-07-01  Jan Beulich  <jbeulich@suse.com>\n \n \t* testsuite/gas/i386/avx512f_vpclmulqdq.s,"
    },
    {
      "sha": "bc7d55611a101d2adc27cb41f991ea1a212b44ec",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 19,
      "deletions": 11,
      "changes": 30,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -3897,7 +3897,7 @@ check_hle (void)\n static void\n optimize_encoding (void)\n {\n-  int j;\n+  unsigned int j;\n \n   if (optimize_for_space\n       && i.reg_operands == 1\n@@ -4095,10 +4095,13 @@ optimize_encoding (void)\n \t   && !i.types[0].bitfield.zmmword\n \t   && !i.types[1].bitfield.zmmword\n \t   && !i.mask\n+\t   && !i.broadcast\n \t   && is_evex_encoding (&i.tm)\n \t   && ((i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0x666f\n \t       || (i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0xf36f\n-\t       || (i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0xf26f)\n+\t       || (i.tm.base_opcode & ~Opcode_SIMD_IntD) == 0xf26f\n+\t       || (i.tm.base_opcode & ~4) == 0x66db\n+\t       || (i.tm.base_opcode & ~4) == 0x66eb)\n \t   && i.tm.extension_opcode == None)\n     {\n       /* Optimize: -O1:\n@@ -4116,8 +4119,17 @@ optimize_encoding (void)\n \t       -> VEX mvmovdqa|vmovdquem, %xmmN (N < 16)\n \t     EVEX VOP mem, %ymmN\n \t       -> VEX vmovdqa|vmovdqu mem, %ymmN (N < 16)\n+\t   VOP, one of vpand, vpandn, vpor, vpxor:\n+\t     EVEX VOP{d,q} %xmmL, %xmmM, %xmmN\n+\t       -> VEX VOP %xmmL, %xmmM, %xmmN (L, M, and N < 16)\n+\t     EVEX VOP{d,q} %ymmL, %ymmM, %ymmN\n+\t       -> VEX VOP %ymmL, %ymmM, %ymmN (L, M, and N < 16)\n+\t     EVEX VOP{d,q} mem, %xmmM, %xmmN\n+\t       -> VEX VOP mem, %xmmM, %xmmN (M and N < 16)\n+\t     EVEX VOP{d,q} mem, %ymmM, %ymmN\n+\t       -> VEX VOP mem, %ymmM, %ymmN (M and N < 16)\n        */\n-      for (j = 0; j < 2; j++)\n+      for (j = 0; j < i.operands; j++)\n \tif (operand_type_check (i.types[j], disp)\n \t    && i.op[j].disps->X_op == O_constant)\n \t  {\n@@ -4147,16 +4159,12 @@ optimize_encoding (void)\n       i.tm.opcode_modifier.vexw = VEXW0;\n       i.tm.opcode_modifier.evex = 0;\n       i.tm.opcode_modifier.masking = 0;\n+      i.tm.opcode_modifier.broadcast = 0;\n       i.tm.opcode_modifier.disp8memshift = 0;\n       i.memshift = 0;\n-      for (j = 0; j < 2; j++)\n-\tif (operand_type_check (i.types[j], disp)\n-\t    && i.op[j].disps->X_op == O_constant)\n-\t  {\n-\t    i.types[j].bitfield.disp8\n-\t      = fits_in_disp8 (i.op[j].disps->X_add_number);\n-\t    break;\n-\t  }\n+      if (j < i.operands)\n+\ti.types[j].bitfield.disp8\n+\t  = fits_in_disp8 (i.op[j].disps->X_add_number);\n     }\n }\n "
    },
    {
      "sha": "ba2006743851df93654755fb29a04a419a4fbb53",
      "filename": "gas/doc/c-i386.texi",
      "status": "modified",
      "additions": 10,
      "deletions": 6,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/doc/c-i386.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/doc/c-i386.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-i386.texi?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -465,13 +465,17 @@ Optimize instruction encoding with smaller instruction size.  @samp{-O}\n and @samp{-O1} encode 64-bit register load instructions with 64-bit\n immediate as 32-bit register load instructions with 31-bit or 32-bits\n immediates, encode 64-bit register clearing instructions with 32-bit\n-register clearing instructions and encode 256-bit/512-bit VEX/EVEX\n-vector register clearing instructions with 128-bit VEX vector register\n-clearing instructions as well as encode 128-bit/256-bit EVEX vector\n+register clearing instructions, encode 256-bit/512-bit VEX/EVEX vector\n+register clearing instructions with 128-bit VEX vector register\n+clearing instructions, encode 128-bit/256-bit EVEX vector\n register load/store instructions with VEX vector register load/store\n-instructions.  @samp{-O2} includes @samp{-O1} optimization plus\n-encodes 256-bit/512-bit EVEX vector register clearing instructions with\n-128-bit EVEX vector register clearing instructions.\n+instructions, and encode 128-bit/256-bit EVEX packed integer logical\n+instructions with 128-bit/256-bit VEX packed integer logical.\n+\n+@samp{-O2} includes @samp{-O1} optimization plus encodes\n+256-bit/512-bit EVEX vector register clearing instructions with 128-bit\n+EVEX vector register clearing instructions.\n+\n @samp{-Os} includes @samp{-O2} optimization plus encodes 16-bit, 32-bit\n and 64-bit register tests with immediate as 8-bit register test with\n immediate.  @samp{-O0} turns off this optimization."
    },
    {
      "sha": "9c5f423f67de9d1e14d63377f644efbc94dc4f1e",
      "filename": "gas/testsuite/gas/i386/optimize-1.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -99,4 +99,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "b41a9603501f737fde5288345ff083002502d37e",
      "filename": "gas/testsuite/gas/i386/optimize-1.s",
      "status": "modified",
      "additions": 54,
      "deletions": 0,
      "changes": 54,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-1.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-1.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -116,3 +116,57 @@ _start:\n \tvmovdqu64\t%ymm1, 128(%eax)\n \n \tvmovdqa32\t(%eax), %zmm2\n+\n+\tvpandd\t\t%xmm2, %xmm3, %xmm4\n+\tvpandq\t\t%xmm2, %xmm3, %xmm4\n+\tvpandnd\t\t%xmm2, %xmm3, %xmm4\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm4\n+\tvpord\t\t%xmm2, %xmm3, %xmm4\n+\tvporq\t\t%xmm2, %xmm3, %xmm4\n+\tvpxord\t\t%xmm2, %xmm3, %xmm4\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm4\n+\n+\tvpandd\t\t%ymm2, %ymm3, %ymm4\n+\tvpandq\t\t%ymm2, %ymm3, %ymm4\n+\tvpandnd\t\t%ymm2, %ymm3, %ymm4\n+\tvpandnq\t\t%ymm2, %ymm3, %ymm4\n+\tvpord\t\t%ymm2, %ymm3, %ymm4\n+\tvporq\t\t%ymm2, %ymm3, %ymm4\n+\tvpxord\t\t%ymm2, %ymm3, %ymm4\n+\tvpxorq\t\t%ymm2, %ymm3, %ymm4\n+\n+\tvpandd\t\t112(%eax), %xmm2, %xmm3\n+\tvpandq\t\t112(%eax), %xmm2, %xmm3\n+\tvpandnd\t\t112(%eax), %xmm2, %xmm3\n+\tvpandnq\t\t112(%eax), %xmm2, %xmm3\n+\tvpord\t\t112(%eax), %xmm2, %xmm3\n+\tvporq\t\t112(%eax), %xmm2, %xmm3\n+\tvpxord\t\t112(%eax), %xmm2, %xmm3\n+\tvpxorq\t\t112(%eax), %xmm2, %xmm3\n+\n+\tvpandd\t\t128(%eax), %xmm2, %xmm3\n+\tvpandq\t\t128(%eax), %xmm2, %xmm3\n+\tvpandnd\t\t128(%eax), %xmm2, %xmm3\n+\tvpandnq\t\t128(%eax), %xmm2, %xmm3\n+\tvpord\t\t128(%eax), %xmm2, %xmm3\n+\tvporq\t\t128(%eax), %xmm2, %xmm3\n+\tvpxord\t\t128(%eax), %xmm2, %xmm3\n+\tvpxorq\t\t128(%eax), %xmm2, %xmm3\n+\n+\tvpandd\t\t96(%eax), %ymm2, %ymm3\n+\tvpandq\t\t96(%eax), %ymm2, %ymm3\n+\tvpandnd\t\t96(%eax), %ymm2, %ymm3\n+\tvpandnq\t\t96(%eax), %ymm2, %ymm3\n+\tvpord\t\t96(%eax), %ymm2, %ymm3\n+\tvporq\t\t96(%eax), %ymm2, %ymm3\n+\tvpxord\t\t96(%eax), %ymm2, %ymm3\n+\tvpxorq\t\t96(%eax), %ymm2, %ymm3\n+\n+\tvpandd\t\t128(%eax), %ymm2, %ymm3\n+\tvpandq\t\t128(%eax), %ymm2, %ymm3\n+\tvpandnd\t\t128(%eax), %ymm2, %ymm3\n+\tvpandnq\t\t128(%eax), %ymm2, %ymm3\n+\tvpord\t\t128(%eax), %ymm2, %ymm3\n+\tvporq\t\t128(%eax), %ymm2, %ymm3\n+\tvpxord\t\t128(%eax), %ymm2, %ymm3\n+\tvpxorq\t\t128(%eax), %ymm2, %ymm3"
    },
    {
      "sha": "bdac98561bb9d302f1d9d113c790ed0d40d83408",
      "filename": "gas/testsuite/gas/i386/optimize-1a.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-1a.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-1a.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-1a.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -100,4 +100,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "ffc15f65eea568c4215aeff66d11d6afd3cc5d2a",
      "filename": "gas/testsuite/gas/i386/optimize-2.d",
      "status": "modified",
      "additions": 64,
      "deletions": 0,
      "changes": 64,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-2.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -89,4 +89,68 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 ff 89 6f d1    \tvmovdqu16 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n  +[a-f0-9]+:\t62 f1 7e 89 6f d1    \tvmovdqu32 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n  +[a-f0-9]+:\t62 f1 fe 89 6f d1    \tvmovdqu64 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm2,%xmm3,%xmm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm2,%ymm3,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm3,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm2,%xmm3,%xmm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm2,%ymm3,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm3,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandd \\(%eax\\)\\{1to8\\},%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq \\(%eax\\)\\{1to2\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd \\(%eax\\)\\{1to4\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq \\(%eax\\)\\{1to4\\},%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  \\(%eax\\)\\{1to8\\},%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  \\(%eax\\)\\{1to2\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord \\(%eax\\)\\{1to4\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq \\(%eax\\)\\{1to4\\},%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "c84840ceddd7eb615f88b6396fa876394b1addc8",
      "filename": "gas/testsuite/gas/i386/optimize-2.s",
      "status": "modified",
      "additions": 72,
      "deletions": 0,
      "changes": 72,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-2.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -97,3 +97,75 @@ _start:\n \tvmovdqu16\t%xmm1, %xmm2{%k1}{z}\n \tvmovdqu32\t%xmm1, %xmm2{%k1}{z}\n \tvmovdqu64\t%xmm1, %xmm2{%k1}{z}\n+\n+\tvpandd\t\t%xmm2, %xmm3, %xmm4\n+\tvpandq\t\t%xmm2, %xmm3, %xmm4\n+\tvpandnd\t\t%xmm2, %xmm3, %xmm4\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm4\n+\tvpord\t\t%xmm2, %xmm3, %xmm4\n+\tvporq\t\t%xmm2, %xmm3, %xmm4\n+\tvpxord\t\t%xmm2, %xmm3, %xmm4\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm4\n+\n+\tvpandd\t\t%ymm2, %ymm3, %ymm4\n+\tvpandq\t\t%ymm2, %ymm3, %ymm4\n+\tvpandnd\t\t%ymm2, %ymm3, %ymm4\n+\tvpandnq\t\t%ymm2, %ymm3, %ymm4\n+\tvpord\t\t%ymm2, %ymm3, %ymm4\n+\tvporq\t\t%ymm2, %ymm3, %ymm4\n+\tvpxord\t\t%ymm2, %ymm3, %ymm4\n+\tvpxorq\t\t%ymm2, %ymm3, %ymm4\n+\n+\tvpandd\t\t112(%eax), %xmm2, %xmm3\n+\tvpandq\t\t112(%eax), %xmm2, %xmm3\n+\tvpandnd\t\t112(%eax), %xmm2, %xmm3\n+\tvpandnq\t\t112(%eax), %xmm2, %xmm3\n+\tvpord\t\t112(%eax), %xmm2, %xmm3\n+\tvporq\t\t112(%eax), %xmm2, %xmm3\n+\tvpxord\t\t112(%eax), %xmm2, %xmm3\n+\tvpxorq\t\t112(%eax), %xmm2, %xmm3\n+\n+\tvpandd\t\t128(%eax), %xmm2, %xmm3\n+\tvpandq\t\t128(%eax), %xmm2, %xmm3\n+\tvpandnd\t\t128(%eax), %xmm2, %xmm3\n+\tvpandnq\t\t128(%eax), %xmm2, %xmm3\n+\tvpord\t\t128(%eax), %xmm2, %xmm3\n+\tvporq\t\t128(%eax), %xmm2, %xmm3\n+\tvpxord\t\t128(%eax), %xmm2, %xmm3\n+\tvpxorq\t\t128(%eax), %xmm2, %xmm3\n+\n+\tvpandd\t\t96(%eax), %ymm2, %ymm3\n+\tvpandq\t\t96(%eax), %ymm2, %ymm3\n+\tvpandnd\t\t96(%eax), %ymm2, %ymm3\n+\tvpandnq\t\t96(%eax), %ymm2, %ymm3\n+\tvpord\t\t96(%eax), %ymm2, %ymm3\n+\tvporq\t\t96(%eax), %ymm2, %ymm3\n+\tvpxord\t\t96(%eax), %ymm2, %ymm3\n+\tvpxorq\t\t96(%eax), %ymm2, %ymm3\n+\n+\tvpandd\t\t128(%eax), %ymm2, %ymm3\n+\tvpandq\t\t128(%eax), %ymm2, %ymm3\n+\tvpandnd\t\t128(%eax), %ymm2, %ymm3\n+\tvpandnq\t\t128(%eax), %ymm2, %ymm3\n+\tvpord\t\t128(%eax), %ymm2, %ymm3\n+\tvporq\t\t128(%eax), %ymm2, %ymm3\n+\tvpxord\t\t128(%eax), %ymm2, %ymm3\n+\tvpxorq\t\t128(%eax), %ymm2, %ymm3\n+\n+\tvpandd\t\t%xmm2, %xmm3, %xmm4{%k5}\n+\tvpandq\t\t%ymm2, %ymm3, %ymm4{%k5}\n+\tvpandnd\t\t%ymm2, %ymm3, %ymm4{%k5}\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm4{%k5}\n+\tvpord\t\t%xmm2, %xmm3, %xmm4{%k5}\n+\tvporq\t\t%ymm2, %ymm3, %ymm4{%k5}\n+\tvpxord\t\t%ymm2, %ymm3, %ymm4{%k5}\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm4{%k5}\n+\n+\tvpandd\t\t(%eax){1to8}, %ymm2, %ymm3\n+\tvpandq\t\t(%eax){1to2}, %xmm2, %xmm3\n+\tvpandnd\t\t(%eax){1to4}, %xmm2, %xmm3\n+\tvpandnq\t\t(%eax){1to4}, %ymm2, %ymm3\n+\tvpord\t\t(%eax){1to8}, %ymm2, %ymm3\n+\tvporq\t\t(%eax){1to2}, %xmm2, %xmm3\n+\tvpxord\t\t(%eax){1to4}, %xmm2, %xmm3\n+\tvpxorq\t\t(%eax){1to4}, %ymm2, %ymm3"
    },
    {
      "sha": "ea8a9b55b47a1adece28e6700bd8fd59f35c011b",
      "filename": "gas/testsuite/gas/i386/optimize-3.d",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-3.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -15,4 +15,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm4\n #pass"
    },
    {
      "sha": "ec2a5b9de9ecc64f2d51c6ee6b588664310bc499",
      "filename": "gas/testsuite/gas/i386/optimize-3.s",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-3.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -11,3 +11,12 @@ _start:\n \t{nooptimize} vmovdqu16\t%xmm1, %xmm2\n \t{nooptimize} vmovdqu32\t%xmm1, %xmm2\n \t{nooptimize} vmovdqu64\t%xmm1, %xmm2\n+\n+\t{nooptimize} vpandd\t%xmm2, %xmm3, %xmm4\n+\t{nooptimize} vpandq\t%ymm2, %ymm3, %ymm4\n+\t{nooptimize} vpandnd\t%ymm2, %ymm3, %ymm4\n+\t{nooptimize} vpandnq\t%xmm2, %xmm3, %xmm4\n+\t{nooptimize} vpord\t%xmm2, %xmm3, %xmm4\n+\t{nooptimize} vporq\t%ymm2, %ymm3, %ymm4\n+\t{nooptimize} vpxord\t%ymm2, %ymm3, %ymm4\n+\t{nooptimize} vpxorq\t%xmm2, %xmm3, %xmm4"
    },
    {
      "sha": "d97718faf97228ebeed2259443ca7be06c9dd378",
      "filename": "gas/testsuite/gas/i386/optimize-4.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-4.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -99,6 +99,54 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%ymm2,%ymm3\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n #pass"
    },
    {
      "sha": "ecab78cb1a7dd9d27110d6c8e6ede606e935c0bb",
      "filename": "gas/testsuite/gas/i386/optimize-5.d",
      "status": "modified",
      "additions": 56,
      "deletions": 0,
      "changes": 56,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-5.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -99,6 +99,54 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%eax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%eax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%eax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%eax\\),%ymm2,%ymm3\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n@@ -107,4 +155,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm4\n #pass"
    },
    {
      "sha": "e88fab1fa4509f570f08003a2f7ecedd16c1dbd6",
      "filename": "gas/testsuite/gas/i386/optimize-5.s",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-5.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/optimize-5.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/optimize-5.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -13,3 +13,12 @@\n \t{evex} vmovdqu16\t%xmm1, %xmm2\n \t{evex} vmovdqu32\t%xmm1, %xmm2\n \t{evex} vmovdqu64\t%xmm1, %xmm2\n+\n+\t{evex} vpandd\t%xmm2, %xmm3, %xmm4\n+\t{evex} vpandq\t%ymm2, %ymm3, %ymm4\n+\t{evex} vpandnd\t%ymm2, %ymm3, %ymm4\n+\t{evex} vpandnq\t%xmm2, %xmm3, %xmm4\n+\t{evex} vpord\t%xmm2, %xmm3, %xmm4\n+\t{evex} vporq\t%ymm2, %ymm3, %ymm4\n+\t{evex} vpxord\t%ymm2, %ymm3, %ymm4\n+\t{evex} vpxorq\t%xmm2, %xmm3, %xmm4"
    },
    {
      "sha": "0041b0070e1bc51dd03a9295f4e17892644fc0b9",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -155,4 +155,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "22dbd1ce469c92e84aee70f5e91ba673deeb3ee9",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "status": "modified",
      "additions": 54,
      "deletions": 0,
      "changes": 54,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -172,3 +172,57 @@ _start:\n \tvmovdqu64\t%ymm1, 128(%rax)\n \n \tvmovdqa32\t(%rax), %zmm2\n+\n+\tvpandd\t\t%xmm2, %xmm3, %xmm4\n+\tvpandq\t\t%xmm12, %xmm3, %xmm4\n+\tvpandnd\t\t%xmm2, %xmm13, %xmm4\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm14\n+\tvpord\t\t%xmm2, %xmm3, %xmm4\n+\tvporq\t\t%xmm12, %xmm3, %xmm4\n+\tvpxord\t\t%xmm2, %xmm13, %xmm4\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm14\n+\n+\tvpandd\t\t%ymm2, %ymm3, %ymm4\n+\tvpandq\t\t%ymm12, %ymm3, %ymm4\n+\tvpandnd\t\t%ymm2, %ymm13, %ymm4\n+\tvpandnq\t\t%ymm2, %ymm3, %ymm14\n+\tvpord\t\t%ymm2, %ymm3, %ymm4\n+\tvporq\t\t%ymm12, %ymm3, %ymm4\n+\tvpxord\t\t%ymm2, %ymm13, %ymm4\n+\tvpxorq\t\t%ymm2, %ymm3, %ymm14\n+\n+\tvpandd\t\t112(%rax), %xmm2, %xmm3\n+\tvpandq\t\t112(%rax), %xmm2, %xmm3\n+\tvpandnd\t\t112(%rax), %xmm2, %xmm3\n+\tvpandnq\t\t112(%rax), %xmm2, %xmm3\n+\tvpord\t\t112(%rax), %xmm2, %xmm3\n+\tvporq\t\t112(%rax), %xmm2, %xmm3\n+\tvpxord\t\t112(%rax), %xmm2, %xmm3\n+\tvpxorq\t\t112(%rax), %xmm2, %xmm3\n+\n+\tvpandd\t\t128(%rax), %xmm2, %xmm3\n+\tvpandq\t\t128(%rax), %xmm2, %xmm3\n+\tvpandnd\t\t128(%rax), %xmm2, %xmm3\n+\tvpandnq\t\t128(%rax), %xmm2, %xmm3\n+\tvpord\t\t128(%rax), %xmm2, %xmm3\n+\tvporq\t\t128(%rax), %xmm2, %xmm3\n+\tvpxord\t\t128(%rax), %xmm2, %xmm3\n+\tvpxorq\t\t128(%rax), %xmm2, %xmm3\n+\n+\tvpandd\t\t96(%rax), %ymm2, %ymm3\n+\tvpandq\t\t96(%rax), %ymm2, %ymm3\n+\tvpandnd\t\t96(%rax), %ymm2, %ymm3\n+\tvpandnq\t\t96(%rax), %ymm2, %ymm3\n+\tvpord\t\t96(%rax), %ymm2, %ymm3\n+\tvporq\t\t96(%rax), %ymm2, %ymm3\n+\tvpxord\t\t96(%rax), %ymm2, %ymm3\n+\tvpxorq\t\t96(%rax), %ymm2, %ymm3\n+\n+\tvpandd\t\t128(%rax), %ymm2, %ymm3\n+\tvpandq\t\t128(%rax), %ymm2, %ymm3\n+\tvpandnd\t\t128(%rax), %ymm2, %ymm3\n+\tvpandnq\t\t128(%rax), %ymm2, %ymm3\n+\tvpord\t\t128(%rax), %ymm2, %ymm3\n+\tvporq\t\t128(%rax), %ymm2, %ymm3\n+\tvpxord\t\t128(%rax), %ymm2, %ymm3\n+\tvpxorq\t\t128(%rax), %ymm2, %ymm3"
    },
    {
      "sha": "70a8ff314759174e4b56ef512e31801863c1e8a7",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2a.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2a.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -156,4 +156,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "b5c6ceaf6e29d6a18f68d6fe9113b2d8763b0fde",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-2b.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2b.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-2b.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-2b.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -155,4 +155,52 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "fb73b1eab31933795b12a756a9efdd7eb2946ac4",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "status": "modified",
      "additions": 72,
      "deletions": 0,
      "changes": 72,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-3.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -115,4 +115,76 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 ff 89 6f d1    \tvmovdqu16 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n  +[a-f0-9]+:\t62 f1 7e 89 6f d1    \tvmovdqu32 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n  +[a-f0-9]+:\t62 f1 fe 89 6f d1    \tvmovdqu64 %xmm1,%xmm2\\{%k1\\}\\{z\\}\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm22,%xmm23,%xmm24\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm22,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm23,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm24\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm22,%xmm23,%xmm24\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm22,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm23,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm24\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm2,%xmm3,%xmm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm12,%ymm3,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm13,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm14\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm2,%xmm3,%xmm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm12,%ymm3,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm13,%ymm4\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm14\\{%k5\\}\n+ +[a-f0-9]+:\t62 .*\tvpandd \\(%rax\\)\\{1to8\\},%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq \\(%rax\\)\\{1to2\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd \\(%rax\\)\\{1to4\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq \\(%rax\\)\\{1to4\\},%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  \\(%rax\\)\\{1to8\\},%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  \\(%rax\\)\\{1to2\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord \\(%rax\\)\\{1to4\\},%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq \\(%rax\\)\\{1to4\\},%ymm2,%ymm3\n #pass"
    },
    {
      "sha": "56bda5cf8779e8c8331a641006c020fba7c2098a",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-3.s",
      "status": "modified",
      "additions": 81,
      "deletions": 0,
      "changes": 81,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-3.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-3.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-3.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -126,3 +126,84 @@ _start:\n \tvmovdqu16\t%xmm1, %xmm2{%k1}{z}\n \tvmovdqu32\t%xmm1, %xmm2{%k1}{z}\n \tvmovdqu64\t%xmm1, %xmm2{%k1}{z}\n+\n+\tvpandd\t\t%xmm2, %xmm3, %xmm4\n+\tvpandq\t\t%xmm12, %xmm3, %xmm4\n+\tvpandnd\t\t%xmm2, %xmm13, %xmm4\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm14\n+\tvpord\t\t%xmm2, %xmm3, %xmm4\n+\tvporq\t\t%xmm12, %xmm3, %xmm4\n+\tvpxord\t\t%xmm2, %xmm13, %xmm4\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm14\n+\n+\tvpandd\t\t%ymm2, %ymm3, %ymm4\n+\tvpandq\t\t%ymm12, %ymm3, %ymm4\n+\tvpandnd\t\t%ymm2, %ymm13, %ymm4\n+\tvpandnq\t\t%ymm2, %ymm3, %ymm14\n+\tvpord\t\t%ymm2, %ymm3, %ymm4\n+\tvporq\t\t%ymm12, %ymm3, %ymm4\n+\tvpxord\t\t%ymm2, %ymm13, %ymm4\n+\tvpxorq\t\t%ymm2, %ymm3, %ymm14\n+\n+\tvpandd\t\t112(%rax), %xmm2, %xmm3\n+\tvpandq\t\t112(%rax), %xmm2, %xmm3\n+\tvpandnd\t\t112(%rax), %xmm2, %xmm3\n+\tvpandnq\t\t112(%rax), %xmm2, %xmm3\n+\tvpord\t\t112(%rax), %xmm2, %xmm3\n+\tvporq\t\t112(%rax), %xmm2, %xmm3\n+\tvpxord\t\t112(%rax), %xmm2, %xmm3\n+\tvpxorq\t\t112(%rax), %xmm2, %xmm3\n+\n+\tvpandd\t\t128(%rax), %xmm2, %xmm3\n+\tvpandq\t\t128(%rax), %xmm2, %xmm3\n+\tvpandnd\t\t128(%rax), %xmm2, %xmm3\n+\tvpandnq\t\t128(%rax), %xmm2, %xmm3\n+\tvpord\t\t128(%rax), %xmm2, %xmm3\n+\tvporq\t\t128(%rax), %xmm2, %xmm3\n+\tvpxord\t\t128(%rax), %xmm2, %xmm3\n+\tvpxorq\t\t128(%rax), %xmm2, %xmm3\n+\n+\tvpandd\t\t96(%rax), %ymm2, %ymm3\n+\tvpandq\t\t96(%rax), %ymm2, %ymm3\n+\tvpandnd\t\t96(%rax), %ymm2, %ymm3\n+\tvpandnq\t\t96(%rax), %ymm2, %ymm3\n+\tvpord\t\t96(%rax), %ymm2, %ymm3\n+\tvporq\t\t96(%rax), %ymm2, %ymm3\n+\tvpxord\t\t96(%rax), %ymm2, %ymm3\n+\tvpxorq\t\t96(%rax), %ymm2, %ymm3\n+\n+\tvpandd\t\t128(%rax), %ymm2, %ymm3\n+\tvpandq\t\t128(%rax), %ymm2, %ymm3\n+\tvpandnd\t\t128(%rax), %ymm2, %ymm3\n+\tvpandnq\t\t128(%rax), %ymm2, %ymm3\n+\tvpord\t\t128(%rax), %ymm2, %ymm3\n+\tvporq\t\t128(%rax), %ymm2, %ymm3\n+\tvpxord\t\t128(%rax), %ymm2, %ymm3\n+\tvpxorq\t\t128(%rax), %ymm2, %ymm3\n+\n+\tvpandd\t\t%xmm22, %xmm23, %xmm24\n+\tvpandq\t\t%ymm22, %ymm3, %ymm4\n+\tvpandnd\t\t%ymm2, %ymm23, %ymm4\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm24\n+\tvpord\t\t%xmm22, %xmm23, %xmm24\n+\tvporq\t\t%ymm22, %ymm3, %ymm4\n+\tvpxord\t\t%ymm2, %ymm23, %ymm4\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm24\n+\n+\tvpandd\t\t%xmm2, %xmm3, %xmm4{%k5}\n+\tvpandq\t\t%ymm12, %ymm3, %ymm4{%k5}\n+\tvpandnd\t\t%ymm2, %ymm13, %ymm4{%k5}\n+\tvpandnq\t\t%xmm2, %xmm3, %xmm14{%k5}\n+\tvpord\t\t%xmm2, %xmm3, %xmm4{%k5}\n+\tvporq\t\t%ymm12, %ymm3, %ymm4{%k5}\n+\tvpxord\t\t%ymm2, %ymm13, %ymm4{%k5}\n+\tvpxorq\t\t%xmm2, %xmm3, %xmm14{%k5}\n+\n+\tvpandd\t\t(%rax){1to8}, %ymm2, %ymm3\n+\tvpandq\t\t(%rax){1to2}, %xmm2, %xmm3\n+\tvpandnd\t\t(%rax){1to4}, %xmm2, %xmm3\n+\tvpandnq\t\t(%rax){1to4}, %ymm2, %ymm3\n+\tvpord\t\t(%rax){1to8}, %ymm2, %ymm3\n+\tvporq\t\t(%rax){1to2}, %xmm2, %xmm3\n+\tvpxord\t\t(%rax){1to4}, %xmm2, %xmm3\n+\tvpxorq\t\t(%rax){1to4}, %ymm2, %ymm3"
    },
    {
      "sha": "d25d24d3c6f2423b1b2cafd5b0a5727991e92729",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-4.d",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-4.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -15,4 +15,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm14\n #pass"
    },
    {
      "sha": "a3f69a3f7753d48582f690f973f4d13b7cea71b0",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-4.s",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-4.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-4.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-4.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -11,3 +11,12 @@ _start:\n \t{nooptimize} vmovdqu16\t%xmm1, %xmm2\n \t{nooptimize} vmovdqu32\t%xmm1, %xmm2\n \t{nooptimize} vmovdqu64\t%xmm1, %xmm2\n+\n+\t{nooptimize} vpandd\t%xmm2, %xmm3, %xmm4\n+\t{nooptimize} vpandq\t%ymm12, %ymm3, %ymm4\n+\t{nooptimize} vpandnd\t%ymm2, %ymm13, %ymm4\n+\t{nooptimize} vpandnq\t%xmm2, %xmm3, %xmm14\n+\t{nooptimize} vpord\t%xmm2, %xmm3, %xmm4\n+\t{nooptimize} vporq\t%ymm12, %ymm3, %ymm4\n+\t{nooptimize} vpxord\t%ymm2, %ymm13, %ymm4\n+\t{nooptimize} vpxorq\t%xmm2, %xmm3, %xmm14"
    },
    {
      "sha": "0fb20b3ab30bd0ee66c30684788e1a151093ed82",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "status": "modified",
      "additions": 48,
      "deletions": 0,
      "changes": 48,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-5.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -155,6 +155,54 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%ymm2,%ymm3\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2"
    },
    {
      "sha": "c9f7da6fe26f5518b722ae99460912040eb4f31a",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "status": "modified",
      "additions": 56,
      "deletions": 0,
      "changes": 56,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-6.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-6.d?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -155,6 +155,54 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 7e 28 7f 48 04 \tvmovdqu32 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 fe 28 7f 48 04 \tvmovdqu64 %ymm1,0x80\\(%rax\\)\n  +[a-f0-9]+:\t62 f1 7d 48 6f 10    \tvmovdqa32 \\(%rax\\),%zmm2\n+ +[a-f0-9]+:\tc5 .*\tvpand  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %xmm12,%xmm3,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm13,%xmm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpand  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpandn %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpor   %ymm2,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc4 .*\tvpor   %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\tc5 .*\tvpxor  %ymm2,%ymm3,%ymm14\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x70\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%xmm2,%xmm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpand  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpandn 0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpor   0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\tc5 .*\tvpxor  0x60\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnd 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpandnq 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpord  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvporq  0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxord 0x80\\(%rax\\),%ymm2,%ymm3\n+ +[a-f0-9]+:\t62 .*\tvpxorq 0x80\\(%rax\\),%ymm2,%ymm3\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 f5 08 55 e9    \tvandnpd %xmm1,%xmm1,%xmm5\n  +[a-f0-9]+:\t62 f1 7d 28 6f d1    \tvmovdqa32 %ymm1,%ymm2\n@@ -163,4 +211,12 @@ Disassembly of section .text:\n  +[a-f0-9]+:\t62 f1 ff 08 6f d1    \tvmovdqu16 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 7e 08 6f d1    \tvmovdqu32 %xmm1,%xmm2\n  +[a-f0-9]+:\t62 f1 fe 08 6f d1    \tvmovdqu64 %xmm1,%xmm2\n+ +[a-f0-9]+:\t62 .*\tvpandd %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvpandq %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnd %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpandnq %xmm2,%xmm3,%xmm14\n+ +[a-f0-9]+:\t62 .*\tvpord  %xmm2,%xmm3,%xmm4\n+ +[a-f0-9]+:\t62 .*\tvporq  %ymm12,%ymm3,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxord %ymm2,%ymm13,%ymm4\n+ +[a-f0-9]+:\t62 .*\tvpxorq %xmm2,%xmm3,%xmm14\n #pass"
    },
    {
      "sha": "8f775b095b8969ff6828eefbd907423f4d5d3b5d",
      "filename": "gas/testsuite/gas/i386/x86-64-optimize-6.s",
      "status": "modified",
      "additions": 9,
      "deletions": 0,
      "changes": 9,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-6.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/gas/testsuite/gas/i386/x86-64-optimize-6.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/i386/x86-64-optimize-6.s?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -13,3 +13,12 @@\n \t{evex} vmovdqu16\t%xmm1, %xmm2\n \t{evex} vmovdqu32\t%xmm1, %xmm2\n \t{evex} vmovdqu64\t%xmm1, %xmm2\n+\n+\t{evex} vpandd\t%xmm2, %xmm3, %xmm4\n+\t{evex} vpandq\t%ymm12, %ymm3, %ymm4\n+\t{evex} vpandnd\t%ymm2, %ymm13, %ymm4\n+\t{evex} vpandnq\t%xmm2, %xmm3, %xmm14\n+\t{evex} vpord\t%xmm2, %xmm3, %xmm4\n+\t{evex} vporq\t%ymm12, %ymm3, %ymm4\n+\t{evex} vpxord\t%ymm2, %ymm13, %ymm4\n+\t{evex} vpxorq\t%xmm2, %xmm3, %xmm14"
    },
    {
      "sha": "c6a713b39cc8259dfdde45128dc09f278a2f4ff5",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 6,
      "deletions": 0,
      "changes": 6,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -1,3 +1,9 @@\n+2019-07-01  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* i386-opc.tbl (and, or): Add Optimize to forms allowing two\n+\tregister operands.\n+\t* i386-tbl.h: Re-generate.\n+\n 2019-07-01  Jan Beulich  <jbeulich@suse.com>\n \n \t* i386-dis-evex-prefix.h: Use PCLMUL for vpclmulqdq."
    },
    {
      "sha": "abc4155c5ac13526390094f9fad760fd3cbd555b",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -3754,19 +3754,19 @@ vrcp14pd, 2, 0x664C, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=1|VexW=2|Bro\n vrsqrt14pd, 2, 0x664E, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM }\n \n vpaddd, 3, 0x66FE, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n-vpandd, 3, 0x66DB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n+vpandd, 3, 0x66DB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpandnd, 3, 0x66DF, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n-vpord, 3, 0x66EB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n+vpord, 3, 0x66EB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpsubd, 3, 0x66FA, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpunpckhdq, 3, 0x666A, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpunpckldq, 3, 0x6662, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpxord, 3, 0x66EF, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=1|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Dword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n \n vpaddq, 3, 0x66D4, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpandnq, 3, 0x66DF, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n-vpandq, 3, 0x66DB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n+vpandq, 3, 0x66DB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpmuludq, 3, 0x66F4, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n-vporq, 3, 0x66EB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n+vporq, 3, 0x66EB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpsubq, 3, 0x66FB, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf|Optimize, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpunpckhqdq, 3, 0x666D, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }\n vpunpcklqdq, 3, 0x666C, None, 1, CpuAVX512F, Modrm|Masking=3|VexOpcode=0|VexVVVV=1|VexW=2|Broadcast|Disp8ShiftVL|CheckRegSize|No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, { RegXMM|RegYMM|RegZMM|Qword|Unspecified|BaseIndex, RegXMM|RegYMM|RegZMM, RegXMM|RegYMM|RegZMM }"
    },
    {
      "sha": "e8c5eda01d27dd9832d39c99c68af48a5d929590",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/a0a1771e895e6606a2a795c407e20aed73f69bd9/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/a0a1771e895e6606a2a795c407e20aed73f69bd9/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=a0a1771e895e6606a2a795c407e20aed73f69bd9",
      "patch": "@@ -60419,7 +60419,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n-      1, 0, 0, 0, 0, 0, 0, 3, 3, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      1, 0, 0, 0, 0, 0, 0, 3, 3, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -60457,7 +60457,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n-      1, 0, 0, 0, 0, 0, 0, 3, 3, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      1, 0, 0, 0, 0, 0, 0, 3, 3, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -60514,7 +60514,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n-      2, 0, 0, 0, 0, 0, 0, 3, 4, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      2, 0, 0, 0, 0, 0, 0, 3, 4, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },\n@@ -60533,7 +60533,7 @@ const insn_template i386_optab[] =\n         0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 1, 1, 1,\n       1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1,\n-      2, 0, 0, 0, 0, 0, 0, 3, 4, 0, 0, 7, 0, 0, 0, 0, 0, 0, 0, 0 },\n+      2, 0, 0, 0, 0, 0, 0, 3, 4, 0, 0, 7, 0, 0, 1, 0, 0, 0, 0, 0 },\n     { { { 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1,\n \t  0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 0, 0,\n \t  0, 0 } },"
    }
  ]
}